{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575599686447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575599686452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:34:46 2019 " "Processing started: Thu Dec 05 21:34:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575599686452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599686452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599686452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575599686924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575599686925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "processor/sign_extension.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/shift_2_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/shift_2_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_2_bit " "Found entity 1: shift_2_bit" {  } { { "processor/shift_2_bit.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/shift_2_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(44) " "Verilog HDL warning at regfile.v(44): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575599695152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(45) " "Verilog HDL warning at regfile.v(45): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575599695152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUsrc alusrc processor.v(129) " "Verilog HDL Declaration information at processor.v(129): object \"ALUsrc\" differs only in case from object \"alusrc\" in the same scope" {  } { { "processor/processor.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575599695154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_T pc_t processor.v(99) " "Verilog HDL Declaration information at processor.v(99): object \"pc_T\" differs only in case from object \"pc_t\" in the same scope" {  } { { "processor/processor.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575599695154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "processor/PC.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/mux_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/mux_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32bit " "Found entity 1: Mux_32bit" {  } { { "processor/Mux_32bit.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/mux_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/mux_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5bit " "Found entity 1: Mux_5bit" {  } { { "processor/Mux_5bit.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695166 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux processor/Mux.v " "Entity \"Mux\" obtained from \"processor/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "processor/Mux.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1575599695170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "processor/Mux.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "processor/imem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/ex27_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/ex27_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex27_32 " "Found entity 1: ex27_32" {  } { { "processor/ex27_32.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/ex27_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "processor/dmem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/divider_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/divider_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_2 " "Found entity 1: divider_2" {  } { { "processor/divider_2.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/divider_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "processor/dffe_ref.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/control_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/control_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_bit " "Found entity 1: control_bit" {  } { { "processor/control_bit.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/control_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu_n.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_N " "Found entity 1: alu_N" {  } { { "processor/alu_N.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu_4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4 " "Found entity 1: alu_4" {  } { { "processor/alu_4.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_vga_controller.v(116) " "Verilog HDL information at my_vga_controller.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575599695205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_vga_controller.v(142) " "Verilog HDL information at my_vga_controller.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575599695205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_vga_controller.v(168) " "Verilog HDL information at my_vga_controller.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575599695205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file my_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_vga_controller " "Found entity 1: my_vga_controller" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695205 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr2xy " "Found entity 2: addr2xy" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695208 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton.v(1215) " "Verilog HDL Module Instantiation warning at skeleton.v(1215): ignored dangling comma in List of Port Connections" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1215 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1575599695211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behav_counter.v 3 3 " "Found 3 design units, including 3 entities, in source file behav_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 behav_counter " "Found entity 1: behav_counter" {  } { { "behav_counter.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695261 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClkDivider " "Found entity 2: ClkDivider" {  } { { "behav_counter.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695261 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClkDividerNew " "Found entity 3: ClkDividerNew" {  } { { "behav_counter.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ps2_helper.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ps2_helper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_helper " "Found entity 1: ps2_helper" {  } { { "output_files/ps2_helper.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/ps2_helper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ps_read.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ps_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps_read " "Found entity 1: ps_read" {  } { { "output_files/ps_read.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/ps_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "convertNum.v(11) " "Verilog HDL information at convertNum.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575599695268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertnum.v 1 1 " "Found 1 design units, including 1 entities, in source file convertnum.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertNum " "Found entity 1: convertNum" {  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2my " "Found entity 1: ps2my" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695269 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(56) " "Verilog HDL Implicit Net warning at skeleton.v(56): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695269 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset skeleton.v(1140) " "Verilog HDL Implicit Net warning at skeleton.v(1140): created implicit net for \"reset\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "processor_clock skeleton.v(1142) " "Verilog HDL Implicit Net warning at skeleton.v(1142): created implicit net for \"processor_clock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imem_clock skeleton.v(1143) " "Verilog HDL Implicit Net warning at skeleton.v(1143): created implicit net for \"imem_clock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_clock skeleton.v(1144) " "Verilog HDL Implicit Net warning at skeleton.v(1144): created implicit net for \"dmem_clock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regfile_clock skeleton.v(1145) " "Verilog HDL Implicit Net warning at skeleton.v(1145): created implicit net for \"regfile_clock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(1244) " "Verilog HDL Implicit Net warning at skeleton.v(1244): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(1245) " "Verilog HDL Implicit Net warning at skeleton.v(1245): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(1245) " "Verilog HDL Implicit Net warning at skeleton.v(1245): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695270 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(129) " "Verilog HDL Instantiation warning at skeleton.v(129): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575599695276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575599695601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tsignal skeleton.v(154) " "Verilog HDL or VHDL warning at skeleton.v(154): object \"tsignal\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575599695643 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(186) " "Verilog HDL assignment warning at skeleton.v(186): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695643 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(187) " "Verilog HDL assignment warning at skeleton.v(187): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695643 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(188) " "Verilog HDL assignment warning at skeleton.v(188): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695643 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(189) " "Verilog HDL assignment warning at skeleton.v(189): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695643 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(200) " "Verilog HDL assignment warning at skeleton.v(200): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(201) " "Verilog HDL assignment warning at skeleton.v(201): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(202) " "Verilog HDL assignment warning at skeleton.v(202): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(203) " "Verilog HDL assignment warning at skeleton.v(203): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(214) " "Verilog HDL assignment warning at skeleton.v(214): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(215) " "Verilog HDL assignment warning at skeleton.v(215): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(216) " "Verilog HDL assignment warning at skeleton.v(216): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(217) " "Verilog HDL assignment warning at skeleton.v(217): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(228) " "Verilog HDL assignment warning at skeleton.v(228): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(229) " "Verilog HDL assignment warning at skeleton.v(229): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(230) " "Verilog HDL assignment warning at skeleton.v(230): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(231) " "Verilog HDL assignment warning at skeleton.v(231): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(242) " "Verilog HDL assignment warning at skeleton.v(242): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(243) " "Verilog HDL assignment warning at skeleton.v(243): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(244) " "Verilog HDL assignment warning at skeleton.v(244): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(245) " "Verilog HDL assignment warning at skeleton.v(245): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(256) " "Verilog HDL assignment warning at skeleton.v(256): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(257) " "Verilog HDL assignment warning at skeleton.v(257): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(258) " "Verilog HDL assignment warning at skeleton.v(258): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(259) " "Verilog HDL assignment warning at skeleton.v(259): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(270) " "Verilog HDL assignment warning at skeleton.v(270): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(271) " "Verilog HDL assignment warning at skeleton.v(271): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(272) " "Verilog HDL assignment warning at skeleton.v(272): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(273) " "Verilog HDL assignment warning at skeleton.v(273): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(284) " "Verilog HDL assignment warning at skeleton.v(284): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(285) " "Verilog HDL assignment warning at skeleton.v(285): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(286) " "Verilog HDL assignment warning at skeleton.v(286): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(287) " "Verilog HDL assignment warning at skeleton.v(287): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(298) " "Verilog HDL assignment warning at skeleton.v(298): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(299) " "Verilog HDL assignment warning at skeleton.v(299): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(300) " "Verilog HDL assignment warning at skeleton.v(300): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(301) " "Verilog HDL assignment warning at skeleton.v(301): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(312) " "Verilog HDL assignment warning at skeleton.v(312): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695644 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(313) " "Verilog HDL assignment warning at skeleton.v(313): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(314) " "Verilog HDL assignment warning at skeleton.v(314): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(315) " "Verilog HDL assignment warning at skeleton.v(315): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(326) " "Verilog HDL assignment warning at skeleton.v(326): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(327) " "Verilog HDL assignment warning at skeleton.v(327): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(328) " "Verilog HDL assignment warning at skeleton.v(328): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(329) " "Verilog HDL assignment warning at skeleton.v(329): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(340) " "Verilog HDL assignment warning at skeleton.v(340): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(341) " "Verilog HDL assignment warning at skeleton.v(341): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(342) " "Verilog HDL assignment warning at skeleton.v(342): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(343) " "Verilog HDL assignment warning at skeleton.v(343): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(354) " "Verilog HDL assignment warning at skeleton.v(354): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(355) " "Verilog HDL assignment warning at skeleton.v(355): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(356) " "Verilog HDL assignment warning at skeleton.v(356): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(357) " "Verilog HDL assignment warning at skeleton.v(357): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "skeleton.v(367) " "Verilog HDL Case Statement warning at skeleton.v(367): can't check case statement for completeness because the case expression has too many possible states" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 367 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "skeleton.v(473) " "Verilog HDL Case Statement warning at skeleton.v(473): can't check case statement for completeness because the case expression has too many possible states" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 473 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "skeleton.v(582) " "Verilog HDL Case Statement warning at skeleton.v(582): can't check case statement for completeness because the case expression has too many possible states" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 582 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "skeleton.v(702) " "Verilog HDL Case Statement warning at skeleton.v(702): can't check case statement for completeness because the case expression has too many possible states" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 702 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(816) " "Verilog HDL assignment warning at skeleton.v(816): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(817) " "Verilog HDL assignment warning at skeleton.v(817): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(818) " "Verilog HDL assignment warning at skeleton.v(818): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(819) " "Verilog HDL assignment warning at skeleton.v(819): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(832) " "Verilog HDL assignment warning at skeleton.v(832): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(833) " "Verilog HDL assignment warning at skeleton.v(833): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(834) " "Verilog HDL assignment warning at skeleton.v(834): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(835) " "Verilog HDL assignment warning at skeleton.v(835): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(848) " "Verilog HDL assignment warning at skeleton.v(848): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(849) " "Verilog HDL assignment warning at skeleton.v(849): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(850) " "Verilog HDL assignment warning at skeleton.v(850): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(851) " "Verilog HDL assignment warning at skeleton.v(851): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(860) " "Verilog HDL assignment warning at skeleton.v(860): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(862) " "Verilog HDL assignment warning at skeleton.v(862): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(866) " "Verilog HDL assignment warning at skeleton.v(866): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695645 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(872) " "Verilog HDL assignment warning at skeleton.v(872): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(874) " "Verilog HDL assignment warning at skeleton.v(874): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(885) " "Verilog HDL assignment warning at skeleton.v(885): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(896) " "Verilog HDL assignment warning at skeleton.v(896): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(895) " "Verilog HDL assignment warning at skeleton.v(895): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(912) " "Verilog HDL assignment warning at skeleton.v(912): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(914) " "Verilog HDL assignment warning at skeleton.v(914): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(915) " "Verilog HDL assignment warning at skeleton.v(915): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(916) " "Verilog HDL assignment warning at skeleton.v(916): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(930) " "Verilog HDL assignment warning at skeleton.v(930): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(931) " "Verilog HDL assignment warning at skeleton.v(931): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(932) " "Verilog HDL assignment warning at skeleton.v(932): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(933) " "Verilog HDL assignment warning at skeleton.v(933): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(934) " "Verilog HDL assignment warning at skeleton.v(934): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(946) " "Verilog HDL assignment warning at skeleton.v(946): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(947) " "Verilog HDL assignment warning at skeleton.v(947): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(948) " "Verilog HDL assignment warning at skeleton.v(948): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(966) " "Verilog HDL assignment warning at skeleton.v(966): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(967) " "Verilog HDL assignment warning at skeleton.v(967): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(968) " "Verilog HDL assignment warning at skeleton.v(968): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(981) " "Verilog HDL assignment warning at skeleton.v(981): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(983) " "Verilog HDL assignment warning at skeleton.v(983): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(984) " "Verilog HDL assignment warning at skeleton.v(984): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(985) " "Verilog HDL assignment warning at skeleton.v(985): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1005) " "Verilog HDL assignment warning at skeleton.v(1005): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1006) " "Verilog HDL assignment warning at skeleton.v(1006): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1007) " "Verilog HDL assignment warning at skeleton.v(1007): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1025) " "Verilog HDL assignment warning at skeleton.v(1025): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1026) " "Verilog HDL assignment warning at skeleton.v(1026): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1027) " "Verilog HDL assignment warning at skeleton.v(1027): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1045) " "Verilog HDL assignment warning at skeleton.v(1045): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1049) " "Verilog HDL assignment warning at skeleton.v(1049): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1050) " "Verilog HDL assignment warning at skeleton.v(1050): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1066) " "Verilog HDL assignment warning at skeleton.v(1066): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1067) " "Verilog HDL assignment warning at skeleton.v(1067): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695646 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1069) " "Verilog HDL assignment warning at skeleton.v(1069): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1083) " "Verilog HDL assignment warning at skeleton.v(1083): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1096) " "Verilog HDL assignment warning at skeleton.v(1096): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1098) " "Verilog HDL assignment warning at skeleton.v(1098): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1100) " "Verilog HDL assignment warning at skeleton.v(1100): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 skeleton.v(1113) " "Verilog HDL assignment warning at skeleton.v(1113): truncated value with size 32 to match size of target (5)" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "skeleton.v(907) " "Verilog HDL Case Statement warning at skeleton.v(907): can't check case statement for completeness because the case expression has too many possible states" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 907 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(40) " "Output port \"debug_data_in\" at skeleton.v(40) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(41) " "Output port \"debug_addr\" at skeleton.v(41) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7 skeleton.v(39) " "Output port \"seg7\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg8 skeleton.v(39) " "Output port \"seg8\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(26) " "Output port \"VGA_SYNC\" at skeleton.v(26) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575599695647 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599695768 ""}  } { { "pll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599695768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599695825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599695825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_helper ps2_helper:myps2Helper " "Elaborating entity \"ps2_helper\" for hierarchy \"ps2_helper:myps2Helper\"" {  } { { "skeleton.v" "myps2Helper" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertNum convertNum:myconvert " "Elaborating entity \"convertNum\" for hierarchy \"convertNum:myconvert\"" {  } { { "skeleton.v" "myconvert" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 convertNum.v(12) " "Verilog HDL assignment warning at convertNum.v(12): truncated value with size 32 to match size of target (5)" {  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695932 "|skeleton|convertNum:myconvert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 convertNum.v(85) " "Verilog HDL assignment warning at convertNum.v(85): truncated value with size 32 to match size of target (5)" {  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695932 "|skeleton|convertNum:myconvert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerNew ClkDividerNew:comb_4 " "Elaborating entity \"ClkDividerNew\" for hierarchy \"ClkDividerNew:comb_4\"" {  } { { "skeleton.v" "comb_4" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2my ps2my:ps " "Elaborating entity \"ps2my\" for hierarchy \"ps2my:ps\"" {  } { { "skeleton.v" "ps" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debounce.v(15) " "Verilog HDL assignment warning at debounce.v(15): truncated value with size 32 to match size of target (4)" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695964 "|skeleton|ps2my:ps"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (4)" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599695964 "|skeleton|ps2my:ps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2 divider_2:div2 " "Elaborating entity \"divider_2\" for hierarchy \"divider_2:div2\"" {  } { { "skeleton.v" "div2" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599695978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "processor/imem.v" "altsyncram_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "processor/imem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696051 ""}  } { { "processor/imem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599696051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "processor/dmem.v" "altsyncram_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "processor/dmem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696146 ""}  } { { "processor/dmem.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599696146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4i1 " "Found entity 1: altsyncram_m4i1" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_m4i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4i1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated " "Elaborating entity \"altsyncram_m4i1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor:my_processor\|PC:pc_0 " "Elaborating entity \"PC\" for hierarchy \"processor:my_processor\|PC:pc_0\"" {  } { { "processor/processor.v" "pc_0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref processor:my_processor\|PC:pc_0\|dffe_ref:generate_out\[0\].dffe0 " "Elaborating entity \"dffe_ref\" for hierarchy \"processor:my_processor\|PC:pc_0\|dffe_ref:generate_out\[0\].dffe0\"" {  } { { "processor/PC.v" "generate_out\[0\].dffe0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/PC.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_4 processor:my_processor\|alu_4:plus1 " "Elaborating entity \"alu_4\" for hierarchy \"processor:my_processor\|alu_4:plus1\"" {  } { { "processor/processor.v" "plus1" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696239 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_4.v(25) " "Verilog HDL Case Statement warning at alu_4.v(25): incomplete case statement has no default case item" {  } { { "processor/alu_4.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_4.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575599696246 "|skeleton|processor:my_processor|alu_4:plus1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bit processor:my_processor\|control_bit:all_cb " "Elaborating entity \"control_bit\" for hierarchy \"processor:my_processor\|control_bit:all_cb\"" {  } { { "processor/processor.v" "all_cb" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5bit processor:my_processor\|Mux_5bit:s1_mux1 " "Elaborating entity \"Mux_5bit\" for hierarchy \"processor:my_processor\|Mux_5bit:s1_mux1\"" {  } { { "processor/processor.v" "s1_mux1" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux processor:my_processor\|Mux_5bit:s1_mux1\|Mux:generate_mux\[0\].muxgate " "Elaborating entity \"Mux\" for hierarchy \"processor:my_processor\|Mux_5bit:s1_mux1\|Mux:generate_mux\[0\].muxgate\"" {  } { { "processor/Mux_5bit.v" "generate_mux\[0\].muxgate" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_5bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension processor:my_processor\|sign_extension:sx " "Elaborating entity \"sign_extension\" for hierarchy \"processor:my_processor\|sign_extension:sx\"" {  } { { "processor/processor.v" "sx" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32bit processor:my_processor\|Mux_32bit:alusrc " "Elaborating entity \"Mux_32bit\" for hierarchy \"processor:my_processor\|Mux_32bit:alusrc\"" {  } { { "processor/processor.v" "alusrc" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:ALU_0 " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:ALU_0\"" {  } { { "processor/processor.v" "ALU_0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696315 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "processor/alu.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575599696323 "|skeleton|processor:my_processor|alu:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex27_32 processor:my_processor\|ex27_32:t32 " "Elaborating entity \"ex27_32\" for hierarchy \"processor:my_processor\|ex27_32:t32\"" {  } { { "processor/processor.v" "t32" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_N processor:my_processor\|alu_N:plusn " "Elaborating entity \"alu_N\" for hierarchy \"processor:my_processor\|alu_N:plusn\"" {  } { { "processor/processor.v" "plusn" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696373 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_N.v(25) " "Verilog HDL Case Statement warning at alu_N.v(25): incomplete case statement has no default case item" {  } { { "processor/alu_N.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_N.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575599696380 "|skeleton|processor:my_processor|alu_N:plusn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696431 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696467 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599696467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_vga_controller my_vga_controller:vga_ins " "Elaborating entity \"my_vga_controller\" for hierarchy \"my_vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x my_vga_controller.v(50) " "Verilog HDL or VHDL warning at my_vga_controller.v(50): object \"x\" assigned a value but never read" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y my_vga_controller.v(50) " "Verilog HDL or VHDL warning at my_vga_controller.v(50): object \"y\" assigned a value but never read" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(73) " "Verilog HDL assignment warning at my_vga_controller.v(73): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(118) " "Verilog HDL assignment warning at my_vga_controller.v(118): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(119) " "Verilog HDL assignment warning at my_vga_controller.v(119): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(121) " "Verilog HDL assignment warning at my_vga_controller.v(121): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(122) " "Verilog HDL assignment warning at my_vga_controller.v(122): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(144) " "Verilog HDL assignment warning at my_vga_controller.v(144): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(145) " "Verilog HDL assignment warning at my_vga_controller.v(145): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(147) " "Verilog HDL assignment warning at my_vga_controller.v(147): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(148) " "Verilog HDL assignment warning at my_vga_controller.v(148): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(170) " "Verilog HDL assignment warning at my_vga_controller.v(170): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(171) " "Verilog HDL assignment warning at my_vga_controller.v(171): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(173) " "Verilog HDL assignment warning at my_vga_controller.v(173): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(174) " "Verilog HDL assignment warning at my_vga_controller.v(174): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696478 "|skeleton|my_vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator my_vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"my_vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "my_vga_controller.v" "LTM_ins" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696486 "|skeleton|my_vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696486 "|skeleton|my_vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data my_vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"my_vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "my_vga_controller.v" "img_data_inst" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file board.mif " "Parameter \"init_file\" = \"board.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696505 ""}  } { { "img_data.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599696505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rsb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rsb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rsb1 " "Found entity 1: altsyncram_rsb1" {  } { { "db/altsyncram_rsb1.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rsb1 my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated " "Elaborating entity \"altsyncram_rsb1\" for hierarchy \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_rsb1.tdf" "rden_decode" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"my_vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_rsb1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_rsb1.tdf" "mux2" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index my_vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"my_vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "my_vga_controller.v" "img_index_inst" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file board_idx.mif " "Parameter \"init_file\" = \"board_idx.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599696731 ""}  } { { "img_index.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599696731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5c1 " "Found entity 1: altsyncram_c5c1" {  } { { "db/altsyncram_c5c1.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_c5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599696769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599696769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5c1 my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated " "Elaborating entity \"altsyncram_c5c1\" for hierarchy \"my_vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr2xy my_vga_controller:vga_ins\|addr2xy:myaddr " "Elaborating entity \"addr2xy\" for hierarchy \"my_vga_controller:vga_ins\|addr2xy:myaddr\"" {  } { { "my_vga_controller.v" "myaddr" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599696786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(214) " "Verilog HDL assignment warning at my_vga_controller.v(214): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696792 "|skeleton|my_vga_controller:vga_ins|addr2xy:myaddr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 my_vga_controller.v(215) " "Verilog HDL assignment warning at my_vga_controller.v(215): truncated value with size 32 to match size of target (19)" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575599696792 "|skeleton|my_vga_controller:vga_ins|addr2xy:myaddr"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697170 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697170 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697170 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697170 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697171 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697171 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697171 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697171 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697172 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697172 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "skeleton.v" "reset" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575599697173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575599697173 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599697444 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575599697444 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575599697444 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[31\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[30\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[29\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[28\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[27\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[26\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[25\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[24\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[23\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[22\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[21\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[20\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[19\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[18\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[17\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[16\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[15\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[14\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[13\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[12\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[11\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[10\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[9\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[8\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[7\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[6\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[5\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[4\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[3\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[2\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[1\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[0\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[31\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[30\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[29\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[28\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[27\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[26\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[25\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[24\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[23\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[22\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[21\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[20\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[19\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[18\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[17\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[16\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[15\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[14\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[13\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[12\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[11\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[10\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[9\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[8\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[7\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[6\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[5\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[4\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[3\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[2\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[1\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[0\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" feeding internal logic into a wire" {  } { { "processor/regfile.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575599698959 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575599698959 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "skeleton.v" "Mod0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|addr2xy:myaddr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|addr2xy:myaddr\|Div0\"" {  } { { "my_vga_controller.v" "Div0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|Div1\"" {  } { { "my_vga_controller.v" "Div1" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|Div0\"" {  } { { "my_vga_controller.v" "Div0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|Div3\"" {  } { { "my_vga_controller.v" "Div3" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|Div2\"" {  } { { "my_vga_controller.v" "Div2" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_vga_controller:vga_ins\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_vga_controller:vga_ins\|Div5\"" {  } { { "my_vga_controller.v" "Div5" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertNum:myconvert\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertNum:myconvert\|Div0\"" {  } { { "convertNum.v" "Div0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ps2my:ps\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ps2my:ps\|Div0\"" {  } { { "debounce.v" "Div0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "skeleton.v" "Div0" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599716298 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575599716298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716358 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_vga_controller:vga_ins\|addr2xy:myaddr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"my_vga_controller:vga_ins\|addr2xy:myaddr\|lpm_divide:Div0\"" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_vga_controller:vga_ins\|addr2xy:myaddr\|lpm_divide:Div0 " "Instantiated megafunction \"my_vga_controller:vga_ins\|addr2xy:myaddr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716563 ""}  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_vga_controller:vga_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"my_vga_controller:vga_ins\|lpm_divide:Div1\"" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_vga_controller:vga_ins\|lpm_divide:Div1 " "Instantiated megafunction \"my_vga_controller:vga_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716676 ""}  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_vga_controller:vga_ins\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"my_vga_controller:vga_ins\|lpm_divide:Div3\"" {  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_vga_controller:vga_ins\|lpm_divide:Div3 " "Instantiated megafunction \"my_vga_controller:vga_ins\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716800 ""}  } { { "my_vga_controller.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertNum:myconvert\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"convertNum:myconvert\|lpm_divide:Div0\"" {  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertNum:myconvert\|lpm_divide:Div0 " "Instantiated megafunction \"convertNum:myconvert\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716866 ""}  } { { "convertNum.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2my:ps\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ps2my:ps\|lpm_divide:Div0\"" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2my:ps\|lpm_divide:Div0 " "Instantiated megafunction \"ps2my:ps\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716882 ""}  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_4jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599716959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599716959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599716984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575599716985 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575599716985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599717017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599717017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599717035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599717035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575599717069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599717069 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575599719773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575599720011 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575599720011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] GND " "Pin \"seg7\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] GND " "Pin \"seg8\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575599737561 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575599737561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575599738089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575599756519 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "my_vga_controller:vga_ins\|lpm_divide:Div0\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"my_vga_controller:vga_ins\|lpm_divide:Div0\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_67f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599756638 ""} { "Info" "ISCL_SCL_CELL_NAME" "my_vga_controller:vga_ins\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"my_vga_controller:vga_ins\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599756638 ""} { "Info" "ISCL_SCL_CELL_NAME" "my_vga_controller:vga_ins\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"my_vga_controller:vga_ins\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599756638 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1575599756638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599756968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575599757943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575599757943 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575599758235 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575599758235 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rot " "No output dependent on input pin \"rot\"" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575599758882 "|skeleton|rot"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575599758882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21406 " "Implemented 21406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575599758883 ""} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Implemented 151 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575599758883 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575599758883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20855 " "Implemented 20855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575599758883 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575599758883 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575599758883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575599758883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 309 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 309 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5217 " "Peak virtual memory: 5217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575599758999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:35:58 2019 " "Processing ended: Thu Dec 05 21:35:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575599758999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575599758999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575599758999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575599758999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575599760576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575599760581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:35:59 2019 " "Processing started: Thu Dec 05 21:35:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575599760581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575599760581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575599760582 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575599760704 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1575599760705 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1575599760705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575599760969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575599760970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575599761083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575599761136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575599761136 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 1314 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1575599761192 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 1316 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575599761244 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 1314 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575599761244 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575599761677 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575599761691 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575599762059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575599762059 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34625 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575599762112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34627 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575599762112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34629 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575599762112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34631 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575599762112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34633 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575599762112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575599762112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575599762123 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575599764264 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 158 " "No exact pin location assignment(s) for 45 pins of 158 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575599765243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575599767143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575599767145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575599767177 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575599767317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575599767318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575599767321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34616 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 1314 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regfile_clock  " "Automatically promoted node regfile_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 4585 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkDividerNew:comb_4\|clk_div  " "Automatically promoted node ClkDividerNew:comb_4\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDividerNew:comb_4\|clk_div~0 " "Destination node ClkDividerNew:comb_4\|clk_div~0" {  } { { "behav_counter.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11194 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count~output " "Destination node count~output" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 34610 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "behav_counter.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 3115 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dmem_clock  " "Automatically promoted node dmem_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 4584 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "imem_clock  " "Automatically promoted node imem_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 4583 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor_clock  " "Automatically promoted node processor_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:my_regfile\|always0~0 " "Destination node regfile:my_regfile\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 18882 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 4582 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "Automatically promoted node PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[7\]~1 " "Destination node PS2_Interface:myps2\|last_data_received\[7\]~1" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11845 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~0 " "Destination node ps2my:ps\|count_prev~0" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11900 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~1 " "Destination node ps2my:ps\|count_prev~1" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11901 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~2 " "Destination node ps2my:ps\|count_prev~2" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11902 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~3 " "Destination node ps2my:ps\|count_prev~3" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11903 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~4 " "Destination node ps2my:ps\|count_prev~4" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11904 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~5 " "Destination node ps2my:ps\|count_prev~5" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11905 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~6 " "Destination node ps2my:ps\|count_prev~6" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11906 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~7 " "Destination node ps2my:ps\|count_prev~7" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11907 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2my:ps\|count_prev~8 " "Destination node ps2my:ps\|count_prev~8" {  } { { "debounce.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 11908 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1575599768837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575599768837 ""}  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Data_In.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 3206 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal  " "Automatically promoted node signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575599768838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal~1 " "Destination node signal~1" {  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 27147 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575599768838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575599768838 ""}  } { { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 4581 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575599768838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575599770304 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575599770313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575599770314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575599770327 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575599770340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575599770354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575599770354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575599770361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575599771047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575599771058 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575599771058 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 0 45 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 0 input, 45 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575599771154 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575599771154 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575599771154 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575599771156 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575599771156 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575599771156 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 1245 0 0 } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1575599771307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575599773806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575599773843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575599778582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575599782663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575599782820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575599820871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575599820871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575599823213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575599839248 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575599839248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575599866661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575599866661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575599866668 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.15 " "Total time spent on timing analysis during the Fitter is 17.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575599867135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575599867228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575599868771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575599868778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575599870240 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575599872585 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 622 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575599875311 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/" { { 0 { 0 ""} 0 623 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575599875311 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575599875311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575599876299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6333 " "Peak virtual memory: 6333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575599879892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:37:59 2019 " "Processing ended: Thu Dec 05 21:37:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575599879892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575599879892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:17 " "Total CPU time (on all processors): 00:04:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575599879892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575599879892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575599881284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575599881289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:38:01 2019 " "Processing started: Thu Dec 05 21:38:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575599881289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575599881289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575599881289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575599881932 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575599884880 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575599884984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575599885460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:38:05 2019 " "Processing ended: Thu Dec 05 21:38:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575599885460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575599885460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575599885460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575599885460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575599886289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575599886848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575599886852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:38:06 2019 " "Processing started: Thu Dec 05 21:38:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575599886852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599886852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599886853 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1575599886976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599887486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599887486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599887534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599887534 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888577 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888578 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575599888608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575599888608 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkDividerNew:comb_4\|clk_div ClkDividerNew:comb_4\|clk_div " "create_clock -period 1.000 -name ClkDividerNew:comb_4\|clk_div ClkDividerNew:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575599888617 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "create_clock -period 1.000 -name PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575599888617 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name signal signal " "create_clock -period 1.000 -name signal signal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575599888617 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider_2:div2\|clk_out divider_2:div2\|clk_out " "create_clock -period 1.000 -name divider_2:div2\|clk_out divider_2:div2\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575599888617 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888617 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599888711 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575599888715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575599888806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575599889947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599889947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -72.742 " "Worst-case setup slack is -72.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.742          -12162.398 ClkDividerNew:comb_4\|clk_div  " "  -72.742          -12162.398 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.370            -176.570 p1\|altpll_component\|pll\|clk\[2\]  " "  -61.370            -176.570 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.814           -1117.572 CLOCK_50  " "  -59.814           -1117.572 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.608          -24111.382 divider_2:div2\|clk_out  " "  -23.608          -24111.382 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321             -49.307 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -2.321             -49.307 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634             -46.947 signal  " "   -1.634             -46.947 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599889955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599889955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.706 " "Worst-case hold slack is -1.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706              -1.706 CLOCK_50  " "   -1.706              -1.706 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 ClkDividerNew:comb_4\|clk_div  " "    0.394               0.000 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.408               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 divider_2:div2\|clk_out  " "    0.445               0.000 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.647               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 signal  " "    0.862               0.000 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599890050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.725 " "Worst-case recovery slack is 11.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.725               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   11.725               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599890074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.027 " "Worst-case removal slack is 6.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.027               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    6.027               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599890080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.693 " "Worst-case minimum pulse width slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1530.597 divider_2:div2\|clk_out  " "   -2.693           -1530.597 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -444.610 ClkDividerNew:comb_4\|clk_div  " "   -1.285            -444.610 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -1.285             -41.120 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 signal  " "   -1.285             -41.120 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.755               0.000 CLOCK_50  " "    9.755               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.708               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599890086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599890086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575599891069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599891112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599892685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575599893470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.493 " "Worst-case setup slack is -65.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.493          -11072.502 ClkDividerNew:comb_4\|clk_div  " "  -65.493          -11072.502 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.887           -1003.787 CLOCK_50  " "  -53.887           -1003.787 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.522            -153.573 p1\|altpll_component\|pll\|clk\[2\]  " "  -53.522            -153.573 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.603          -22024.825 divider_2:div2\|clk_out  " "  -21.603          -22024.825 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959             -40.690 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -1.959             -40.690 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384             -40.117 signal  " "   -1.384             -40.117 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.557 " "Worst-case hold slack is -1.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557              -1.557 CLOCK_50  " "   -1.557              -1.557 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 ClkDividerNew:comb_4\|clk_div  " "    0.353               0.000 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.366               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 divider_2:div2\|clk_out  " "    0.398               0.000 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.588               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 signal  " "    0.744               0.000 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.545 " "Worst-case recovery slack is 12.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.545               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   12.545               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.386 " "Worst-case removal slack is 5.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.386               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.386               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.649 " "Worst-case minimum pulse width slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1527.781 divider_2:div2\|clk_out  " "   -2.649           -1527.781 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -444.610 ClkDividerNew:comb_4\|clk_div  " "   -1.285            -444.610 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -1.285             -41.120 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 signal  " "   -1.285             -41.120 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.776               0.000 CLOCK_50  " "    9.776               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.710               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599893580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599893580 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575599894594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599894962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575599895033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.943 " "Worst-case setup slack is -34.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.943           -5952.671 ClkDividerNew:comb_4\|clk_div  " "  -34.943           -5952.671 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.982            -501.986 CLOCK_50  " "  -27.982            -501.986 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.131             -54.038 p1\|altpll_component\|pll\|clk\[2\]  " "  -19.131             -54.038 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.215          -11372.848 divider_2:div2\|clk_out  " "  -11.215          -11372.848 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -8.956 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -0.677              -8.956 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -9.832 signal  " "   -0.395              -9.832 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.002 " "Worst-case hold slack is -1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -1.002 CLOCK_50  " "   -1.002              -1.002 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ClkDividerNew:comb_4\|clk_div  " "    0.180               0.000 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.188               0.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divider_2:div2\|clk_out  " "    0.208               0.000 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.284               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 signal  " "    0.332               0.000 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.442 " "Worst-case recovery slack is 15.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   15.442               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.995 " "Worst-case removal slack is 2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.995               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.995               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1121.000 divider_2:div2\|clk_out  " "   -1.000           -1121.000 divider_2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -346.000 ClkDividerNew:comb_4\|clk_div  " "   -1.000            -346.000 ClkDividerNew:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -1.000             -32.000 PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 signal  " "   -1.000             -32.000 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 CLOCK_50  " "    9.413               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.753               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575599895169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599895169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599896817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599896820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5347 " "Peak virtual memory: 5347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575599897130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:38:17 2019 " "Processing ended: Thu Dec 05 21:38:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575599897130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575599897130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575599897130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599897130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575599898351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575599898355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:38:18 2019 " "Processing started: Thu Dec 05 21:38:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575599898355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575599898355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575599898355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575599899127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599901610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599903329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599905073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599906802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599908948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599911079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599913232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575599915404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575599915668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:38:35 2019 " "Processing ended: Thu Dec 05 21:38:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575599915668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575599915668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575599915668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575599915668 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus Prime Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575599916406 ""}
