$date
	Fri Jun  2 18:43:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dut $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ! out $end
$scope module and_chip1 $end
$var wire 1 " a $end
$var wire 1 & out $end
$var wire 1 ( w1 $end
$var wire 1 ' b $end
$upscope $end
$scope module and_chip2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % out $end
$var wire 1 ) w1 $end
$upscope $end
$scope module not_chip $end
$var wire 1 $ a $end
$var wire 1 ' out $end
$upscope $end
$scope module or_chip $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ! out $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10
1!
0*
1&
0(
1"
#20
0!
1*
0&
1(
1#
0"
#30
1!
0*
1&
0(
1"
#40
0!
1*
0&
0'
1(
1$
0#
0"
#50
1"
#60
1!
0+
1%
0)
1#
0"
#70
1"
#80
