{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1497299995549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G_ChipControl 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G_ChipControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497299995589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497299995634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497299995634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497299995870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497299995900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497299996413 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1497300004054 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[5\]~CLKENA0 1 global CLKCTRL_G6 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[5\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497300004855 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497300004855 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[4\]~CLKENA0 1 global CLKCTRL_G7 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[4\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497300004855 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497300004855 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 1 global CLKCTRL_G4 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497300004855 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497300004855 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 1730 global CLKCTRL_G9 " "CLOCK_50_B5B~inputCLKENA0 with 1730 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497300004855 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Gen_CLK:Gen_CLK_inst\|CLKreg~CLKENA0 116 global CLKCTRL_G3 " "Gen_CLK:Gen_CLK_inst\|CLKreg~CLKENA0 with 116 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497300004855 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1497300004855 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1497300004856 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1497300004856 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300005159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G_ChipControl.sdc " "Synopsys Design Constraints File file not found: 'C5G_ChipControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497300010272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497300010273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497300010286 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300010303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300010303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300010303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300010303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497300010303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1497300010303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1497300010317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497300010318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497300010320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497300010401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497300010408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497300010419 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497300010425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497300010426 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497300010432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497300010751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 DSP block " "Packed 18 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1497300010758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1497300010758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497300010758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CPU_RESET_n " "Ignored I/O standard assignment to node \"CPU_RESET_n\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497300011079 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1497300011079 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CPU_RESET_n " "Node \"CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[0\] " "Node \"HSMC_GXB_RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[1\] " "Node \"HSMC_GXB_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[2\] " "Node \"HSMC_GXB_RX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[3\] " "Node \"HSMC_GXB_RX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[0\] " "Node \"HSMC_GXB_TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[1\] " "Node \"HSMC_GXB_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[2\] " "Node \"HSMC_GXB_TX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[3\] " "Node \"HSMC_GXB_TX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[15\] " "Node \"HSMC_RX_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[11\] " "Node \"HSMC_TX_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[3\] " "Node \"HSMC_TX_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q " "Node \"q\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trigger " "Node \"trigger\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trigger" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497300011079 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1497300011079 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300011081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497300023354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300025126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497300025142 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497300031467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300031467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497300034743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497300048937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497300048937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300058622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497300058637 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497300058637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.20 " "Total time spent on timing analysis during the Fitter is 4.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497300064764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497300064873 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1497300064873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497300069938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497300070020 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1497300070020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497300076505 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497300085586 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497300086172 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK_50_B6A a permanently disabled " "Pin CLOCK_50_B6A has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { CLOCK_50_B6A } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B6A" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 68 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_B6A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[9\] a permanently disabled " "Pin SW\[9\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[8\] a permanently disabled " "Pin SW\[8\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[7\] a permanently disabled " "Pin SW\[7\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[6\] a permanently disabled " "Pin SW\[6\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[5\] a permanently disabled " "Pin SW\[5\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[4\] a permanently disabled " "Pin SW\[4\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[3\] a permanently disabled " "Pin SW\[3\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[0\] a permanently disabled " "Pin SW\[0\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[4\] a permanently disabled " "Pin DIO\[4\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[3\] a permanently disabled " "Pin DIO\[3\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[2\] a permanently disabled " "Pin DIO\[2\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[2\] a permanently disabled " "Pin SW\[2\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[1\] a permanently disabled " "Pin SW\[1\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[12\] a permanently enabled " "Pin RF\[12\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[12] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[12\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[11\] a permanently enabled " "Pin RF\[11\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[11] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[11\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[10\] a permanently enabled " "Pin RF\[10\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[10] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[10\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[9\] a permanently enabled " "Pin RF\[9\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[8\] a permanently enabled " "Pin RF\[8\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[7\] a permanently enabled " "Pin RF\[7\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[7] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[7\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[6\] a permanently enabled " "Pin RF\[6\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[6] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[6\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[5\] a permanently enabled " "Pin RF\[5\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[5] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[5\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[4\] a permanently enabled " "Pin RF\[4\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[3\] a permanently enabled " "Pin RF\[3\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[2\] a permanently enabled " "Pin RF\[2\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[1\] a permanently enabled " "Pin RF\[1\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[1\] a permanently enabled " "Pin DIO\[1\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[8\] a permanently disabled " "Pin data\[8\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[9\] a permanently disabled " "Pin data\[9\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[10\] a permanently disabled " "Pin data\[10\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[10] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[10\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[11\] a permanently disabled " "Pin data\[11\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[11] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[11\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[12\] a permanently disabled " "Pin data\[12\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[12] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[13\] a permanently disabled " "Pin data\[13\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[13] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[13\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[14\] a permanently disabled " "Pin data\[14\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[14] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[14\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[15\] a permanently disabled " "Pin data\[15\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[15] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[15\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497300086214 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1497300086214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.fit.smsg " "Generated suppressed messages file C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497300086607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1748 " "Peak virtual memory: 1748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497300088327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 16:41:28 2017 " "Processing ended: Mon Jun 12 16:41:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497300088327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497300088327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497300088327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497300088327 ""}
