#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 25 14:21:24 2020
# Process ID: 14400
# Current directory: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728 C:\Users\Oyama Plati\Downloads\EEE2020\EEE4120F\FPGA\projects\my_first_project\my_first_project.xpr
# Log file: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/vivado.log
# Journal file: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/my_first_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 634.090 ; gain = 60.699
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.srcs/sources_1/new/my_first_project.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.srcs/sources_1/new/my_first_project.v}}
close [ open {C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/my_first_project.v} w ]
add_files {{C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/my_first_project.v}}
file mkdir C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.srcs/constrs_1
can't create directory "C:/Users/Oyama": permission denied
file mkdir C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.srcs/constrs_1
can't create directory "C:/Users/Oyama": permission denied
close [ open {C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/my_first_project_nexys71000t_constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/my_first_project_nexys71000t_constraints.xdc}}
launch_runs synth_1 -jobs 2
[Sat Apr 25 15:27:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 680.082 ; gain = 6.621
launch_runs impl_1 -jobs 2
[Sat Apr 25 15:33:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 25 15:41:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1585.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1585.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 1705.340 ; gain = 1001.625
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 25 15:57:57 2020...
