<root><simulation><result_generated_time />2023-05-16 17:52:54<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [441, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 7)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12)], [('C', 4), ('C', 64)], []]<I />[[('K', 2), ('K', 12), ('C', 4)], [('C', 64)], []]<O />[[('K', 2), ('K', 12), ('C', 4), ('C', 64)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [5.44, 4.41, 1.0, 1.0], 'O': [9.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [192, 442368, 442368], 'I': [32, 903168, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<actual_mem_utilization_individual />{'W': [0.38, 0.01, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.04, 0.0], 'I': [0.06, 0.04, 0.0], 'O': [0.38, 0.04, 0.0]}<effective_mem_size_bit />{'W': [96, 110592, 442368], 'I': [8, 14112, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<total_unit_count />{'W': [441, 9, 1, 1], 'I': [441, 441, 1, 1], 'O': [441, 49, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [81, 441, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [5.444444444444445, 1.0, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[20735, 112896], [112896, 112896], [112896, 0]]<O />[[(299880, 301056), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(299880, 301056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [864, 864], [216, 0]]<I />[[2592, 14112], [1764, 1764], [441, 0]]<O />[[(37485, 37632), (147, 0)], [(0, 18), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([37485, 37632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [147, 0]), ([0, 18], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />3581952</mac_count></basic_info><energy><total_energy />6103516.2<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[6.0, 349.6, 587.3]<O />[26.4, 3.6, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />179097.6<total />6102073.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3015<utilization_without_data_loading />0.4307<utilization_spatial />0.4307<utilization_temporal_with_data_loading />0.7001<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />8776<latency_cycle_without_data_loading />6144<ideal_computing_cycle />6144<data_loading><load_cycle_total />2632<load_cycle_individual />{'W': [4, 864, 0], 'I': [28, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6143], [-5355, -5355], [-6144, -6144]], 'I': [[-6143], [-6048, -4284], [-6144, -6144]], 'O': [[-6144], [-6141, -6126], [-6126, -6139]]}<mem_stall_cycle_shared />{'W': [[-6143], [-5355, 0], [0, 0]], 'I': [[-6143], [-6048, 0], [0, 0]], 'O': [[-6144], [-6141, -6126], [-6126, -6139]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 442368, 442368], 'I': [32, 903168, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<data_size_each_level_total />{'W': [1728, 442368, 442368], 'I': [14112, 903168, 903168], 'O': [9408, 9408, 9408]}<loop_cycles_each_level />{'W': [24, 6144, 6144], 'I': [96, 6144, 6144], 'O': [6144, 6144, 6144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [72.0, 72.0], [72.0, 72.0]], 'I': [[1.5, 0.3], [147.0, 147.0], [147.0, 147.0]], 'O': [[8.0, 0.0], [1.5, 1.5], [1.5, 1.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 72.0], [72.0, 72.0]], 'I': [[1.5, 0.3], [147.0, 147.0], [147.0, 147.0]], 'O': [[8.0, 8.0], [392.0, 1.5], [1.5, 1.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [72.0, 72.0], [72.0, 0]], 'I': [[1.5, 0.3], [147.0, 147.0], [147.0, 0]], 'O': [[8.0, 0.0], [1.5, 1.5], [1.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [220.5, 220.5], [219.0, 1.5]], 'I': [[1.5, 0.3], [220.5, 220.5], [219.0, 1.5]], 'O': [[8.0, 0.0], [220.5, 220.5], [219.0, 1.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [24, 24, 256], [6144, 6144, 1]], 'I': [[1, 1, 6144], [96, 96, 64], [6144, 6144, 1]], 'O': [[1, 1, 6144], [6144, 6144, 1], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[3, 24, 256], [3, 24, 256]], [[864, 6144, 1], [216, 6144, 1]]], 'I': [[0, 1, 6144], [[0, 96, 64], [28, 96, 64]], [[1764, 6144, 1], [441, 6144, 1]]], 'O': [[0, 1, 6144], [[3, 6144, 1], [18, 6144, 1]], [[18, 6144, 1], [5, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -21], [-5280, -5928]], 'I': [[-1], [-96, -68], [-4380, -5703]], 'O': [[-1], [-6141, -6126], [-6126, -6139]]}<single_stall_count />{'W': [6143, 255, 0], 'I': [6143, 63, 0], 'O': [6144, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [18, 0]}, 1: {'W': [765, 0], 'I': [1764, 0], 'O': [18, 18]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-6144, -6144], [-6126, -6144]], 1: [[-3615, -6144], [-6126, -6126]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>