design_1_AXI_LITE_source_v1_0_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI_LITE_source_v1_0_0_0_1/sim/design_1_AXI_LITE_source_v1_0_0_0.vhd,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_1_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
