verilog xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/ip/fc1_blk_mem_gen_0/sim/fc1_blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
