[INF:CM0023] Creating log file ../../build/regression/EnumConcat/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<80> s<79> l<2:1> el<1:2>
n<> u<1> t<Module_keyword> p<5> s<2> l<2:1> el<2:7>
n<GOOD> u<2> t<StringConst> p<5> s<4> l<2:8> el<2:12>
n<> u<3> t<Port> p<4> l<2:13> el<2:13>
n<> u<4> t<List_of_ports> p<5> c<3> l<2:12> el<2:14>
n<> u<5> t<Module_nonansi_header> p<6> c<1> l<2:1> el<2:15>
n<> u<6> t<Module_declaration> p<7> c<5> l<2:1> el<3:10>
n<> u<7> t<Description> p<79> c<6> s<78> l<2:1> el<3:10>
n<> u<8> t<Module_keyword> p<12> s<9> l<6:1> el<6:7>
n<dut> u<9> t<StringConst> p<12> s<11> l<6:8> el<6:11>
n<> u<10> t<Port> p<11> l<6:13> el<6:13>
n<> u<11> t<List_of_ports> p<12> c<10> l<6:12> el<6:14>
n<> u<12> t<Module_nonansi_header> p<77> c<8> s<47> l<6:1> el<6:15>
n<> u<13> t<IntVec_TypeLogic> p<24> s<23> l<7:14> el<7:19>
n<5> u<14> t<IntConst> p<15> l<7:21> el<7:22>
n<> u<15> t<Primary_literal> p<16> c<14> l<7:21> el<7:22>
n<> u<16> t<Constant_primary> p<17> c<15> l<7:21> el<7:22>
n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<7:21> el<7:22>
n<0> u<18> t<IntConst> p<19> l<7:23> el<7:24>
n<> u<19> t<Primary_literal> p<20> c<18> l<7:23> el<7:24>
n<> u<20> t<Constant_primary> p<21> c<19> l<7:23> el<7:24>
n<> u<21> t<Constant_expression> p<22> c<20> l<7:23> el<7:24>
n<> u<22> t<Constant_range> p<23> c<17> l<7:21> el<7:24>
n<> u<23> t<Packed_dimension> p<24> c<22> l<7:20> el<7:25>
n<> u<24> t<Enum_base_type> p<38> c<13> s<37> l<7:14> el<7:25>
n<EXC_CAUSE_IRQ_SOFTWARE_M> u<25> t<StringConst> p<37> s<36> l<8:3> el<8:27>
n<> u<26> t<Number_1Tickb1> p<27> l<8:35> el<8:39>
n<> u<27> t<Primary_literal> p<28> c<26> l<8:35> el<8:39>
n<> u<28> t<Constant_primary> p<29> c<27> l<8:35> el<8:39>
n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<8:35> el<8:39>
n<5'd03> u<30> t<IntConst> p<31> l<8:41> el<8:46>
n<> u<31> t<Primary_literal> p<32> c<30> l<8:41> el<8:46>
n<> u<32> t<Constant_primary> p<33> c<31> l<8:41> el<8:46>
n<> u<33> t<Constant_expression> p<34> c<32> l<8:41> el<8:46>
n<> u<34> t<Constant_concatenation> p<35> c<29> l<8:34> el<8:47>
n<> u<35> t<Constant_primary> p<36> c<34> l<8:34> el<8:47>
n<> u<36> t<Constant_expression> p<37> c<35> l<8:34> el<8:47>
n<> u<37> t<Enum_name_declaration> p<38> c<25> l<8:3> el<8:47>
n<> u<38> t<Data_type> p<40> c<24> s<39> l<7:9> el<9:2>
n<exc_cause_e> u<39> t<StringConst> p<40> l<9:3> el<9:14>
n<> u<40> t<Type_declaration> p<41> c<38> l<7:1> el<9:15>
n<> u<41> t<Data_declaration> p<42> c<40> l<7:1> el<9:15>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<7:1> el<9:15>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<7:1> el<9:15>
n<> u<44> t<Module_common_item> p<45> c<43> l<7:1> el<9:15>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<7:1> el<9:15>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<7:1> el<9:15>
n<> u<47> t<Module_item> p<77> c<46> s<76> l<7:1> el<9:15>
n<EXC_CAUSE_IRQ_SOFTWARE_M> u<48> t<StringConst> p<49> l<11:7> el<11:31>
n<> u<49> t<Primary_literal> p<50> c<48> l<11:7> el<11:31>
n<> u<50> t<Constant_primary> p<51> c<49> l<11:7> el<11:31>
n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<11:7> el<11:31>
n<6'b100011> u<52> t<IntConst> p<53> l<11:35> el<11:44>
n<> u<53> t<Primary_literal> p<54> c<52> l<11:35> el<11:44>
n<> u<54> t<Constant_primary> p<55> c<53> l<11:35> el<11:44>
n<> u<55> t<Constant_expression> p<57> c<54> l<11:35> el<11:44>
n<> u<56> t<BinOp_Equiv> p<57> s<55> l<11:32> el<11:34>
n<> u<57> t<Constant_expression> p<71> c<51> s<69> l<11:7> el<11:44>
n<GOOD> u<58> t<StringConst> p<64> s<63> l<12:5> el<12:9>
n<good> u<59> t<StringConst> p<60> l<12:10> el<12:14>
n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<12:10> el<12:14>
n<> u<61> t<Ordered_port_connection> p<62> l<12:15> el<12:15>
n<> u<62> t<List_of_port_connections> p<63> c<61> l<12:15> el<12:15>
n<> u<63> t<Hierarchical_instance> p<64> c<60> l<12:10> el<12:16>
n<> u<64> t<Module_instantiation> p<65> c<58> l<12:5> el<12:17>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<12:5> el<12:17>
n<> u<66> t<Generate_item> p<67> c<65> l<12:5> el<12:17>
n<> u<67> t<Generate_block> p<69> c<66> s<68> l<12:5> el<12:17>
n<> u<68> t<End> p<69> l<13:3> el<13:6>
n<> u<69> t<Generate_block> p<71> c<67> l<11:46> el<13:6>
n<> u<70> t<IF> p<71> s<57> l<11:3> el<11:5>
n<> u<71> t<If_generate_construct> p<72> c<70> l<11:3> el<13:6>
n<> u<72> t<Conditional_generate_construct> p<73> c<71> l<11:3> el<13:6>
n<> u<73> t<Module_common_item> p<74> c<72> l<11:3> el<13:6>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<11:3> el<13:6>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<11:3> el<13:6>
n<> u<76> t<Module_item> p<77> c<75> l<11:3> el<13:6>
n<> u<77> t<Module_declaration> p<78> c<12> l<6:1> el<15:10>
n<> u<78> t<Description> p<79> c<77> l<6:1> el<15:10>
n<> u<79> t<Source_text> p<80> c<7> l<2:1> el<15:10>
n<> u<80> t<Top_level_rule> l<2:1> el<16:1>
[WRN:PA0205] dut.sv:2: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:6: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@GOOD".

[INF:CP0303] dut.sv:6: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:11: Compile generate block "work@dut.genblk1".

[NTE:EL0503] dut.sv:6: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/EnumConcat/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/EnumConcat/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/EnumConcat/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:2:1: , endln:3:10, parent:work@dut
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:6:1: , endln:15:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15, parent:work@dut
    |vpiName:exc_cause_e
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:15:10, parent:work@dut
    |vpiBaseTypespec:
    \_logic_typespec: , line:7:14, endln:7:19
      |vpiRange:
      \_range: , line:7:21, endln:7:24
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (EXC_CAUSE_IRQ_SOFTWARE_M), line:8:3, endln:8:47
      |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
      |BIN:100011
      |vpiDecompile:{1'b1,5'd03}
      |vpiSize:6
  |vpiDefName:work@dut
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:6:1: , endln:15:10
  |vpiName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1), line:11:3, endln:13:6, parent:work@dut
    |vpiName:genblk1
    |vpiFullName:work@dut.genblk1
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1), parent:work@dut.genblk1
      |vpiFullName:work@dut.genblk1
      |vpiModule:
      \_module: work@GOOD (work@dut.genblk1.good) dut.sv:12:5: , endln:12:17, parent:work@dut.genblk1
        |vpiName:good
        |vpiFullName:work@dut.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/EnumConcat/dut.sv | ${SURELOG_DIR}/build/regression/EnumConcat/roundtrip/dut_000.sv | 3 | 15 | 

