<stg><name>equalizer</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="15" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="20" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tmp_out_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_data_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %tmp_out_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %tmp_out_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %tmp_out_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_user_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %tmp_out_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_id_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %tmp_out_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %read_coefs = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_coefs"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %accumulate_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="accumulate_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:10 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="62">
<![CDATA[
entry:33 %sext_ln81 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:34 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln81

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %store_ln27 = store i32 0, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:36 %store_ln27 = store i1 0, i1 %read_coefs

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
entry:37 %br_ln27 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
while.body:0 %tmp_out_data_V_1 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4">
<![CDATA[
while.body:1 %tmp_out_keep_V_1 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4">
<![CDATA[
while.body:2 %tmp_out_strb_V_1 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1">
<![CDATA[
while.body:3 %tmp_out_user_V_1 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1">
<![CDATA[
while.body:4 %tmp_out_id_V_1 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1">
<![CDATA[
while.body:5 %tmp_out_dest_V_1 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:6 %state_1 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:7 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
while.body:8 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="44">
<![CDATA[
while.body:9 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="44">
<![CDATA[
while.body:10 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="44">
<![CDATA[
while.body:11 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="44">
<![CDATA[
while.body:12 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="44">
<![CDATA[
while.body:13 %tmp_last_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="44">
<![CDATA[
while.body:14 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="44">
<![CDATA[
while.body:15 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:16 %switch_ln30 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %sw.bb2, i32 4096, void %for.inc44.preheader

]]></Node>
<StgValue><ssdm name="switch_ln30"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc44.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.bb2:0 %read_coefs_load = load i1 %read_coefs

]]></Node>
<StgValue><ssdm name="read_coefs_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb2:1 %br_ln38 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end24

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %icmp_ln32 = icmp_eq  i32 %tmp_data_V, i32 48879

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:1 %select_ln17 = select i1 %icmp_ln32, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:2 %br_ln97 = br i1 %tmp_last_V, void %sw.bb.if.end67_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.if.end67_crit_edge:0 %store_ln97 = store i32 %select_ln17, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.if.end67_crit_edge:1 %br_ln97 = br void %if.end67

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:0 %br_ln97 = br i1 %tmp_last_V, void %if.end67, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc44.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc44.preheader:6 %store_ln82 = store i32 %tmp_data_V, i32 0

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc44.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc44.preheader:3 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.preheader:4 %mul_ln81 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.preheader:4 %mul_ln81 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc44.preheader:1 %accumulate_loc_load = load i32 %accumulate_loc

]]></Node>
<StgValue><ssdm name="accumulate_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.preheader:5 %accumulate = add i32 %mul_ln81, i32 %accumulate_loc_load

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc44.preheader:7 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc44.preheader:7 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc44.preheader:8 %br_ln97 = br i1 %tmp_last_V, void %for.inc44.preheader.if.end67_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:0 %store_ln97 = store i32 4096, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:1 %store_ln97 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:2 %store_ln97 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:3 %store_ln97 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:4 %store_ln97 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:5 %store_ln97 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:6 %store_ln97 = store i32 %accumulate, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.preheader.if.end67_crit_edge:7 %br_ln97 = br void %if.end67

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
if.end67:0 %br_ln27 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:0 %tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end24, i1 %tmp_dest_V, void %for.inc44.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:1 %tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end24, i1 %tmp_id_V, void %for.inc44.preheader, i1 %tmp_out_id_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:2 %tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end24, i1 %tmp_user_V, void %for.inc44.preheader, i1 %tmp_out_user_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
while.end:3 %tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end24, i4 %tmp_strb_V, void %for.inc44.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
while.end:4 %tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end24, i4 %tmp_keep_V, void %for.inc44.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.end:5 %tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end24, i32 %accumulate, void %for.inc44.preheader, i32 %tmp_out_data_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln46 = br void %VITIS_LOOP_49_1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_1:0 %j = phi i2 %j_1, void %VITIS_LOOP_49_1.split, i2 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_1:1 %coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_49_1.split, i32 %tmp_data_V, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="coef_scale"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_1:2 %p_4_0_0_0132_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_49_1.split, i1 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="p_4_0_0_0132_phi"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_49_1:3 %icmp_ln46 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_49_1:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_49_1:5 %j_1 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_49_1:6 %br_ln46 = br i1 %icmp_ln46, void %VITIS_LOOP_49_1.split, void %if.end24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_49_1.split:1 %empty_24 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="64" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:2 %call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_49_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
if.end24.loopexit:0 %br_ln0 = br void %if.end24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="64" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:2 %call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_49_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:3 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:4 %empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="44">
<![CDATA[
VITIS_LOOP_49_1.split:5 %tmp_data_V_4 = extractvalue i44 %empty_26

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="44">
<![CDATA[
VITIS_LOOP_49_1.split:6 %tmp_last_V_2 = extractvalue i44 %empty_26

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_1.split:7 %br_ln46 = br void %VITIS_LOOP_49_1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end24:0 %tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0132_phi, void %if.end24.loopexit

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end24:1 %tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end24.loopexit

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end24:2 %icmp_ln64 = icmp_eq  i32 %tmp_data_V_2, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end24:3 %select_ln17_1 = select i1 %icmp_ln64, i32 4096, i32 17

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end24:4 %br_ln97 = br i1 %tmp_last_V_1, void %if.end24.if.end67_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end24.if.end67_crit_edge:0 %store_ln97 = store i32 %select_ln17_1, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end24.if.end67_crit_edge:1 %store_ln97 = store i1 1, i1 %read_coefs

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.end24.if.end67_crit_edge:2 %br_ln97 = br void %if.end67

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0">
<![CDATA[
while.end:7 %ret_ln103 = ret

]]></Node>
<StgValue><ssdm name="ret_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="181" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="182" name="output_r_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</port>
<port id="183" name="output_r_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</port>
<port id="184" name="output_r_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</port>
<port id="185" name="output_r_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</port>
<port id="186" name="output_r_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</port>
<port id="187" name="output_r_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</port>
<port id="188" name="output_r_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</port>
<port id="189" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="190" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="191" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="192" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="193" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="194" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="195" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="196" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="197" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="199" from="StgValue_198" to="tmp_out_data_V" fromId="198" toId="22">
</dataflow>
<dataflow id="200" from="StgValue_198" to="tmp_out_keep_V" fromId="198" toId="23">
</dataflow>
<dataflow id="201" from="StgValue_198" to="tmp_out_strb_V" fromId="198" toId="24">
</dataflow>
<dataflow id="202" from="StgValue_198" to="tmp_out_user_V" fromId="198" toId="25">
</dataflow>
<dataflow id="203" from="StgValue_198" to="tmp_out_id_V" fromId="198" toId="26">
</dataflow>
<dataflow id="204" from="StgValue_198" to="tmp_out_dest_V" fromId="198" toId="27">
</dataflow>
<dataflow id="205" from="StgValue_198" to="read_coefs" fromId="198" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_198" to="state" fromId="198" toId="29">
</dataflow>
<dataflow id="208" from="_ssdm_op_Read.s_axilite.i64" to="coefs_read" fromId="207" toId="30">
</dataflow>
<dataflow id="209" from="coefs" to="coefs_read" fromId="189" toId="30">
</dataflow>
<dataflow id="211" from="StgValue_210" to="accumulate_loc" fromId="210" toId="31">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="212" toId="32">
</dataflow>
<dataflow id="215" from="empty_10" to="spectopmodule_ln3" fromId="214" toId="32">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecInterface" to="specinterface_ln3" fromId="216" toId="33">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="221" from="empty_11" to="specinterface_ln3" fromId="220" toId="33">
</dataflow>
<dataflow id="222" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="223" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="226" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="227" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="228" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="229" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="230" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="231" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="232" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="233" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="234" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="235" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln3" fromId="224" toId="33">
</dataflow>
<dataflow id="238" from="StgValue_237" to="specinterface_ln3" fromId="237" toId="33">
</dataflow>
<dataflow id="239" from="StgValue_218" to="specinterface_ln3" fromId="218" toId="33">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="34">
</dataflow>
<dataflow id="241" from="gmem" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="243" from="empty" to="specinterface_ln0" fromId="242" toId="34">
</dataflow>
<dataflow id="244" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="34">
</dataflow>
<dataflow id="245" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="34">
</dataflow>
<dataflow id="246" from="empty_0" to="specinterface_ln0" fromId="224" toId="34">
</dataflow>
<dataflow id="247" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="34">
</dataflow>
<dataflow id="249" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="34">
</dataflow>
<dataflow id="251" from="empty_1" to="specinterface_ln0" fromId="250" toId="34">
</dataflow>
<dataflow id="253" from="empty_2" to="specinterface_ln0" fromId="252" toId="34">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="224" toId="34">
</dataflow>
<dataflow id="256" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="34">
</dataflow>
<dataflow id="257" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="34">
</dataflow>
<dataflow id="258" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="34">
</dataflow>
<dataflow id="259" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="34">
</dataflow>
<dataflow id="260" from="empty_0" to="specinterface_ln0" fromId="224" toId="34">
</dataflow>
<dataflow id="261" from="empty_0" to="specinterface_ln0" fromId="224" toId="34">
</dataflow>
<dataflow id="262" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="263" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="34">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="35">
</dataflow>
<dataflow id="266" from="gmem" to="specbitsmap_ln0" fromId="181" toId="35">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="36">
</dataflow>
<dataflow id="268" from="output_r_V_data_V" to="specinterface_ln0" fromId="182" toId="36">
</dataflow>
<dataflow id="269" from="output_r_V_keep_V" to="specinterface_ln0" fromId="183" toId="36">
</dataflow>
<dataflow id="270" from="output_r_V_strb_V" to="specinterface_ln0" fromId="184" toId="36">
</dataflow>
<dataflow id="271" from="output_r_V_user_V" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="272" from="output_r_V_last_V" to="specinterface_ln0" fromId="186" toId="36">
</dataflow>
<dataflow id="273" from="output_r_V_id_V" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="274" from="output_r_V_dest_V" to="specinterface_ln0" fromId="188" toId="36">
</dataflow>
<dataflow id="276" from="empty_3" to="specinterface_ln0" fromId="275" toId="36">
</dataflow>
<dataflow id="277" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="278" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="280" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="281" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="282" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="283" from="empty_0" to="specinterface_ln0" fromId="224" toId="36">
</dataflow>
<dataflow id="284" from="empty_0" to="specinterface_ln0" fromId="224" toId="36">
</dataflow>
<dataflow id="285" from="empty_0" to="specinterface_ln0" fromId="224" toId="36">
</dataflow>
<dataflow id="286" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="287" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="288" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="289" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="290" from="empty_0" to="specinterface_ln0" fromId="224" toId="36">
</dataflow>
<dataflow id="291" from="empty_0" to="specinterface_ln0" fromId="224" toId="36">
</dataflow>
<dataflow id="292" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="36">
</dataflow>
<dataflow id="293" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="37">
</dataflow>
<dataflow id="295" from="output_r_V_data_V" to="specbitsmap_ln0" fromId="182" toId="37">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="38">
</dataflow>
<dataflow id="297" from="output_r_V_keep_V" to="specbitsmap_ln0" fromId="183" toId="38">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="39">
</dataflow>
<dataflow id="299" from="output_r_V_strb_V" to="specbitsmap_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="40">
</dataflow>
<dataflow id="301" from="output_r_V_user_V" to="specbitsmap_ln0" fromId="185" toId="40">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="41">
</dataflow>
<dataflow id="303" from="output_r_V_last_V" to="specbitsmap_ln0" fromId="186" toId="41">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="42">
</dataflow>
<dataflow id="305" from="output_r_V_id_V" to="specbitsmap_ln0" fromId="187" toId="42">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="43">
</dataflow>
<dataflow id="307" from="output_r_V_dest_V" to="specbitsmap_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="44">
</dataflow>
<dataflow id="309" from="coefs" to="specinterface_ln0" fromId="189" toId="44">
</dataflow>
<dataflow id="311" from="empty_5" to="specinterface_ln0" fromId="310" toId="44">
</dataflow>
<dataflow id="312" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="313" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="224" toId="44">
</dataflow>
<dataflow id="315" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="316" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="318" from="empty_6" to="specinterface_ln0" fromId="317" toId="44">
</dataflow>
<dataflow id="320" from="empty_7" to="specinterface_ln0" fromId="319" toId="44">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="224" toId="44">
</dataflow>
<dataflow id="322" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="323" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="324" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="325" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="326" from="empty_0" to="specinterface_ln0" fromId="224" toId="44">
</dataflow>
<dataflow id="328" from="empty_8" to="specinterface_ln0" fromId="327" toId="44">
</dataflow>
<dataflow id="329" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="44">
</dataflow>
<dataflow id="330" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="331" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="45">
</dataflow>
<dataflow id="332" from="coefs" to="specinterface_ln0" fromId="189" toId="45">
</dataflow>
<dataflow id="334" from="empty_9" to="specinterface_ln0" fromId="333" toId="45">
</dataflow>
<dataflow id="335" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="336" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="337" from="empty_0" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="338" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="339" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="340" from="empty_0" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="341" from="empty_0" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="342" from="empty_0" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="343" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="344" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="345" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="346" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="347" from="empty_0" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="348" from="empty_8" to="specinterface_ln0" fromId="327" toId="45">
</dataflow>
<dataflow id="349" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="45">
</dataflow>
<dataflow id="350" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="351" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="46">
</dataflow>
<dataflow id="352" from="input_r_V_data_V" to="specinterface_ln0" fromId="190" toId="46">
</dataflow>
<dataflow id="353" from="input_r_V_keep_V" to="specinterface_ln0" fromId="191" toId="46">
</dataflow>
<dataflow id="354" from="input_r_V_strb_V" to="specinterface_ln0" fromId="192" toId="46">
</dataflow>
<dataflow id="355" from="input_r_V_user_V" to="specinterface_ln0" fromId="193" toId="46">
</dataflow>
<dataflow id="356" from="input_r_V_last_V" to="specinterface_ln0" fromId="194" toId="46">
</dataflow>
<dataflow id="357" from="input_r_V_id_V" to="specinterface_ln0" fromId="195" toId="46">
</dataflow>
<dataflow id="358" from="input_r_V_dest_V" to="specinterface_ln0" fromId="196" toId="46">
</dataflow>
<dataflow id="359" from="empty_3" to="specinterface_ln0" fromId="275" toId="46">
</dataflow>
<dataflow id="360" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="46">
</dataflow>
<dataflow id="361" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="46">
</dataflow>
<dataflow id="362" from="empty_4" to="specinterface_ln0" fromId="279" toId="46">
</dataflow>
<dataflow id="363" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="364" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="365" from="empty_0" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="366" from="empty_0" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="367" from="empty_0" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="368" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="369" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="370" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="371" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="372" from="empty_0" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="373" from="empty_0" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="374" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="46">
</dataflow>
<dataflow id="375" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="46">
</dataflow>
<dataflow id="376" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="47">
</dataflow>
<dataflow id="377" from="input_r_V_data_V" to="specbitsmap_ln0" fromId="190" toId="47">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="48">
</dataflow>
<dataflow id="379" from="input_r_V_keep_V" to="specbitsmap_ln0" fromId="191" toId="48">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="49">
</dataflow>
<dataflow id="381" from="input_r_V_strb_V" to="specbitsmap_ln0" fromId="192" toId="49">
</dataflow>
<dataflow id="382" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="50">
</dataflow>
<dataflow id="383" from="input_r_V_user_V" to="specbitsmap_ln0" fromId="193" toId="50">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="51">
</dataflow>
<dataflow id="385" from="input_r_V_last_V" to="specbitsmap_ln0" fromId="194" toId="51">
</dataflow>
<dataflow id="386" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="52">
</dataflow>
<dataflow id="387" from="input_r_V_id_V" to="specbitsmap_ln0" fromId="195" toId="52">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="264" toId="53">
</dataflow>
<dataflow id="389" from="input_r_V_dest_V" to="specbitsmap_ln0" fromId="196" toId="53">
</dataflow>
<dataflow id="391" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="390" toId="54">
</dataflow>
<dataflow id="392" from="coefs_read" to="trunc_ln" fromId="30" toId="54">
</dataflow>
<dataflow id="394" from="StgValue_393" to="trunc_ln" fromId="393" toId="54">
</dataflow>
<dataflow id="396" from="StgValue_395" to="trunc_ln" fromId="395" toId="54">
</dataflow>
<dataflow id="397" from="trunc_ln" to="sext_ln81" fromId="54" toId="55">
</dataflow>
<dataflow id="398" from="gmem" to="gmem_addr" fromId="181" toId="56">
</dataflow>
<dataflow id="399" from="sext_ln81" to="gmem_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="400" from="StgValue_218" to="store_ln27" fromId="218" toId="57">
</dataflow>
<dataflow id="401" from="state" to="store_ln27" fromId="29" toId="57">
</dataflow>
<dataflow id="403" from="StgValue_402" to="store_ln27" fromId="402" toId="58">
</dataflow>
<dataflow id="404" from="read_coefs" to="store_ln27" fromId="28" toId="58">
</dataflow>
<dataflow id="405" from="tmp_out_data_V" to="tmp_out_data_V_1" fromId="22" toId="60">
</dataflow>
<dataflow id="406" from="tmp_out_keep_V" to="tmp_out_keep_V_1" fromId="23" toId="61">
</dataflow>
<dataflow id="407" from="tmp_out_strb_V" to="tmp_out_strb_V_1" fromId="24" toId="62">
</dataflow>
<dataflow id="408" from="tmp_out_user_V" to="tmp_out_user_V_1" fromId="25" toId="63">
</dataflow>
<dataflow id="409" from="tmp_out_id_V" to="tmp_out_id_V_1" fromId="26" toId="64">
</dataflow>
<dataflow id="410" from="tmp_out_dest_V" to="tmp_out_dest_V_1" fromId="27" toId="65">
</dataflow>
<dataflow id="411" from="state" to="state_1" fromId="29" toId="66">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="412" toId="67">
</dataflow>
<dataflow id="415" from="empty_16" to="specloopname_ln18" fromId="414" toId="67">
</dataflow>
<dataflow id="417" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty" fromId="416" toId="68">
</dataflow>
<dataflow id="418" from="input_r_V_data_V" to="empty" fromId="190" toId="68">
</dataflow>
<dataflow id="419" from="input_r_V_keep_V" to="empty" fromId="191" toId="68">
</dataflow>
<dataflow id="420" from="input_r_V_strb_V" to="empty" fromId="192" toId="68">
</dataflow>
<dataflow id="421" from="input_r_V_user_V" to="empty" fromId="193" toId="68">
</dataflow>
<dataflow id="422" from="input_r_V_last_V" to="empty" fromId="194" toId="68">
</dataflow>
<dataflow id="423" from="input_r_V_id_V" to="empty" fromId="195" toId="68">
</dataflow>
<dataflow id="424" from="input_r_V_dest_V" to="empty" fromId="196" toId="68">
</dataflow>
<dataflow id="425" from="empty" to="tmp_data_V" fromId="68" toId="69">
</dataflow>
<dataflow id="426" from="empty" to="tmp_keep_V" fromId="68" toId="70">
</dataflow>
<dataflow id="427" from="empty" to="tmp_strb_V" fromId="68" toId="71">
</dataflow>
<dataflow id="428" from="empty" to="tmp_user_V" fromId="68" toId="72">
</dataflow>
<dataflow id="429" from="empty" to="tmp_last_V" fromId="68" toId="73">
</dataflow>
<dataflow id="430" from="empty" to="tmp_id_V" fromId="68" toId="74">
</dataflow>
<dataflow id="431" from="empty" to="tmp_dest_V" fromId="68" toId="75">
</dataflow>
<dataflow id="432" from="state_1" to="switch_ln30" fromId="66" toId="76">
</dataflow>
<dataflow id="433" from="StgValue_218" to="switch_ln30" fromId="218" toId="76">
</dataflow>
<dataflow id="435" from="StgValue_434" to="switch_ln30" fromId="434" toId="76">
</dataflow>
<dataflow id="437" from="StgValue_436" to="switch_ln30" fromId="436" toId="76">
</dataflow>
<dataflow id="439" from="equalizer_Pipeline_Shift_Accumulate_Loop" to="call_ln0" fromId="438" toId="77">
</dataflow>
<dataflow id="440" from="gmem" to="call_ln0" fromId="181" toId="77">
</dataflow>
<dataflow id="441" from="coefs_read" to="call_ln0" fromId="30" toId="77">
</dataflow>
<dataflow id="442" from="accumulate_loc" to="call_ln0" fromId="31" toId="77">
</dataflow>
<dataflow id="443" from="signal_shift_reg" to="call_ln0" fromId="197" toId="77">
</dataflow>
<dataflow id="444" from="read_coefs" to="read_coefs_load" fromId="28" toId="78">
</dataflow>
<dataflow id="445" from="read_coefs_load" to="br_ln38" fromId="78" toId="79">
</dataflow>
<dataflow id="447" from="equalizer_Pipeline_Coef_Clear_Loop" to="call_ln0" fromId="446" toId="80">
</dataflow>
<dataflow id="448" from="gmem" to="call_ln0" fromId="181" toId="80">
</dataflow>
<dataflow id="449" from="coefs_read" to="call_ln0" fromId="30" toId="80">
</dataflow>
<dataflow id="450" from="tmp_data_V" to="icmp_ln32" fromId="69" toId="81">
</dataflow>
<dataflow id="452" from="StgValue_451" to="icmp_ln32" fromId="451" toId="81">
</dataflow>
<dataflow id="453" from="icmp_ln32" to="select_ln17" fromId="81" toId="82">
</dataflow>
<dataflow id="454" from="StgValue_434" to="select_ln17" fromId="434" toId="82">
</dataflow>
<dataflow id="455" from="StgValue_218" to="select_ln17" fromId="218" toId="82">
</dataflow>
<dataflow id="456" from="tmp_last_V" to="br_ln97" fromId="73" toId="83">
</dataflow>
<dataflow id="457" from="select_ln17" to="store_ln97" fromId="82" toId="84">
</dataflow>
<dataflow id="458" from="state" to="store_ln97" fromId="29" toId="84">
</dataflow>
<dataflow id="459" from="tmp_last_V" to="br_ln97" fromId="73" toId="86">
</dataflow>
<dataflow id="460" from="equalizer_Pipeline_Shift_Accumulate_Loop" to="call_ln0" fromId="438" toId="87">
</dataflow>
<dataflow id="461" from="gmem" to="call_ln0" fromId="181" toId="87">
</dataflow>
<dataflow id="462" from="coefs_read" to="call_ln0" fromId="30" toId="87">
</dataflow>
<dataflow id="463" from="accumulate_loc" to="call_ln0" fromId="31" toId="87">
</dataflow>
<dataflow id="464" from="signal_shift_reg" to="call_ln0" fromId="197" toId="87">
</dataflow>
<dataflow id="466" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="88">
</dataflow>
<dataflow id="467" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="88">
</dataflow>
<dataflow id="468" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="88">
</dataflow>
<dataflow id="469" from="tmp_data_V" to="store_ln82" fromId="69" toId="89">
</dataflow>
<dataflow id="471" from="StgValue_470" to="store_ln82" fromId="470" toId="89">
</dataflow>
<dataflow id="472" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="90">
</dataflow>
<dataflow id="473" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="90">
</dataflow>
<dataflow id="474" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="90">
</dataflow>
<dataflow id="475" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="91">
</dataflow>
<dataflow id="476" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="91">
</dataflow>
<dataflow id="477" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="91">
</dataflow>
<dataflow id="478" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="92">
</dataflow>
<dataflow id="479" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="92">
</dataflow>
<dataflow id="480" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="92">
</dataflow>
<dataflow id="481" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="93">
</dataflow>
<dataflow id="482" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="93">
</dataflow>
<dataflow id="483" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="93">
</dataflow>
<dataflow id="484" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="94">
</dataflow>
<dataflow id="485" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="94">
</dataflow>
<dataflow id="486" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="94">
</dataflow>
<dataflow id="487" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="465" toId="95">
</dataflow>
<dataflow id="488" from="gmem_addr" to="gmem_load_1_req" fromId="56" toId="95">
</dataflow>
<dataflow id="489" from="StgValue_198" to="gmem_load_1_req" fromId="198" toId="95">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="490" toId="96">
</dataflow>
<dataflow id="492" from="gmem_addr" to="gmem_addr_read" fromId="56" toId="96">
</dataflow>
<dataflow id="493" from="gmem_addr_read" to="mul_ln81" fromId="96" toId="97">
</dataflow>
<dataflow id="494" from="tmp_data_V" to="mul_ln81" fromId="69" toId="97">
</dataflow>
<dataflow id="495" from="gmem_addr_read" to="mul_ln81" fromId="96" toId="98">
</dataflow>
<dataflow id="496" from="tmp_data_V" to="mul_ln81" fromId="69" toId="98">
</dataflow>
<dataflow id="497" from="accumulate_loc" to="accumulate_loc_load" fromId="31" toId="99">
</dataflow>
<dataflow id="498" from="mul_ln81" to="accumulate" fromId="98" toId="100">
</dataflow>
<dataflow id="499" from="accumulate_loc_load" to="accumulate" fromId="99" toId="100">
</dataflow>
<dataflow id="501" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="500" toId="101">
</dataflow>
<dataflow id="502" from="output_r_V_data_V" to="write_ln304" fromId="182" toId="101">
</dataflow>
<dataflow id="503" from="output_r_V_keep_V" to="write_ln304" fromId="183" toId="101">
</dataflow>
<dataflow id="504" from="output_r_V_strb_V" to="write_ln304" fromId="184" toId="101">
</dataflow>
<dataflow id="505" from="output_r_V_user_V" to="write_ln304" fromId="185" toId="101">
</dataflow>
<dataflow id="506" from="output_r_V_last_V" to="write_ln304" fromId="186" toId="101">
</dataflow>
<dataflow id="507" from="output_r_V_id_V" to="write_ln304" fromId="187" toId="101">
</dataflow>
<dataflow id="508" from="output_r_V_dest_V" to="write_ln304" fromId="188" toId="101">
</dataflow>
<dataflow id="509" from="accumulate" to="write_ln304" fromId="100" toId="101">
</dataflow>
<dataflow id="510" from="tmp_keep_V" to="write_ln304" fromId="70" toId="101">
</dataflow>
<dataflow id="511" from="tmp_strb_V" to="write_ln304" fromId="71" toId="101">
</dataflow>
<dataflow id="512" from="tmp_user_V" to="write_ln304" fromId="72" toId="101">
</dataflow>
<dataflow id="513" from="tmp_last_V" to="write_ln304" fromId="73" toId="101">
</dataflow>
<dataflow id="514" from="tmp_id_V" to="write_ln304" fromId="74" toId="101">
</dataflow>
<dataflow id="515" from="tmp_dest_V" to="write_ln304" fromId="75" toId="101">
</dataflow>
<dataflow id="516" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="500" toId="102">
</dataflow>
<dataflow id="517" from="output_r_V_data_V" to="write_ln304" fromId="182" toId="102">
</dataflow>
<dataflow id="518" from="output_r_V_keep_V" to="write_ln304" fromId="183" toId="102">
</dataflow>
<dataflow id="519" from="output_r_V_strb_V" to="write_ln304" fromId="184" toId="102">
</dataflow>
<dataflow id="520" from="output_r_V_user_V" to="write_ln304" fromId="185" toId="102">
</dataflow>
<dataflow id="521" from="output_r_V_last_V" to="write_ln304" fromId="186" toId="102">
</dataflow>
<dataflow id="522" from="output_r_V_id_V" to="write_ln304" fromId="187" toId="102">
</dataflow>
<dataflow id="523" from="output_r_V_dest_V" to="write_ln304" fromId="188" toId="102">
</dataflow>
<dataflow id="524" from="accumulate" to="write_ln304" fromId="100" toId="102">
</dataflow>
<dataflow id="525" from="tmp_keep_V" to="write_ln304" fromId="70" toId="102">
</dataflow>
<dataflow id="526" from="tmp_strb_V" to="write_ln304" fromId="71" toId="102">
</dataflow>
<dataflow id="527" from="tmp_user_V" to="write_ln304" fromId="72" toId="102">
</dataflow>
<dataflow id="528" from="tmp_last_V" to="write_ln304" fromId="73" toId="102">
</dataflow>
<dataflow id="529" from="tmp_id_V" to="write_ln304" fromId="74" toId="102">
</dataflow>
<dataflow id="530" from="tmp_dest_V" to="write_ln304" fromId="75" toId="102">
</dataflow>
<dataflow id="531" from="tmp_last_V" to="br_ln97" fromId="73" toId="103">
</dataflow>
<dataflow id="532" from="StgValue_436" to="store_ln97" fromId="436" toId="104">
</dataflow>
<dataflow id="533" from="state" to="store_ln97" fromId="29" toId="104">
</dataflow>
<dataflow id="534" from="tmp_dest_V" to="store_ln97" fromId="75" toId="105">
</dataflow>
<dataflow id="535" from="tmp_out_dest_V" to="store_ln97" fromId="27" toId="105">
</dataflow>
<dataflow id="536" from="tmp_id_V" to="store_ln97" fromId="74" toId="106">
</dataflow>
<dataflow id="537" from="tmp_out_id_V" to="store_ln97" fromId="26" toId="106">
</dataflow>
<dataflow id="538" from="tmp_user_V" to="store_ln97" fromId="72" toId="107">
</dataflow>
<dataflow id="539" from="tmp_out_user_V" to="store_ln97" fromId="25" toId="107">
</dataflow>
<dataflow id="540" from="tmp_strb_V" to="store_ln97" fromId="71" toId="108">
</dataflow>
<dataflow id="541" from="tmp_out_strb_V" to="store_ln97" fromId="24" toId="108">
</dataflow>
<dataflow id="542" from="tmp_keep_V" to="store_ln97" fromId="70" toId="109">
</dataflow>
<dataflow id="543" from="tmp_out_keep_V" to="store_ln97" fromId="23" toId="109">
</dataflow>
<dataflow id="544" from="accumulate" to="store_ln97" fromId="100" toId="110">
</dataflow>
<dataflow id="545" from="tmp_out_data_V" to="store_ln97" fromId="22" toId="110">
</dataflow>
<dataflow id="546" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="65" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="547" from="br_ln97" to="tmp_dest_V_1" fromId="83" toId="113">
</dataflow>
<dataflow id="548" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="65" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="549" from="br_ln97" to="tmp_dest_V_1" fromId="143" toId="113">
</dataflow>
<dataflow id="550" from="tmp_dest_V" to="tmp_dest_V_1" fromId="75" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="551" from="br_ln97" to="tmp_dest_V_1" fromId="103" toId="113">
</dataflow>
<dataflow id="552" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="65" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="553" from="br_ln97" to="tmp_dest_V_1" fromId="86" toId="113">
</dataflow>
<dataflow id="554" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="64" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="555" from="br_ln97" to="tmp_id_V_1" fromId="83" toId="114">
</dataflow>
<dataflow id="556" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="64" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="557" from="br_ln97" to="tmp_id_V_1" fromId="143" toId="114">
</dataflow>
<dataflow id="558" from="tmp_id_V" to="tmp_id_V_1" fromId="74" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="559" from="br_ln97" to="tmp_id_V_1" fromId="103" toId="114">
</dataflow>
<dataflow id="560" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="64" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="561" from="br_ln97" to="tmp_id_V_1" fromId="86" toId="114">
</dataflow>
<dataflow id="562" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="63" toId="115">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="563" from="br_ln97" to="tmp_user_V_1" fromId="83" toId="115">
</dataflow>
<dataflow id="564" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="63" toId="115">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="565" from="br_ln97" to="tmp_user_V_1" fromId="143" toId="115">
</dataflow>
<dataflow id="566" from="tmp_user_V" to="tmp_user_V_1" fromId="72" toId="115">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="567" from="br_ln97" to="tmp_user_V_1" fromId="103" toId="115">
</dataflow>
<dataflow id="568" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="63" toId="115">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="569" from="br_ln97" to="tmp_user_V_1" fromId="86" toId="115">
</dataflow>
<dataflow id="570" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="62" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="571" from="br_ln97" to="tmp_strb_V_1" fromId="83" toId="116">
</dataflow>
<dataflow id="572" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="62" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="573" from="br_ln97" to="tmp_strb_V_1" fromId="143" toId="116">
</dataflow>
<dataflow id="574" from="tmp_strb_V" to="tmp_strb_V_1" fromId="71" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="575" from="br_ln97" to="tmp_strb_V_1" fromId="103" toId="116">
</dataflow>
<dataflow id="576" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="62" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="577" from="br_ln97" to="tmp_strb_V_1" fromId="86" toId="116">
</dataflow>
<dataflow id="578" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="61" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="579" from="br_ln97" to="tmp_keep_V_1" fromId="83" toId="117">
</dataflow>
<dataflow id="580" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="61" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="581" from="br_ln97" to="tmp_keep_V_1" fromId="143" toId="117">
</dataflow>
<dataflow id="582" from="tmp_keep_V" to="tmp_keep_V_1" fromId="70" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="583" from="br_ln97" to="tmp_keep_V_1" fromId="103" toId="117">
</dataflow>
<dataflow id="584" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="61" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="585" from="br_ln97" to="tmp_keep_V_1" fromId="86" toId="117">
</dataflow>
<dataflow id="586" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="60" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="br_ln97" to="tmp_data_V_5" fromId="83" toId="118">
</dataflow>
<dataflow id="588" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="60" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="br_ln97" to="tmp_data_V_5" fromId="143" toId="118">
</dataflow>
<dataflow id="590" from="accumulate" to="tmp_data_V_5" fromId="100" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="br_ln97" to="tmp_data_V_5" fromId="103" toId="118">
</dataflow>
<dataflow id="592" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="60" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="br_ln97" to="tmp_data_V_5" fromId="86" toId="118">
</dataflow>
<dataflow id="594" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="500" toId="119">
</dataflow>
<dataflow id="595" from="output_r_V_data_V" to="write_ln304" fromId="182" toId="119">
</dataflow>
<dataflow id="596" from="output_r_V_keep_V" to="write_ln304" fromId="183" toId="119">
</dataflow>
<dataflow id="597" from="output_r_V_strb_V" to="write_ln304" fromId="184" toId="119">
</dataflow>
<dataflow id="598" from="output_r_V_user_V" to="write_ln304" fromId="185" toId="119">
</dataflow>
<dataflow id="599" from="output_r_V_last_V" to="write_ln304" fromId="186" toId="119">
</dataflow>
<dataflow id="600" from="output_r_V_id_V" to="write_ln304" fromId="187" toId="119">
</dataflow>
<dataflow id="601" from="output_r_V_dest_V" to="write_ln304" fromId="188" toId="119">
</dataflow>
<dataflow id="602" from="tmp_data_V_5" to="write_ln304" fromId="118" toId="119">
</dataflow>
<dataflow id="603" from="tmp_keep_V_1" to="write_ln304" fromId="117" toId="119">
</dataflow>
<dataflow id="604" from="tmp_strb_V_1" to="write_ln304" fromId="116" toId="119">
</dataflow>
<dataflow id="605" from="tmp_user_V_1" to="write_ln304" fromId="115" toId="119">
</dataflow>
<dataflow id="607" from="StgValue_606" to="write_ln304" fromId="606" toId="119">
</dataflow>
<dataflow id="608" from="tmp_id_V_1" to="write_ln304" fromId="114" toId="119">
</dataflow>
<dataflow id="609" from="tmp_dest_V_1" to="write_ln304" fromId="113" toId="119">
</dataflow>
<dataflow id="610" from="equalizer_Pipeline_Coef_Clear_Loop" to="call_ln0" fromId="446" toId="120">
</dataflow>
<dataflow id="611" from="gmem" to="call_ln0" fromId="181" toId="120">
</dataflow>
<dataflow id="612" from="coefs_read" to="call_ln0" fromId="30" toId="120">
</dataflow>
<dataflow id="613" from="j_1" to="j" fromId="127" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="614" from="br_ln46" to="j" fromId="138" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="616" from="StgValue_615" to="j" fromId="615" toId="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="617" from="br_ln46" to="j" fromId="121" toId="122">
</dataflow>
<dataflow id="618" from="tmp_data_V_4" to="coef_scale" fromId="136" toId="123">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="619" from="br_ln46" to="coef_scale" fromId="138" toId="123">
<BackEdge/>
</dataflow>
<dataflow id="620" from="tmp_data_V" to="coef_scale" fromId="69" toId="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="621" from="br_ln46" to="coef_scale" fromId="121" toId="123">
</dataflow>
<dataflow id="622" from="tmp_last_V_2" to="p_4_0_0_0132_phi" fromId="137" toId="124">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="623" from="br_ln46" to="p_4_0_0_0132_phi" fromId="138" toId="124">
<BackEdge/>
</dataflow>
<dataflow id="625" from="StgValue_624" to="p_4_0_0_0132_phi" fromId="624" toId="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="626" from="br_ln46" to="p_4_0_0_0132_phi" fromId="121" toId="124">
</dataflow>
<dataflow id="627" from="j" to="icmp_ln46" fromId="122" toId="125">
</dataflow>
<dataflow id="629" from="StgValue_628" to="icmp_ln46" fromId="628" toId="125">
</dataflow>
<dataflow id="631" from="_ssdm_op_SpecLoopTripCount" to="empty_23" fromId="630" toId="126">
</dataflow>
<dataflow id="633" from="StgValue_632" to="empty_23" fromId="632" toId="126">
</dataflow>
<dataflow id="634" from="StgValue_632" to="empty_23" fromId="632" toId="126">
</dataflow>
<dataflow id="635" from="StgValue_632" to="empty_23" fromId="632" toId="126">
</dataflow>
<dataflow id="636" from="j" to="j_1" fromId="122" toId="127">
</dataflow>
<dataflow id="638" from="StgValue_637" to="j_1" fromId="637" toId="127">
</dataflow>
<dataflow id="639" from="icmp_ln46" to="br_ln46" fromId="125" toId="128">
</dataflow>
<dataflow id="641" from="_ssdm_op_Wait" to="empty_24" fromId="640" toId="129">
</dataflow>
<dataflow id="643" from="equalizer_Pipeline_VITIS_LOOP_49_1" to="call_ln283" fromId="642" toId="130">
</dataflow>
<dataflow id="644" from="gmem" to="call_ln283" fromId="181" toId="130">
</dataflow>
<dataflow id="645" from="input_r_V_data_V" to="call_ln283" fromId="190" toId="130">
</dataflow>
<dataflow id="646" from="input_r_V_keep_V" to="call_ln283" fromId="191" toId="130">
</dataflow>
<dataflow id="647" from="input_r_V_strb_V" to="call_ln283" fromId="192" toId="130">
</dataflow>
<dataflow id="648" from="input_r_V_user_V" to="call_ln283" fromId="193" toId="130">
</dataflow>
<dataflow id="649" from="input_r_V_last_V" to="call_ln283" fromId="194" toId="130">
</dataflow>
<dataflow id="650" from="input_r_V_id_V" to="call_ln283" fromId="195" toId="130">
</dataflow>
<dataflow id="651" from="input_r_V_dest_V" to="call_ln283" fromId="196" toId="130">
</dataflow>
<dataflow id="652" from="coef_scale" to="call_ln283" fromId="123" toId="130">
</dataflow>
<dataflow id="653" from="coefs_read" to="call_ln283" fromId="30" toId="130">
</dataflow>
<dataflow id="654" from="equalizer_Pipeline_VITIS_LOOP_49_1" to="call_ln283" fromId="642" toId="132">
</dataflow>
<dataflow id="655" from="gmem" to="call_ln283" fromId="181" toId="132">
</dataflow>
<dataflow id="656" from="input_r_V_data_V" to="call_ln283" fromId="190" toId="132">
</dataflow>
<dataflow id="657" from="input_r_V_keep_V" to="call_ln283" fromId="191" toId="132">
</dataflow>
<dataflow id="658" from="input_r_V_strb_V" to="call_ln283" fromId="192" toId="132">
</dataflow>
<dataflow id="659" from="input_r_V_user_V" to="call_ln283" fromId="193" toId="132">
</dataflow>
<dataflow id="660" from="input_r_V_last_V" to="call_ln283" fromId="194" toId="132">
</dataflow>
<dataflow id="661" from="input_r_V_id_V" to="call_ln283" fromId="195" toId="132">
</dataflow>
<dataflow id="662" from="input_r_V_dest_V" to="call_ln283" fromId="196" toId="132">
</dataflow>
<dataflow id="663" from="coef_scale" to="call_ln283" fromId="123" toId="132">
</dataflow>
<dataflow id="664" from="coefs_read" to="call_ln283" fromId="30" toId="132">
</dataflow>
<dataflow id="665" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="412" toId="133">
</dataflow>
<dataflow id="667" from="empty_15" to="specloopname_ln15" fromId="666" toId="133">
</dataflow>
<dataflow id="668" from="_ssdm_op_Wait" to="empty_25" fromId="640" toId="134">
</dataflow>
<dataflow id="669" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_26" fromId="416" toId="135">
</dataflow>
<dataflow id="670" from="input_r_V_data_V" to="empty_26" fromId="190" toId="135">
</dataflow>
<dataflow id="671" from="input_r_V_keep_V" to="empty_26" fromId="191" toId="135">
</dataflow>
<dataflow id="672" from="input_r_V_strb_V" to="empty_26" fromId="192" toId="135">
</dataflow>
<dataflow id="673" from="input_r_V_user_V" to="empty_26" fromId="193" toId="135">
</dataflow>
<dataflow id="674" from="input_r_V_last_V" to="empty_26" fromId="194" toId="135">
</dataflow>
<dataflow id="675" from="input_r_V_id_V" to="empty_26" fromId="195" toId="135">
</dataflow>
<dataflow id="676" from="input_r_V_dest_V" to="empty_26" fromId="196" toId="135">
</dataflow>
<dataflow id="677" from="empty_26" to="tmp_data_V_4" fromId="135" toId="136">
</dataflow>
<dataflow id="678" from="empty_26" to="tmp_last_V_2" fromId="135" toId="137">
</dataflow>
<dataflow id="679" from="tmp_last_V" to="tmp_last_V_1" fromId="73" toId="139">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="680" from="br_ln38" to="tmp_last_V_1" fromId="79" toId="139">
</dataflow>
<dataflow id="681" from="p_4_0_0_0132_phi" to="tmp_last_V_1" fromId="124" toId="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="682" from="br_ln0" to="tmp_last_V_1" fromId="131" toId="139">
</dataflow>
<dataflow id="683" from="tmp_data_V" to="tmp_data_V_2" fromId="69" toId="140">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="br_ln38" to="tmp_data_V_2" fromId="79" toId="140">
</dataflow>
<dataflow id="685" from="coef_scale" to="tmp_data_V_2" fromId="123" toId="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="686" from="br_ln0" to="tmp_data_V_2" fromId="131" toId="140">
</dataflow>
<dataflow id="687" from="tmp_data_V_2" to="icmp_ln64" fromId="140" toId="141">
</dataflow>
<dataflow id="689" from="StgValue_688" to="icmp_ln64" fromId="688" toId="141">
</dataflow>
<dataflow id="690" from="icmp_ln64" to="select_ln17_1" fromId="141" toId="142">
</dataflow>
<dataflow id="691" from="StgValue_436" to="select_ln17_1" fromId="436" toId="142">
</dataflow>
<dataflow id="692" from="StgValue_434" to="select_ln17_1" fromId="434" toId="142">
</dataflow>
<dataflow id="693" from="tmp_last_V_1" to="br_ln97" fromId="139" toId="143">
</dataflow>
<dataflow id="694" from="select_ln17_1" to="store_ln97" fromId="142" toId="144">
</dataflow>
<dataflow id="695" from="state" to="store_ln97" fromId="29" toId="144">
</dataflow>
<dataflow id="696" from="StgValue_606" to="store_ln97" fromId="606" toId="145">
</dataflow>
<dataflow id="697" from="read_coefs" to="store_ln97" fromId="28" toId="145">
</dataflow>
<dataflow id="698" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="500" toId="147">
</dataflow>
<dataflow id="699" from="output_r_V_data_V" to="write_ln304" fromId="182" toId="147">
</dataflow>
<dataflow id="700" from="output_r_V_keep_V" to="write_ln304" fromId="183" toId="147">
</dataflow>
<dataflow id="701" from="output_r_V_strb_V" to="write_ln304" fromId="184" toId="147">
</dataflow>
<dataflow id="702" from="output_r_V_user_V" to="write_ln304" fromId="185" toId="147">
</dataflow>
<dataflow id="703" from="output_r_V_last_V" to="write_ln304" fromId="186" toId="147">
</dataflow>
<dataflow id="704" from="output_r_V_id_V" to="write_ln304" fromId="187" toId="147">
</dataflow>
<dataflow id="705" from="output_r_V_dest_V" to="write_ln304" fromId="188" toId="147">
</dataflow>
<dataflow id="706" from="tmp_data_V_5" to="write_ln304" fromId="118" toId="147">
</dataflow>
<dataflow id="707" from="tmp_keep_V_1" to="write_ln304" fromId="117" toId="147">
</dataflow>
<dataflow id="708" from="tmp_strb_V_1" to="write_ln304" fromId="116" toId="147">
</dataflow>
<dataflow id="709" from="tmp_user_V_1" to="write_ln304" fromId="115" toId="147">
</dataflow>
<dataflow id="710" from="StgValue_606" to="write_ln304" fromId="606" toId="147">
</dataflow>
<dataflow id="711" from="tmp_id_V_1" to="write_ln304" fromId="114" toId="147">
</dataflow>
<dataflow id="712" from="tmp_dest_V_1" to="write_ln304" fromId="113" toId="147">
</dataflow>
<dataflow id="713" from="state_1" to="StgValue_2" fromId="66" toId="2">
</dataflow>
<dataflow id="714" from="read_coefs_load" to="StgValue_2" fromId="78" toId="2">
</dataflow>
<dataflow id="715" from="tmp_last_V" to="StgValue_2" fromId="73" toId="2">
</dataflow>
<dataflow id="716" from="state_1" to="StgValue_15" fromId="66" toId="15">
</dataflow>
<dataflow id="717" from="tmp_last_V" to="StgValue_15" fromId="73" toId="15">
</dataflow>
<dataflow id="718" from="tmp_last_V_1" to="StgValue_15" fromId="139" toId="15">
</dataflow>
<dataflow id="719" from="icmp_ln46" to="StgValue_17" fromId="125" toId="17">
</dataflow>
<dataflow id="720" from="tmp_last_V_1" to="StgValue_20" fromId="139" toId="20">
</dataflow>
</dataflows>


</stg>
