<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス VldMultOp64</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a>
  </div>
</div>
<div class="contents">
<h1>クラス VldMultOp64</h1><!-- doxytag: class="ArmISA::VldMultOp64" --><!-- doxytag: inherits="ArmISA::PredMacroOp" -->
<p><code>#include &lt;<a class="el" href="macromem_8hh_source.html">macromem.hh</a>&gt;</code></p>
<div class="dynheader">
VldMultOp64に対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1VldMultOp64.gif" usemap="#VldMultOp64_map" alt=""/>
  <map id="VldMultOp64_map" name="VldMultOp64_map">
<area href="classArmISA_1_1PredMacroOp.html" alt="PredMacroOp" shape="rect" coords="0,224,93,248"/>
<area href="classArmISA_1_1PredOp.html" alt="PredOp" shape="rect" coords="0,168,93,192"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmStaticInst" shape="rect" coords="0,112,93,136"/>
<area href="classStaticInst.html" alt="StaticInst" shape="rect" coords="0,56,93,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,93,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1VldMultOp64-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#a355647a38deb45ea21e749e81606300b">VldMultOp64</a> (const char *mnem, <a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a> <a class="el" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4">machInst</a>, OpClass __opClass, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> vd, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>, uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a>, uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#af13e629a2f79d14821c7b9246ef99e9f">dataSize</a>, uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#afb0be420b537599a5b86558127502040">numStructElems</a>, uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a>, bool <a class="el" href="classArmISA_1_1VldMultOp64.html#a93541ed16711b2c9c53cf093b675d90b">wb</a>)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#af13e629a2f79d14821c7b9246ef99e9f">dataSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#afb0be420b537599a5b86558127502040">numStructElems</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html#a93541ed16711b2c9c53cf093b675d90b">wb</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Base classes for microcoded AArch64 NEON memory instructions. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a355647a38deb45ea21e749e81606300b"></a><!-- doxytag: member="ArmISA::VldMultOp64::VldMultOp64" ref="a355647a38deb45ea21e749e81606300b" args="(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex rn, RegIndex vd, RegIndex rm, uint8_t eSize, uint8_t dataSize, uint8_t numStructElems, uint8_t numRegs, bool wb)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a> </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>vd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>eSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>numStructElems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>numRegs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>wb</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l01058"></a>01058                                                                            :
<a name="l01059"></a>01059     <a class="code" href="classArmISA_1_1PredMacroOp.html#a4d1de434734e67db31db5b479940c0cc" title="Constructor.">PredMacroOp</a>(mnem, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, __opClass)
<a name="l01060"></a>01060 {
<a name="l01061"></a>01061     <a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a> <a class="code" href="namespacePowerISA.html#aa86e07da1b9cc370b9d96d14eac0a104">vx</a> = <a class="code" href="namespaceArmISA.html#addf5228857ac9ae7ac9d4f1fb64822d1">NumFloatV8ArchRegs</a> / 4;
<a name="l01062"></a>01062     <a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a> rnsp = (<a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>);
<a name="l01063"></a>01063     <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a>) rnsp);
<a name="l01064"></a>01064 
<a name="l01065"></a>01065     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> = <a class="code" href="classArmISA_1_1VldMultOp64.html#a93541ed16711b2c9c53cf093b675d90b">wb</a> ? 1 : 0;
<a name="l01066"></a>01066 
<a name="l01067"></a>01067     <span class="keywordtype">int</span> totNumBytes = <a class="code" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a> * <a class="code" href="classArmISA_1_1VldMultOp64.html#af13e629a2f79d14821c7b9246ef99e9f">dataSize</a> / 8;
<a name="l01068"></a>01068     assert(totNumBytes &lt;= 64);
<a name="l01069"></a>01069 
<a name="l01070"></a>01070     <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span>
<a name="l01071"></a>01071     <span class="comment">// transferred at a time</span>
<a name="l01072"></a>01072     <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;
<a name="l01073"></a>01073     <span class="keywordtype">int</span> residuum = totNumBytes % 16;
<a name="l01074"></a>01074     <span class="keywordflow">if</span> (residuum)
<a name="l01075"></a>01075         ++numMemMicroops;
<a name="l01076"></a>01076     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> += numMemMicroops;
<a name="l01077"></a>01077 
<a name="l01078"></a>01078     <span class="keywordtype">int</span> numMarshalMicroops = <a class="code" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a> / 2 + (<a class="code" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a> % 2 ? 1 : 0);
<a name="l01079"></a>01079     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> += numMarshalMicroops;
<a name="l01080"></a>01080 
<a name="l01081"></a>01081     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>];
<a name="l01082"></a>01082     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l01083"></a>01083     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a1e31c6b4a233c7e98a3e85eba0c84f0daf6e40c9fd5825f3b3a4f2d45d4a64c68">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a1e31c6b4a233c7e98a3e85eba0c84f0d">TLB::ArmFlags</a>) <a class="code" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a> |
<a name="l01084"></a>01084         <a class="code" href="classArmISA_1_1TLB.html#a1e31c6b4a233c7e98a3e85eba0c84f0dac6aa9917fe5880558d8ee22e2fbcbe58">TLB::AllowUnaligned</a>;
<a name="l01085"></a>01085 
<a name="l01086"></a>01086     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0;
<a name="l01087"></a>01087     <span class="keywordflow">for</span>(; i &lt; numMemMicroops - 1; ++i) {
<a name="l01088"></a>01088         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01089"></a>01089             <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, vx + (<a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,
<a name="l01090"></a>01090             baseIsSP, 16 <span class="comment">/* accSize */</span>, <a class="code" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a>);
<a name="l01091"></a>01091     }
<a name="l01092"></a>01092     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] =  <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01093"></a>01093         <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, vx + (<a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,
<a name="l01094"></a>01094         residuum ? residuum : 16 <span class="comment">/* accSize */</span>, <a class="code" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a>);
<a name="l01095"></a>01095 
<a name="l01096"></a>01096     <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span>
<a name="l01097"></a>01097     <span class="comment">// 64-bit general register OR as &apos;11111&apos; for an immediate value equal to</span>
<a name="l01098"></a>01098     <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span>
<a name="l01099"></a>01099     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1VldMultOp64.html#a93541ed16711b2c9c53cf093b675d90b">wb</a>) {
<a name="l01100"></a>01100         <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != ((<a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba9c20a7de2b78615789176102dba96198">INTREG_X31</a>)) {
<a name="l01101"></a>01101             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, rnsp, rnsp, <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>,
<a name="l01102"></a>01102                                                       <a class="code" href="namespaceArmISA.html#a4420842b5673543552a3aba317c69dbbae7544cdb87e43f632eb94b3905c72224">UXTX</a>, 0);
<a name="l01103"></a>01103         } <span class="keywordflow">else</span> {
<a name="l01104"></a>01104             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, rnsp, rnsp,
<a name="l01105"></a>01105                                                    totNumBytes);
<a name="l01106"></a>01106         }
<a name="l01107"></a>01107     }
<a name="l01108"></a>01108 
<a name="l01109"></a>01109     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; numMarshalMicroops; ++i) {
<a name="l01110"></a>01110         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64(
<a name="l01111"></a>01111             <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, vd + (<a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a>) (2 * i), vx, <a class="code" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a>, <a class="code" href="classArmISA_1_1VldMultOp64.html#af13e629a2f79d14821c7b9246ef99e9f">dataSize</a>,
<a name="l01112"></a>01112             <a class="code" href="classArmISA_1_1VldMultOp64.html#afb0be420b537599a5b86558127502040">numStructElems</a>, <a class="code" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a>, i <span class="comment">/* step */</span>);
<a name="l01113"></a>01113     }
<a name="l01114"></a>01114 
<a name="l01115"></a>01115     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>);
<a name="l01116"></a>01116 
<a name="l01117"></a>01117     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> - 1; ++i) {
<a name="l01118"></a>01118         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[i]-&gt;setDelayedCommit();
<a name="l01119"></a>01119     }
<a name="l01120"></a>01120     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01121"></a>01121 }

</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="af13e629a2f79d14821c7b9246ef99e9f"></a><!-- doxytag: member="ArmISA::VldMultOp64::dataSize" ref="af13e629a2f79d14821c7b9246ef99e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#af13e629a2f79d14821c7b9246ef99e9f">dataSize</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac129ded07ba57383c5e2540f22c94ef"></a><!-- doxytag: member="ArmISA::VldMultOp64::eSize" ref="aac129ded07ba57383c5e2540f22c94ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#aac129ded07ba57383c5e2540f22c94ef">eSize</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a5268882c913c394a8ad4d988eb94e6"></a><!-- doxytag: member="ArmISA::VldMultOp64::numRegs" ref="a7a5268882c913c394a8ad4d988eb94e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">numRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afb0be420b537599a5b86558127502040"></a><!-- doxytag: member="ArmISA::VldMultOp64::numStructElems" ref="afb0be420b537599a5b86558127502040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1VldMultOp64.html#afb0be420b537599a5b86558127502040">numStructElems</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a93541ed16711b2c9c53cf093b675d90b"></a><!-- doxytag: member="ArmISA::VldMultOp64::wb" ref="a93541ed16711b2c9c53cf093b675d90b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1VldMultOp64.html#a93541ed16711b2c9c53cf093b675d90b">wb</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/insts/<a class="el" href="macromem_8hh_source.html">macromem.hh</a></li>
<li>arch/arm/insts/<a class="el" href="macromem_8cc.html">macromem.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
