INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VHDL/Ex_1/Ex_1.srcs/sources_1/new/Ex_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VHDL/Ex_1/Ex_1.srcs/sim_1/new/Ex_1_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_1_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VHDL/Ex_1/Ex_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
