Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 19:52:21 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.488        0.000                      0                11630        0.034        0.000                      0                11630        3.750        0.000                       0                  2918  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.488        0.000                      0                11567        0.034        0.000                      0                11567        3.750        0.000                       0                  2918  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.218        0.000                      0                   63        1.079        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__55/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.236ns (24.959%)  route 6.723ns (75.041%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.863    14.033    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__55/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.436    14.777    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__55/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.409    14.521    cpu0/pc_reg0/npc_reg[24]_bret_bret__55
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__60/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.236ns (24.959%)  route 6.723ns (75.041%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.863    14.033    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__60/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.436    14.777    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__60/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.409    14.521    cpu0/pc_reg0/npc_reg[24]_bret_bret__60
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__65/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.236ns (24.959%)  route 6.723ns (75.041%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.863    14.033    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__65/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.436    14.777    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__65/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.409    14.521    cpu0/pc_reg0/npc_reg[24]_bret_bret__65
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__70/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.236ns (24.959%)  route 6.723ns (75.041%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.863    14.033    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__70/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.436    14.777    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__70/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.409    14.521    cpu0/pc_reg0/npc_reg[24]_bret_bret__70
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__67/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 2.236ns (25.170%)  route 6.648ns (74.830%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.788    13.958    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X32Y29         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__67/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.434    14.775    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__67/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.409    14.519    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__67
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__33/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.236ns (25.032%)  route 6.697ns (74.968%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.837    14.007    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X39Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__33/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.438    14.779    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__33/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.409    14.595    cpu0/pc_reg0/npc_reg[24]_bret_bret__33
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__23/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.236ns (25.038%)  route 6.694ns (74.962%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.835    14.005    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.438    14.779    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__23/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.409    14.595    cpu0/pc_reg0/npc_reg[24]_bret_bret__23
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__28/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.236ns (25.038%)  route 6.694ns (74.962%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.835    14.005    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__28/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.438    14.779    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__28/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.409    14.595    cpu0/pc_reg0/npc_reg[24]_bret_bret__28
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__48/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.236ns (25.038%)  route 6.694ns (74.962%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.835    14.005    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__48/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.438    14.779    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__48/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.409    14.595    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__48
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__54/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.236ns (25.038%)  route 6.694ns (74.962%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.553     5.074    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.548     7.079    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.203 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.203    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X47Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     7.448 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X47Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     7.552 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           1.133     8.684    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316     9.000 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     9.000    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.217    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.311 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.006    10.317    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.633 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_2/O
                         net (fo=34, routed)          0.544    11.177    cpu0/mem_ctrl0/cache0/_inst[31]_i_2_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.301 f  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5/O
                         net (fo=1, routed)           0.667    11.968    cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  cpu0/mem_ctrl0/cache0/npc[24]_bret_bret_bret_i_1/O
                         net (fo=38, routed)          0.963    13.054    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.116    13.170 r  cpu0/mem_ctrl0/cache0/npc[24]_bret__30_i_1/O
                         net (fo=98, routed)          0.835    14.005    cpu0/pc_reg0/npc_reg[24]_bret__30_0
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__54/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.438    14.779    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__54/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.409    14.595    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__54
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.649%)  route 0.234ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.554     1.437    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  cpu0/if_id0/id_prediction_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/if_id0/id_prediction_reg[8]/Q
                         net (fo=1, routed)           0.234     1.812    cpu0/id_ex0/id_prediction[7]
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.824     1.951    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[8]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.076     1.778    cpu0/id_ex0/ex_prediction_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.364%)  route 0.236ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.554     1.437    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  cpu0/if_id0/id_prediction_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/if_id0/id_prediction_reg[6]/Q
                         net (fo=1, routed)           0.236     1.814    cpu0/id_ex0/id_prediction[5]
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.824     1.951    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.075     1.777    cpu0/id_ex0/ex_prediction_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.554     1.437    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  cpu0/if_id0/id_prediction_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/if_id0/id_prediction_reg[7]/Q
                         net (fo=1, routed)           0.233     1.811    cpu0/id_ex0/id_prediction[6]
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.824     1.951    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.071     1.773    cpu0/id_ex0/ex_prediction_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.117     1.701    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/A4
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.656    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.117     1.701    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/A4
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.656    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.117     1.701    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/A4
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.656    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.117     1.701    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/A4
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.656    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.159     1.743    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/A3
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.159     1.743    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/A3
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.560     1.443    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.159     1.743    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/A3
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.828     1.955    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y1   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y1   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y32  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y32  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y32  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y32  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y16  hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y16  hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y16  hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y16  hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y27  cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y27  cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.456ns (10.559%)  route 3.862ns (89.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.862     9.389    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X39Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.456ns (10.929%)  route 3.716ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.716     9.243    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X36Y2          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.456ns (10.929%)  route 3.716ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.716     9.243    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X36Y2          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.549     5.070    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         3.685     9.211    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X36Y1          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        1.446    14.787    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.141ns (11.189%)  route 1.119ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.119     2.696    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.141ns (11.189%)  route 1.119ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.119     2.696    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.141ns (11.189%)  route 1.119ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.119     2.696    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.141ns (11.189%)  route 1.119ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.119     2.696    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.141ns (11.189%)  route 1.119ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.119     2.696    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.151%)  route 1.123ns (88.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.123     2.701    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X32Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.151%)  route 1.123ns (88.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.123     2.701    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X32Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.151%)  route 1.123ns (88.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.123     2.701    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y7          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.831     1.958    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X32Y7          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.141ns (10.690%)  route 1.178ns (89.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.178     2.755    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y8          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.832     1.959    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y8          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.141ns (10.690%)  route 1.178ns (89.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_5/Q
                         net (fo=257, routed)         1.178     2.755    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y8          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2917, routed)        0.832     1.959    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y8          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.137    





