
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106423                       # Number of seconds simulated
sim_ticks                                106422525500                       # Number of ticks simulated
final_tick                               106422525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183050                       # Simulator instruction rate (inst/s)
host_op_rate                                   238019                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              389611908                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838528                       # Number of bytes of host memory used
host_seconds                                   273.15                       # Real time elapsed on the host
sim_insts                                    50000001                       # Number of instructions simulated
sim_ops                                      65014771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          243456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             327744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            58                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 58                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             792013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2287636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3079649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        792013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           792013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           34880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                34880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           34880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            792013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2287636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3114529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         58                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       58                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 325632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  327744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           93                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  103498676500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   58                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.411121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.010469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.588122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1650     75.21%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          241     10.98%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           84      3.83%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      2.69%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      1.19%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.59%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.23%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.68%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2194                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2134.696466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.911688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean            17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     54108500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               149508500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10634.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29384.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2900                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   19984297.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7862400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4290000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                16302000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  58320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           6950998080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4218063840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          60153570750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            71351145390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            670.450363                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 100059423000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3553420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2809622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8724240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4760250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23384400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 162000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           6950998080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4357785375                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60031008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            71376822345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            670.691636                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  99854836000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3553420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3014209000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                        212845051                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000001                       # Number of instructions committed
system.cpu.committedOps                      65014771                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              62933723                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2948954                       # Number of float alu accesses
system.cpu.num_func_calls                      164791                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2606578                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     62933723                       # number of integer instructions
system.cpu.num_fp_insts                       2948954                       # number of float instructions
system.cpu.num_int_register_reads           147293489                       # number of times the integer registers were read
system.cpu.num_int_register_writes           57136580                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2505840                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2527243                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             19216340                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26132626                       # number of times the CC registers were written
system.cpu.num_mem_refs                      25502522                       # number of memory refs
system.cpu.num_load_insts                    21863458                       # Number of load instructions
system.cpu.num_store_insts                    3639064                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  212845051                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2859400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                195787      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  36733092     56.50%     56.80% # Class of executed instruction
system.cpu.op_class::IntMult                    70748      0.11%     56.91% # Class of executed instruction
system.cpu.op_class::IntDiv                    629626      0.97%     57.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1882996      2.90%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::MemRead                 21863458     33.63%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                 3639064      5.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   65014771                       # Class of executed instruction
system.cpu.dcache.tags.replacements            920088                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.998466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24582949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            920120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.717112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          16006500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.998466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51926258                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51926258                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21093970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21093970                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3488979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3488979                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      24582949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24582949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24582949                       # number of overall hits
system.cpu.dcache.overall_hits::total        24582949                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       767041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        767041                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       150133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       150133                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2946                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       917174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         917174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       920120                       # number of overall misses
system.cpu.dcache.overall_misses::total        920120                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10017836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10017836000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2148298500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2148298500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12166134500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12166134500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12166134500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12166134500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21861011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21861011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3639112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3639112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25500123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25500123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25503069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25503069                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035087                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041255                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.035967                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035967                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13060.365743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13060.365743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14309.302419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14309.302419                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13264.805261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13264.805261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13222.334587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13222.334587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1385                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.512821                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       904648                       # number of writebacks
system.cpu.dcache.writebacks::total            904648                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       767041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       767041                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       150133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       150133                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       917174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       917174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       920120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       920120                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9250795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9250795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1998165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1998165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11248960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11248960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11306629500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11306629500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.035967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036079                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12060.365743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12060.365743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13309.302419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13309.302419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 19575.356415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19575.356415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12264.805261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12264.805261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12288.211864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12288.211864                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               161                       # number of replacements
system.cpu.icache.tags.tagsinuse          1158.120896                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69566528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52384.433735                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1158.120896                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.565489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.565489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.569824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139137040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139137040                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     69566528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69566528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69566528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69566528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69566528                       # number of overall hits
system.cpu.icache.overall_hits::total        69566528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1328                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1328                       # number of overall misses
system.cpu.icache.overall_misses::total          1328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103651500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103651500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103651500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103651500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103651500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69567856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69567856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69567856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69567856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78050.828313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78050.828313                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78050.828313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78050.828313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78050.828313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78050.828313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          161                       # number of writebacks
system.cpu.icache.writebacks::total               161                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1328                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1328                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    102323500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102323500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    102323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    102323500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102323500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77050.828313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77050.828313                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77050.828313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77050.828313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77050.828313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77050.828313                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       334                       # number of replacements
system.l2.tags.tagsinuse                  4494.105497                       # Cycle average of tags in use
system.l2.tags.total_refs                     1658428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    323.658860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2811.986468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1106.030122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        576.088907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.171630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.067507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.035162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.274298                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.292358                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1996954                       # Number of tag accesses
system.l2.tags.data_accesses                  1996954                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       904648                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           904648                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             147351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                147351                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         768965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            768965                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                916316                       # number of demand (read+write) hits
system.l2.demand_hits::total                   916327                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data               916316                       # number of overall hits
system.l2.overall_hits::total                  916327                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2782                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1317                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1022                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1317                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3804                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5121                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1317                       # number of overall misses
system.l2.overall_misses::cpu.data               3804                       # number of overall misses
system.l2.overall_misses::total                  5121                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    225247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     225247000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100205500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100205500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     79333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     79333000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100205500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     304580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        404785500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100205500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    304580000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       404785500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       904648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       904648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         150133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            150133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       769987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        769987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1328                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            920120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               921448                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1328                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           920120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              921448                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018530                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991717                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001327                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.004134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005558                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.004134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005558                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80965.851905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80965.851905                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76086.180714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76086.180714                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77625.244618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77625.244618                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76086.180714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80068.349106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79044.229643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76086.180714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80068.349106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79044.229643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   58                       # number of writebacks
system.l2.writebacks::total                        58                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         2782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2782                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1022                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5121                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    197427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    197427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     87035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     69113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     69113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    266540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    353575500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    266540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    353575500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001327                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.004134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005558                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.004134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005558                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70965.851905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70965.851905                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66086.180714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66086.180714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67625.244618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67625.244618                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66086.180714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70068.349106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69044.229643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66086.180714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70068.349106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69044.229643                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               2339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::CleanEvict               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2782                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       331456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       331456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  331456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5272                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5272    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5272                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5775000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27408250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1841697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       920249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            183                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            771315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       904706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           150133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          150133                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       769987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2760328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2763145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    116785152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              116880448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             334                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           921782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 921599     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    183      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             921782                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1825657500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1992000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1380180000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
