./generate_all.py 16 2 6 -t ACC_v1_Ns ACC_v2_Ns ACC_v2_As ACC_v2_Bs ACC_v3_Ns ACC_v3_As ACC_v3_Bs ACC_v3_Cs CPU --template ../srcs/template_mlir_matmuls.mlir > ../srcs/mlir_matmuls.mlir
./generate_all.py 16 2 6 -t ACC_v1_Ns ACC_v2_Ns ACC_v2_As ACC_v2_Bs ACC_v3_Ns ACC_v3_As ACC_v3_Bs ACC_v3_Cs CPU --template ../srcs/template_mlir_matmuls.h > ../srcs/mlir_matmuls.h.inc