
ubuntu-preinstalled/sg_read_block_limits:     file format elf32-littlearm


Disassembly of section .init:

0000063c <.init>:
 63c:	push	{r3, lr}
 640:	bl	b1c <abort@plt+0x40c>
 644:	pop	{r3, pc}

Disassembly of section .plt:

00000648 <__cxa_finalize@plt-0x14>:
 648:	push	{lr}		; (str lr, [sp, #-4]!)
 64c:	ldr	lr, [pc, #4]	; 658 <__cxa_finalize@plt-0x4>
 650:	add	lr, pc, lr
 654:	ldr	pc, [lr, #8]!
 658:	andeq	r1, r1, r8, lsr r9

0000065c <__cxa_finalize@plt>:
 65c:	add	ip, pc, #0, 12
 660:	add	ip, ip, #69632	; 0x11000
 664:	ldr	pc, [ip, #2360]!	; 0x938

00000668 <sg_cmds_close_device@plt>:
 668:	add	ip, pc, #0, 12
 66c:	add	ip, ip, #69632	; 0x11000
 670:	ldr	pc, [ip, #2352]!	; 0x930

00000674 <__stack_chk_fail@plt>:
 674:	add	ip, pc, #0, 12
 678:	add	ip, ip, #69632	; 0x11000
 67c:	ldr	pc, [ip, #2344]!	; 0x928

00000680 <pr2serr@plt>:
 680:	add	ip, pc, #0, 12
 684:	add	ip, ip, #69632	; 0x11000
 688:	ldr	pc, [ip, #2336]!	; 0x920

0000068c <hex2stdout@plt>:
 68c:	add	ip, pc, #0, 12
 690:	add	ip, ip, #69632	; 0x11000
 694:	ldr	pc, [ip, #2328]!	; 0x918

00000698 <__libc_start_main@plt>:
 698:	add	ip, pc, #0, 12
 69c:	add	ip, ip, #69632	; 0x11000
 6a0:	ldr	pc, [ip, #2320]!	; 0x910

000006a4 <__gmon_start__@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #69632	; 0x11000
 6ac:	ldr	pc, [ip, #2312]!	; 0x908

000006b0 <getopt_long@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #69632	; 0x11000
 6b8:	ldr	pc, [ip, #2304]!	; 0x900

000006bc <sg_ll_read_block_limits@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #69632	; 0x11000
 6c4:	ldr	pc, [ip, #2296]!	; 0x8f8

000006c8 <sg_if_can2stderr@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #69632	; 0x11000
 6d0:	ldr	pc, [ip, #2288]!	; 0x8f0

000006d4 <putchar@plt>:
 6d4:	add	ip, pc, #0, 12
 6d8:	add	ip, ip, #69632	; 0x11000
 6dc:	ldr	pc, [ip, #2280]!	; 0x8e8

000006e0 <sg_convert_errno@plt>:
 6e0:	add	ip, pc, #0, 12
 6e4:	add	ip, ip, #69632	; 0x11000
 6e8:	ldr	pc, [ip, #2272]!	; 0x8e0

000006ec <safe_strerror@plt>:
 6ec:	add	ip, pc, #0, 12
 6f0:	add	ip, ip, #69632	; 0x11000
 6f4:	ldr	pc, [ip, #2264]!	; 0x8d8

000006f8 <sg_get_category_sense_str@plt>:
 6f8:	add	ip, pc, #0, 12
 6fc:	add	ip, ip, #69632	; 0x11000
 700:	ldr	pc, [ip, #2256]!	; 0x8d0

00000704 <sg_cmds_open_device@plt>:
 704:	add	ip, pc, #0, 12
 708:	add	ip, ip, #69632	; 0x11000
 70c:	ldr	pc, [ip, #2248]!	; 0x8c8

00000710 <abort@plt>:
 710:	add	ip, pc, #0, 12
 714:	add	ip, ip, #69632	; 0x11000
 718:	ldr	pc, [ip, #2240]!	; 0x8c0

Disassembly of section .text:

0000071c <.text>:
 71c:	svcmi	0x00f0e92d
 720:	stmiami	sl, {r0, r2, r9, sl, lr}^
 724:	stmibmi	sl, {r1, r2, r3, r9, sl, lr}^
 728:	ldrbtmi	fp, [r8], #-159	; 0xffffff61
 72c:	strls	r2, [r5], #-1024	; 0xfffffc00
 730:	beq	83cb6c <abort@plt+0x83c45c>
 734:	strtmi	r9, [r3], r6, lsl #8
 738:	strtmi	r5, [r7], -r1, asr #16
 73c:	strtmi	r4, [r0], r5, asr #23
 740:	tstls	sp, r9, lsl #16
 744:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
 748:	stmibmi	r4, {r0, r1, r6, r7, r9, fp, lr}^
 74c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
 750:	ldrbtmi	r4, [r9], #-1697	; 0xfffff95f
 754:	ldrtmi	r9, [r1], -r7, lsl #2
 758:			; <UNDEFINED> instruction: 0xf8cd4628
 75c:	stmib	sp, {sp, pc}^
 760:			; <UNDEFINED> instruction: 0xf8cd2303
 764:			; <UNDEFINED> instruction: 0xf7ff9020
 768:	mcrrne	15, 10, lr, r3, cr4
 76c:			; <UNDEFINED> instruction: 0xf1a0d050
 770:	ldmib	sp, {r0, r1, r2, r3, r4, r5, sl, fp}^
 774:			; <UNDEFINED> instruction: 0xf1bc2303
 778:	ldmdale	fp!, {r0, r1, r2, r4, r5, r8, r9, sl, fp}
 77c:			; <UNDEFINED> instruction: 0xf00ce8df
 780:	bcc	e8f028 <abort@plt+0xe8e918>
 784:	bcc	e8f074 <abort@plt+0xe8e964>
 788:	bcc	e89c78 <abort@plt+0xe89568>
 78c:	bcc	e8f07c <abort@plt+0xe8e96c>
 790:			; <UNDEFINED> instruction: 0x1e3a3a3a
 794:			; <UNDEFINED> instruction: 0x1c3a3a3a
 798:	bcc	e8f088 <abort@plt+0xe8e978>
 79c:	bcc	e8f08c <abort@plt+0xe8e97c>
 7a0:	bcc	e8f090 <abort@plt+0xe8e980>
 7a4:	bcc	e8f094 <abort@plt+0xe8e984>
 7a8:	bcc	e8a898 <abort@plt+0xe8a188>
 7ac:	bcc	e8f09c <abort@plt+0xe8e98c>
 7b0:	ldrmi	r3, [sl, #-2618]!	; 0xfffff5c6
 7b4:	teqcs	sl, sl, lsr sl
 7b8:	strb	r2, [ip, r1, lsl #14]
 7bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 7c0:	smlabtcs	r1, r9, r7, lr
 7c4:	tstls	r5, r1, lsl #8
 7c8:			; <UNDEFINED> instruction: 0xf10be7c5
 7cc:	strb	r0, [r2, r1, lsl #22]
 7d0:	strcs	r4, [r0, #-2211]	; 0xfffff75d
 7d4:			; <UNDEFINED> instruction: 0xf7ff4478
 7d8:	bmi	fe8bc530 <abort@plt+0xfe8bbe20>
 7dc:	ldrbtmi	r4, [sl], #-2972	; 0xfffff464
 7e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 7e4:	subsmi	r9, sl, sp, lsl fp
 7e8:	msrhi	CPSR_fsx, r0, asr #32
 7ec:	andslt	r4, pc, r8, lsr #12
 7f0:	svchi	0x00f0e8bd
 7f4:	ldmmi	ip, {r0, r9, sl, lr}
 7f8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
 7fc:	svc	0x0040f7ff
 800:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
 804:	svc	0x003cf7ff
 808:	smlattcs	r1, r7, r7, lr
 80c:	str	r9, [r2, r6, lsl #2]!
 810:	blmi	fe5e7034 <abort@plt+0xfe5e6924>
 814:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
 818:	ldrdcs	pc, [r0], -sl
 81c:	blle	1b112cc <abort@plt+0x1b10bbc>
 820:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 824:	blcs	27440 <abort@plt+0x26d30>
 828:	adchi	pc, sl, r0
 82c:			; <UNDEFINED> instruction: 0xf0402f00
 830:			; <UNDEFINED> instruction: 0xf1b98089
 834:			; <UNDEFINED> instruction: 0xf0000f00
 838:	strbmi	r8, [r1], -r7, lsr #1
 83c:	strbmi	r4, [r8], -r2, lsr #12
 840:	svc	0x0060f7ff
 844:	vmull.p8	<illegal reg q8.5>, d0, d7
 848:	cdpmi	0, 8, cr8, cr10, cr9, {4}
 84c:	strls	r2, [r0], #-1280	; 0xfffffb00
 850:	ldrbtmi	r2, [lr], #-769	; 0xfffffcff
 854:	eorsvs	r2, r5, r6, lsl #4
 858:	adcshi	r4, r5, r1, lsr r6
 85c:	svc	0x002ef7ff
 860:	stmdacs	r0, {r0, r2, r9, sl, lr}
 864:	adchi	pc, fp, r0, asr #32
 868:	svceq	0x0000f1bb
 86c:	sbchi	pc, ip, r0, asr #32
 870:	blcs	27490 <abort@plt+0x26d80>
 874:	ldmhi	r1!, {r2, r3, r4, r6, r8, ip, lr, pc}
 878:	blt	1252a7c <abort@plt+0x125236c>
 87c:	ldrbtmi	r6, [r8], #-2102	; 0xfffff7ca
 880:	stmcs	r5, {r0, r6, r7, r8, r9, ip, sp, lr, pc}
 884:	smlabbls	r3, r9, r2, fp
 888:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
 88c:	stmdbls	r3, {r0, r1, r3, r4, r5, r6, fp, lr}
 890:	ldrbtmi	fp, [r8], #-2614	; 0xfffff5ca
 894:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
 898:	svceq	0x0000f1b8
 89c:	sbchi	pc, r8, r0, asr #32
 8a0:	b	13d2a84 <abort@plt+0x13d2374>
 8a4:	ldrbtmi	r2, [r8], #-2198	; 0xfffff76a
 8a8:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 8ac:			; <UNDEFINED> instruction: 0x46314875
 8b0:	ldrbtmi	r0, [r8], #-3382	; 0xfffff2ca
 8b4:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 8b8:	svceq	0x0000f1b8
 8bc:	mcrcs	1, 0, sp, cr0, cr10, {2}
 8c0:	adcshi	pc, ip, r0, asr #32
 8c4:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
 8c8:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 8cc:			; <UNDEFINED> instruction: 0xf7ff4638
 8d0:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
 8d4:	addshi	pc, lr, r0, asr #5
 8d8:			; <UNDEFINED> instruction: 0xf47f2c00
 8dc:	stmdami	fp!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
 8e0:	strtmi	r4, [r5], -r1, lsr #12
 8e4:			; <UNDEFINED> instruction: 0xf7ff4478
 8e8:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 8ec:	svcge	0x0075f47f
 8f0:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
 8f4:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 8f8:	mrrcne	0, 3, lr, r3, cr8
 8fc:	eorls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
 900:			; <UNDEFINED> instruction: 0xf8ca42ab
 904:	ble	fe34c90c <abort@plt+0xfe34c1fc>
 908:	ldrbtmi	r4, [ip], #-3170	; 0xfffff39e
 90c:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 910:			; <UNDEFINED> instruction: 0xf7ff4620
 914:			; <UNDEFINED> instruction: 0xf8daeeb6
 918:	movwcc	r3, #4096	; 0x1000
 91c:	andcc	pc, r0, sl, asr #17
 920:	blle	ffcd13d4 <abort@plt+0xffcd0cc4>
 924:	strcs	r4, [r1, #-2140]	; 0xfffff7a4
 928:			; <UNDEFINED> instruction: 0xf7ff4478
 92c:	ldrb	lr, [r4, -sl, lsr #29]
 930:	bleq	7e990 <abort@plt+0x7e280>
 934:	bleq	7cd68 <abort@plt+0x7c658>
 938:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 93c:	svceq	0x0006f1bb
 940:			; <UNDEFINED> instruction: 0xe7c3d1f6
 944:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
 948:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
 94c:	strcs	r4, [r0, #-2388]	; 0xfffff6ac
 950:	ldrbtmi	r4, [r9], #-2132	; 0xfffff7ac
 954:			; <UNDEFINED> instruction: 0xf7ff4478
 958:			; <UNDEFINED> instruction: 0xe73eee94
 95c:	sfmcs	f4, 4, [r0], {127}	; 0x7f
 960:	ldrtmi	sp, [r8], -r8, asr #2
 964:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
 968:	movwlt	r4, #17925	; 0x4605
 96c:	svclt	0x00b82d00
 970:	ldr	r2, [r2, -r3, ror #10]!
 974:	strbmi	r4, [r1], -ip, asr #16
 978:			; <UNDEFINED> instruction: 0xf7ff4478
 97c:	ldr	lr, [lr, r2, lsl #29]
 980:			; <UNDEFINED> instruction: 0xf43f2f00
 984:	ubfx	sl, r6, #30, #2
 988:	strcs	r4, [r1, #-2120]	; 0xfffff7b8
 98c:			; <UNDEFINED> instruction: 0xf7ff4478
 990:	stmdami	r7, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
 994:			; <UNDEFINED> instruction: 0xf7ff4478
 998:			; <UNDEFINED> instruction: 0xe71eee74
 99c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
 9a0:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 9a4:			; <UNDEFINED> instruction: 0xf7ff4638
 9a8:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
 9ac:	stmdami	r2, {r0, r3, r4, r8, r9, fp, ip, lr, pc}^
 9b0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
 9b4:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 9b8:	bicsle	r2, r7, r0, lsl #16
 9bc:	mcrge	7, 0, lr, cr9, cr8, {4}
 9c0:			; <UNDEFINED> instruction: 0x46232150
 9c4:			; <UNDEFINED> instruction: 0xf7ff4632
 9c8:	ldmdami	ip!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
 9cc:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
 9d0:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
 9d4:	rscle	r2, r1, r0, lsl #24
 9d8:			; <UNDEFINED> instruction: 0xf7ff4638
 9dc:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
 9e0:	submi	sp, r0, #196, 20	; 0xc4000
 9e4:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 9e8:	ldmdami	r5!, {r0, r9, sl, lr}
 9ec:			; <UNDEFINED> instruction: 0xf7ff4478
 9f0:	ldr	lr, [sl, r8, asr #28]!
 9f4:			; <UNDEFINED> instruction: 0xf7ff4638
 9f8:			; <UNDEFINED> instruction: 0x4649ee7a
 9fc:	ldmdami	r1!, {r1, r9, sl, lr}
 a00:			; <UNDEFINED> instruction: 0xf7ff4478
 a04:			; <UNDEFINED> instruction: 0xe7acee3e
 a08:	andcs	r4, r1, #48, 12	; 0x3000000
 a0c:			; <UNDEFINED> instruction: 0xf7ff2106
 a10:	smmlar	fp, lr, lr, lr
 a14:	strtmi	r4, [r8], -r5, asr #4
 a18:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a1c:	stmdami	sl!, {r0, r9, sl, lr}
 a20:			; <UNDEFINED> instruction: 0xf7ff4478
 a24:	strtmi	lr, [r8], -lr, lsr #28
 a28:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
 a2c:	ldr	r4, [ip, r5, lsl #12]
 a30:	strbmi	r4, [r1], -r6, lsr #16
 a34:			; <UNDEFINED> instruction: 0xf7ff4478
 a38:	ldr	lr, [r1, -r4, lsr #28]!
 a3c:	ldrtmi	r4, [r1], -r4, lsr #16
 a40:			; <UNDEFINED> instruction: 0xf7ff4478
 a44:			; <UNDEFINED> instruction: 0xe73dee1e
 a48:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 a4c:	andeq	r1, r1, r2, ror #16
 a50:	andeq	r0, r0, r8, asr r0
 a54:			; <UNDEFINED> instruction: 0x000118b8
 a58:	andeq	r0, r0, r2, ror #9
 a5c:	andeq	r1, r1, sl, lsr r8
 a60:	andeq	r0, r0, r4, ror #8
 a64:	andeq	r1, r1, lr, lsr #15
 a68:	andeq	r0, r0, lr, lsr r6
 a6c:	andeq	r0, r0, r6, lsr r4
 a70:	andeq	r0, r0, ip, asr r0
 a74:	andeq	r1, r1, r6, lsr #16
 a78:	andeq	r0, r0, r2, ror r6
 a7c:	andeq	r0, r0, sl, ror r6
 a80:	andeq	r0, r0, r2, lsr r6
 a84:	andeq	r0, r0, r2, lsl #13
 a88:	andeq	r0, r0, r2, lsl r6
 a8c:			; <UNDEFINED> instruction: 0x000006bc
 a90:	andeq	r0, r0, lr, asr #13
 a94:	andeq	r0, r0, r6, asr #10
 a98:	andeq	r0, r0, r0, lsl r3
 a9c:	andeq	r0, r0, sl, lsr #10
 aa0:	andeq	r0, r0, r2, asr r5
 aa4:	andeq	r0, r0, r0, ror #10
 aa8:			; <UNDEFINED> instruction: 0x000005b4
 aac:	andeq	r0, r0, r8, lsr r5
 ab0:	andeq	r0, r0, r4, lsr #5
 ab4:	ldrdeq	r0, [r0], -r6
 ab8:	andeq	r0, r0, lr, ror #11
 abc:	andeq	r0, r0, lr, lsl #11
 ac0:	andeq	r0, r0, ip, lsl r6
 ac4:	ldrdeq	r0, [r0], -ip
 ac8:	andeq	r0, r0, r8, ror #11
 acc:	strdeq	r0, [r0], -r8
 ad0:	andeq	r0, r0, r4, lsl r5
 ad4:	bleq	3cc18 <abort@plt+0x3c508>
 ad8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 adc:	strbtmi	fp, [sl], -r2, lsl #24
 ae0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 ae4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 ae8:	ldrmi	sl, [sl], #776	; 0x308
 aec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 af0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 af4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 af8:			; <UNDEFINED> instruction: 0xf85a4b06
 afc:	stmdami	r6, {r0, r1, ip, sp}
 b00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 b04:	stcl	7, cr15, [r8, #1020]	; 0x3fc
 b08:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 b0c:	andeq	r1, r1, r4, lsl #9
 b10:	andeq	r0, r0, ip, asr #32
 b14:	andeq	r0, r0, r4, rrx
 b18:	andeq	r0, r0, r8, rrx
 b1c:	ldr	r3, [pc, #20]	; b38 <abort@plt+0x428>
 b20:	ldr	r2, [pc, #20]	; b3c <abort@plt+0x42c>
 b24:	add	r3, pc, r3
 b28:	ldr	r2, [r3, r2]
 b2c:	cmp	r2, #0
 b30:	bxeq	lr
 b34:	b	6a4 <__gmon_start__@plt>
 b38:	andeq	r1, r1, r4, ror #8
 b3c:	andeq	r0, r0, r0, rrx
 b40:	blmi	1d2b60 <abort@plt+0x1d2450>
 b44:	bmi	1d1d2c <abort@plt+0x1d161c>
 b48:	addmi	r4, r3, #2063597568	; 0x7b000000
 b4c:	andle	r4, r3, sl, ror r4
 b50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b54:	ldrmi	fp, [r8, -r3, lsl #2]
 b58:	svclt	0x00004770
 b5c:	andeq	r1, r1, r0, lsr r5
 b60:	andeq	r1, r1, ip, lsr #10
 b64:	andeq	r1, r1, r0, asr #8
 b68:	andeq	r0, r0, r4, asr r0
 b6c:	stmdbmi	r9, {r3, fp, lr}
 b70:	bmi	251d58 <abort@plt+0x251648>
 b74:	bne	251d60 <abort@plt+0x251650>
 b78:	svceq	0x00cb447a
 b7c:			; <UNDEFINED> instruction: 0x01a1eb03
 b80:	andle	r1, r3, r9, asr #32
 b84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b88:	ldrmi	fp, [r8, -r3, lsl #2]
 b8c:	svclt	0x00004770
 b90:	andeq	r1, r1, r4, lsl #10
 b94:	andeq	r1, r1, r0, lsl #10
 b98:	andeq	r1, r1, r4, lsl r4
 b9c:	andeq	r0, r0, ip, rrx
 ba0:	blmi	2adfc8 <abort@plt+0x2ad8b8>
 ba4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 ba8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 bac:	blmi	26f160 <abort@plt+0x26ea50>
 bb0:	ldrdlt	r5, [r3, -r3]!
 bb4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 bb8:			; <UNDEFINED> instruction: 0xf7ff6818
 bbc:			; <UNDEFINED> instruction: 0xf7ffed50
 bc0:	blmi	1c0ac4 <abort@plt+0x1c03b4>
 bc4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 bc8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 bcc:	andeq	r1, r1, lr, asr #9
 bd0:	andeq	r1, r1, r4, ror #7
 bd4:	andeq	r0, r0, r0, asr r0
 bd8:	andeq	r1, r1, sl, asr #8
 bdc:	andeq	r1, r1, lr, lsr #9
 be0:	svclt	0x0000e7c4
 be4:	mvnsmi	lr, #737280	; 0xb4000
 be8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 bec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 bf0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 bf4:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
 bf8:	blne	1d91df4 <abort@plt+0x1d916e4>
 bfc:	strhle	r1, [sl], -r6
 c00:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 c04:	svccc	0x0004f855
 c08:	strbmi	r3, [sl], -r1, lsl #8
 c0c:	ldrtmi	r4, [r8], -r1, asr #12
 c10:	adcmi	r4, r6, #152, 14	; 0x2600000
 c14:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 c18:	svclt	0x000083f8
 c1c:	andeq	r1, r1, lr, lsl #5
 c20:	andeq	r1, r1, r4, lsl #5
 c24:	svclt	0x00004770

Disassembly of section .fini:

00000c28 <.fini>:
 c28:	push	{r3, lr}
 c2c:	pop	{r3, pc}
