#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan  8 17:54:08 2021
# Process ID: 9376
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4140 D:\BELGELER\PROJERLER\VVADO\VERLOG\clk_divider_odev2\clk_divider_odev2.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 704.059 ; gain = 107.207
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: halfclk
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.371 ; gain = 58.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-3848] Net d1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3848] Net w1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 822.023 ; gain = 100.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dff2:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3295] tying undriven pin dff2:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 822.023 ; gain = 100.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 822.023 ; gain = 100.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1169.203 ; gain = 447.793
8 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.203 ; gain = 447.793
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1169.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1193.422 ; gain = 24.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1193.422 ; gain = 24.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1193.422 ; gain = 24.219
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.117 ; gain = 39.914
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1287.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.121 ; gain = 14.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.121 ; gain = 14.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.121 ; gain = 14.672
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.941 ; gain = 28.492
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1316.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.660 ; gain = 16.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.660 ; gain = 16.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.660 ; gain = 16.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.930 ; gain = 28.570
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.199 ; gain = 0.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.074 ; gain = 4.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.074 ; gain = 4.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.074 ; gain = 4.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.324 ; gain = 17.012
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.324 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-3848] Net q in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
WARNING: [Synth 8-3848] Net q1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
WARNING: [Synth 8-3848] Net q2 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
WARNING: [Synth 8-3848] Net q3 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dff1:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-3295] tying undriven pin dff2:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3295] tying undriven pin dff3:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-3295] tying undriven pin dff4:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.324 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
WARNING: [Synth 8-3848] Net q in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3848] Net q2 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3848] Net q3 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dff1:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3295] tying undriven pin dff2:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-3295] tying undriven pin dff3:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-3295] tying undriven pin dff4:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.324 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
WARNING: [Synth 8-3848] Net q in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q2 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q3 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port q
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dff2:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-3295] tying undriven pin dff3:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-3295] tying undriven pin dff4:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.324 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfclk' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'dff1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'dff2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-350] instance 'dff3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-350] instance 'dff4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
WARNING: [Synth 8-3848] Net q in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q1 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
WARNING: [Synth 8-3848] Net q2 in module/entity halfclk does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
INFO: [Synth 8-6155] done synthesizing module 'halfclk' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:3]
WARNING: [Synth 8-3331] design halfclk has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dff2:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-3295] tying undriven pin dff3:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:14]
WARNING: [Synth 8-3295] tying undriven pin dff4:clk to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:15]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1418.914 ; gain = 2.590
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
WARNING: [Synth 8-3330] design deneme1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.094 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.949 ; gain = 9.855
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'deneme1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
WARNING: [Synth 8-350] instance 'deneme2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-350] instance 'deneme3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-350] instance 'deneme4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3848] Net qb3 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
WARNING: [Synth 8-3848] Net qb2 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
WARNING: [Synth 8-3848] Net qb1 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
WARNING: [Synth 8-3848] Net qb in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
WARNING: [Synth 8-3331] design deneme1 has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.949 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin deneme1:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
WARNING: [Synth 8-3295] tying undriven pin deneme2:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3295] tying undriven pin deneme3:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-3295] tying undriven pin deneme4:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.949 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
ERROR: [Synth 8-448] named port connection 'qb1' does not exist for instance 'deneme2' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
ERROR: [Synth 8-448] named port connection 'qb2' does not exist for instance 'deneme3' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
ERROR: [Synth 8-448] named port connection 'qb3' does not exist for instance 'deneme4' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
ERROR: [Synth 8-448] named port connection 'qb1' does not exist for instance 'deneme2' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
ERROR: [Synth 8-448] named port connection 'qb2' does not exist for instance 'deneme3' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
ERROR: [Synth 8-448] named port connection 'qb3' does not exist for instance 'deneme4' of module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-350] instance 'deneme1' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-350] instance 'deneme2' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-350] instance 'deneme3' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-350] instance 'deneme4' of module 'dff' requires 5 connections, but only 4 given [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
WARNING: [Synth 8-3848] Net qb3 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
WARNING: [Synth 8-3848] Net qb2 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
WARNING: [Synth 8-3848] Net qb1 in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:7]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin deneme1:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3295] tying undriven pin deneme2:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:11]
WARNING: [Synth 8-3295] tying undriven pin deneme3:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:12]
WARNING: [Synth 8-3295] tying undriven pin deneme4:d to constant 0 [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:13]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.125 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.832 ; gain = 0.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.016 ; gain = 2.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.016 ; gain = 2.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.016 ; gain = 2.258
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1523.066 ; gain = 14.309
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1523.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1523.066 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1523.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1523.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.313 ; gain = 165.246
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1793.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-6104] Input port 'd' has an internal driver [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3848] Net qb in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:4]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
WARNING: [Synth 8-3331] design deneme1 has unconnected port qb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1795.551 ; gain = 2.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1795.551 ; gain = 2.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1795.551 ; gain = 2.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.227 ; gain = 13.859
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-6104] Input port 'd' has an internal driver [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3848] Net qb in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:4]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
WARNING: [Synth 8-3331] design deneme1 has unconnected port qb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.227 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-6104] Input port 'd' has an internal driver [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:10]
WARNING: [Synth 8-3848] Net qb in module/entity deneme1 does not have driver. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:4]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
WARNING: [Synth 8-3331] design deneme1 has unconnected port qb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1807.227 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-6104] Input port 'd' has an internal driver [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.227 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'deneme1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj deneme1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deneme1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c92b04704dd347b39f2e29e48dd8bec9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot deneme1_behav xil_defaultlib.deneme1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.deneme1
Compiling module xil_defaultlib.glbl
Built simulation snapshot deneme1_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim/xsim.dir/deneme1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  8 19:26:12 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1807.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "deneme1_behav -key {Behavioral:sim_1:Functional:deneme1} -tclbatch {deneme1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source deneme1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'deneme1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1807.227 ; gain = 0.000
add_force {/deneme1/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/deneme1/reset} -radix hex {1 0ns}
run 10 us
add_force {/deneme1/reset} -radix hex {0 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/deneme1_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/deneme1_behav.wcfg
set_property xsim.view D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/deneme1_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deneme1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v:1]
WARNING: [Synth 8-6104] Input port 'd' has an internal driver [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:8]
INFO: [Synth 8-6155] done synthesizing module 'deneme1' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.227 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 19:34:36 2021...
