// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] layer12_out_dout;
input  [4:0] layer12_out_num_data_valid;
input  [4:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [383:0] layer13_out_din;
input  [2:0] layer13_out_num_data_valid;
input  [2:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer12_out_read;
reg layer13_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_3812;
reg   [0:0] icmp_ln191_reg_3812_pp0_iter1_reg;
reg   [0:0] and_ln191_1_reg_4002;
reg    ap_predicate_op541_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_386_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0;
reg    layer12_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
reg   [0:0] icmp_ln241_reg_3808;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_402_p2;
wire   [0:0] icmp_ln191_2_fu_416_p2;
reg   [0:0] icmp_ln191_2_reg_3816;
wire   [0:0] icmp_ln191_3_fu_422_p2;
reg   [0:0] icmp_ln191_3_reg_3821;
wire   [0:0] icmp_ln212_fu_434_p2;
reg   [0:0] icmp_ln212_reg_3826;
wire   [0:0] icmp_ln216_fu_488_p2;
reg   [0:0] icmp_ln216_reg_3830;
wire   [5:0] trunc_ln247_fu_511_p1;
reg   [5:0] trunc_ln247_reg_3834;
reg   [5:0] trunc_ln247_s_reg_3841;
reg   [5:0] trunc_ln247_1_reg_3848;
reg   [5:0] trunc_ln247_2_reg_3855;
reg   [5:0] trunc_ln247_3_reg_3862;
reg   [5:0] trunc_ln247_4_reg_3869;
reg   [5:0] trunc_ln247_5_reg_3876;
reg   [5:0] trunc_ln247_6_reg_3883;
reg   [5:0] trunc_ln247_7_reg_3890;
reg   [5:0] trunc_ln247_8_reg_3897;
reg   [5:0] trunc_ln247_9_reg_3904;
reg   [5:0] trunc_ln247_10_reg_3911;
reg   [5:0] trunc_ln247_11_reg_3918;
reg   [5:0] trunc_ln247_12_reg_3925;
reg   [5:0] trunc_ln247_13_reg_3932;
reg   [5:0] trunc_ln247_14_reg_3939;
reg   [5:0] trunc_ln247_15_reg_3946;
reg   [5:0] trunc_ln247_16_reg_3953;
reg   [5:0] trunc_ln247_17_reg_3960;
reg   [5:0] trunc_ln247_18_reg_3967;
reg   [5:0] trunc_ln247_19_reg_3974;
reg   [5:0] trunc_ln247_20_reg_3981;
reg   [5:0] trunc_ln247_21_reg_3988;
reg   [5:0] trunc_ln247_22_reg_3995;
wire   [0:0] and_ln191_1_fu_759_p2;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_371_p4;
wire   [31:0] add_ln222_fu_783_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_367;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_367;
wire   [31:0] add_ln216_fu_482_p2;
wire   [31:0] add_ln212_fu_428_p2;
wire   [31:0] add_ln227_fu_454_p2;
reg   [4:0] indvar_flatten_fu_350;
wire   [4:0] add_ln241_fu_392_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_446_p3;
wire   [0:0] and_ln191_fu_755_p2;
wire   [0:0] icmp_ln191_1_fu_749_p2;
wire   [0:0] icmp_ln222_fu_769_p2;
wire   [31:0] select_ln222_fu_775_p3;
wire   [9:0] pool_window_V_fu_1468_p3;
wire   [9:0] pool_window_V_1_fu_1476_p3;
wire   [0:0] icmp_ln1651_fu_1499_p2;
wire   [0:0] xor_ln1651_fu_1505_p2;
wire   [9:0] pool_window_V_2_fu_1484_p3;
wire   [9:0] pool_window_V_3_fu_1492_p3;
wire   [0:0] icmp_ln1651_9_fu_1519_p2;
wire   [0:0] xor_ln1651_9_fu_1525_p2;
wire   [9:0] select_ln65_fu_1511_p3;
wire   [9:0] select_ln65_9_fu_1531_p3;
wire   [0:0] icmp_ln1651_10_fu_1539_p2;
wire   [0:0] xor_ln1651_10_fu_1545_p2;
wire   [9:0] res_pack_data_fu_1551_p3;
wire   [9:0] pool_window_V_4_fu_1563_p3;
wire   [9:0] pool_window_V_5_fu_1571_p3;
wire   [0:0] icmp_ln1651_11_fu_1594_p2;
wire   [0:0] xor_ln1651_11_fu_1600_p2;
wire   [9:0] pool_window_V_6_fu_1579_p3;
wire   [9:0] pool_window_V_7_fu_1587_p3;
wire   [0:0] icmp_ln1651_12_fu_1614_p2;
wire   [0:0] xor_ln1651_12_fu_1620_p2;
wire   [9:0] select_ln65_11_fu_1606_p3;
wire   [9:0] select_ln65_12_fu_1626_p3;
wire   [0:0] icmp_ln1651_13_fu_1634_p2;
wire   [0:0] xor_ln1651_13_fu_1640_p2;
wire   [9:0] res_pack_data_1_fu_1646_p3;
wire   [9:0] pool_window_V_8_fu_1658_p3;
wire   [9:0] pool_window_V_9_fu_1666_p3;
wire   [0:0] icmp_ln1651_14_fu_1689_p2;
wire   [0:0] xor_ln1651_14_fu_1695_p2;
wire   [9:0] pool_window_V_10_fu_1674_p3;
wire   [9:0] pool_window_V_11_fu_1682_p3;
wire   [0:0] icmp_ln1651_15_fu_1709_p2;
wire   [0:0] xor_ln1651_15_fu_1715_p2;
wire   [9:0] select_ln65_14_fu_1701_p3;
wire   [9:0] select_ln65_15_fu_1721_p3;
wire   [0:0] icmp_ln1651_16_fu_1729_p2;
wire   [0:0] xor_ln1651_16_fu_1735_p2;
wire   [9:0] res_pack_data_2_fu_1741_p3;
wire   [9:0] pool_window_V_12_fu_1753_p3;
wire   [9:0] pool_window_V_13_fu_1761_p3;
wire   [0:0] icmp_ln1651_17_fu_1784_p2;
wire   [0:0] xor_ln1651_17_fu_1790_p2;
wire   [9:0] pool_window_V_14_fu_1769_p3;
wire   [9:0] pool_window_V_15_fu_1777_p3;
wire   [0:0] icmp_ln1651_18_fu_1804_p2;
wire   [0:0] xor_ln1651_18_fu_1810_p2;
wire   [9:0] select_ln65_17_fu_1796_p3;
wire   [9:0] select_ln65_18_fu_1816_p3;
wire   [0:0] icmp_ln1651_19_fu_1824_p2;
wire   [0:0] xor_ln1651_19_fu_1830_p2;
wire   [9:0] res_pack_data_3_fu_1836_p3;
wire   [9:0] pool_window_V_16_fu_1848_p3;
wire   [9:0] pool_window_V_17_fu_1856_p3;
wire   [0:0] icmp_ln1651_20_fu_1879_p2;
wire   [0:0] xor_ln1651_20_fu_1885_p2;
wire   [9:0] pool_window_V_18_fu_1864_p3;
wire   [9:0] pool_window_V_19_fu_1872_p3;
wire   [0:0] icmp_ln1651_21_fu_1899_p2;
wire   [0:0] xor_ln1651_21_fu_1905_p2;
wire   [9:0] select_ln65_20_fu_1891_p3;
wire   [9:0] select_ln65_21_fu_1911_p3;
wire   [0:0] icmp_ln1651_22_fu_1919_p2;
wire   [0:0] xor_ln1651_22_fu_1925_p2;
wire   [9:0] select_ln65_22_fu_1931_p3;
wire   [9:0] pool_window_V_20_fu_1943_p3;
wire   [9:0] pool_window_V_21_fu_1951_p3;
wire   [0:0] icmp_ln1651_23_fu_1974_p2;
wire   [0:0] xor_ln1651_23_fu_1980_p2;
wire   [9:0] pool_window_V_22_fu_1959_p3;
wire   [9:0] pool_window_V_23_fu_1967_p3;
wire   [0:0] icmp_ln1651_24_fu_1994_p2;
wire   [0:0] xor_ln1651_24_fu_2000_p2;
wire   [9:0] select_ln65_23_fu_1986_p3;
wire   [9:0] select_ln65_24_fu_2006_p3;
wire   [0:0] icmp_ln1651_25_fu_2014_p2;
wire   [0:0] xor_ln1651_25_fu_2020_p2;
wire   [9:0] select_ln65_25_fu_2026_p3;
wire   [9:0] pool_window_V_24_fu_2038_p3;
wire   [9:0] pool_window_V_25_fu_2046_p3;
wire   [0:0] icmp_ln1651_26_fu_2069_p2;
wire   [0:0] xor_ln1651_26_fu_2075_p2;
wire   [9:0] pool_window_V_26_fu_2054_p3;
wire   [9:0] pool_window_V_27_fu_2062_p3;
wire   [0:0] icmp_ln1651_27_fu_2089_p2;
wire   [0:0] xor_ln1651_27_fu_2095_p2;
wire   [9:0] select_ln65_26_fu_2081_p3;
wire   [9:0] select_ln65_27_fu_2101_p3;
wire   [0:0] icmp_ln1651_28_fu_2109_p2;
wire   [0:0] xor_ln1651_28_fu_2115_p2;
wire   [9:0] select_ln65_28_fu_2121_p3;
wire   [9:0] pool_window_V_28_fu_2133_p3;
wire   [9:0] pool_window_V_29_fu_2141_p3;
wire   [0:0] icmp_ln1651_29_fu_2164_p2;
wire   [0:0] xor_ln1651_29_fu_2170_p2;
wire   [9:0] pool_window_V_30_fu_2149_p3;
wire   [9:0] pool_window_V_31_fu_2157_p3;
wire   [0:0] icmp_ln1651_30_fu_2184_p2;
wire   [0:0] xor_ln1651_30_fu_2190_p2;
wire   [9:0] select_ln65_29_fu_2176_p3;
wire   [9:0] select_ln65_30_fu_2196_p3;
wire   [0:0] icmp_ln1651_31_fu_2204_p2;
wire   [0:0] xor_ln1651_31_fu_2210_p2;
wire   [9:0] select_ln65_31_fu_2216_p3;
wire   [9:0] pool_window_V_32_fu_2228_p3;
wire   [9:0] pool_window_V_33_fu_2236_p3;
wire   [0:0] icmp_ln1651_32_fu_2259_p2;
wire   [0:0] xor_ln1651_32_fu_2265_p2;
wire   [9:0] pool_window_V_34_fu_2244_p3;
wire   [9:0] pool_window_V_35_fu_2252_p3;
wire   [0:0] icmp_ln1651_33_fu_2279_p2;
wire   [0:0] xor_ln1651_33_fu_2285_p2;
wire   [9:0] select_ln65_32_fu_2271_p3;
wire   [9:0] select_ln65_33_fu_2291_p3;
wire   [0:0] icmp_ln1651_34_fu_2299_p2;
wire   [0:0] xor_ln1651_34_fu_2305_p2;
wire   [9:0] select_ln65_34_fu_2311_p3;
wire   [9:0] pool_window_V_36_fu_2323_p3;
wire   [9:0] pool_window_V_37_fu_2331_p3;
wire   [0:0] icmp_ln1651_35_fu_2354_p2;
wire   [0:0] xor_ln1651_35_fu_2360_p2;
wire   [9:0] pool_window_V_38_fu_2339_p3;
wire   [9:0] pool_window_V_39_fu_2347_p3;
wire   [0:0] icmp_ln1651_36_fu_2374_p2;
wire   [0:0] xor_ln1651_36_fu_2380_p2;
wire   [9:0] select_ln65_35_fu_2366_p3;
wire   [9:0] select_ln65_36_fu_2386_p3;
wire   [0:0] icmp_ln1651_37_fu_2394_p2;
wire   [0:0] xor_ln1651_37_fu_2400_p2;
wire   [9:0] select_ln65_37_fu_2406_p3;
wire   [9:0] pool_window_V_40_fu_2418_p3;
wire   [9:0] pool_window_V_41_fu_2426_p3;
wire   [0:0] icmp_ln1651_38_fu_2449_p2;
wire   [0:0] xor_ln1651_38_fu_2455_p2;
wire   [9:0] pool_window_V_42_fu_2434_p3;
wire   [9:0] pool_window_V_43_fu_2442_p3;
wire   [0:0] icmp_ln1651_39_fu_2469_p2;
wire   [0:0] xor_ln1651_39_fu_2475_p2;
wire   [9:0] select_ln65_38_fu_2461_p3;
wire   [9:0] select_ln65_39_fu_2481_p3;
wire   [0:0] icmp_ln1651_40_fu_2489_p2;
wire   [0:0] xor_ln1651_40_fu_2495_p2;
wire   [9:0] select_ln65_40_fu_2501_p3;
wire   [9:0] pool_window_V_44_fu_2513_p3;
wire   [9:0] pool_window_V_45_fu_2521_p3;
wire   [0:0] icmp_ln1651_41_fu_2544_p2;
wire   [0:0] xor_ln1651_41_fu_2550_p2;
wire   [9:0] pool_window_V_46_fu_2529_p3;
wire   [9:0] pool_window_V_47_fu_2537_p3;
wire   [0:0] icmp_ln1651_42_fu_2564_p2;
wire   [0:0] xor_ln1651_42_fu_2570_p2;
wire   [9:0] select_ln65_41_fu_2556_p3;
wire   [9:0] select_ln65_42_fu_2576_p3;
wire   [0:0] icmp_ln1651_43_fu_2584_p2;
wire   [0:0] xor_ln1651_43_fu_2590_p2;
wire   [9:0] select_ln65_43_fu_2596_p3;
wire   [9:0] pool_window_V_48_fu_2608_p3;
wire   [9:0] pool_window_V_49_fu_2616_p3;
wire   [0:0] icmp_ln1651_44_fu_2639_p2;
wire   [0:0] xor_ln1651_44_fu_2645_p2;
wire   [9:0] pool_window_V_50_fu_2624_p3;
wire   [9:0] pool_window_V_51_fu_2632_p3;
wire   [0:0] icmp_ln1651_45_fu_2659_p2;
wire   [0:0] xor_ln1651_45_fu_2665_p2;
wire   [9:0] select_ln65_44_fu_2651_p3;
wire   [9:0] select_ln65_45_fu_2671_p3;
wire   [0:0] icmp_ln1651_46_fu_2679_p2;
wire   [0:0] xor_ln1651_46_fu_2685_p2;
wire   [9:0] select_ln65_46_fu_2691_p3;
wire   [9:0] pool_window_V_52_fu_2703_p3;
wire   [9:0] pool_window_V_53_fu_2711_p3;
wire   [0:0] icmp_ln1651_47_fu_2734_p2;
wire   [0:0] xor_ln1651_47_fu_2740_p2;
wire   [9:0] pool_window_V_54_fu_2719_p3;
wire   [9:0] pool_window_V_55_fu_2727_p3;
wire   [0:0] icmp_ln1651_48_fu_2754_p2;
wire   [0:0] xor_ln1651_48_fu_2760_p2;
wire   [9:0] select_ln65_47_fu_2746_p3;
wire   [9:0] select_ln65_48_fu_2766_p3;
wire   [0:0] icmp_ln1651_49_fu_2774_p2;
wire   [0:0] xor_ln1651_49_fu_2780_p2;
wire   [9:0] select_ln65_49_fu_2786_p3;
wire   [9:0] pool_window_V_56_fu_2798_p3;
wire   [9:0] pool_window_V_57_fu_2806_p3;
wire   [0:0] icmp_ln1651_50_fu_2829_p2;
wire   [0:0] xor_ln1651_50_fu_2835_p2;
wire   [9:0] pool_window_V_58_fu_2814_p3;
wire   [9:0] pool_window_V_59_fu_2822_p3;
wire   [0:0] icmp_ln1651_51_fu_2849_p2;
wire   [0:0] xor_ln1651_51_fu_2855_p2;
wire   [9:0] select_ln65_50_fu_2841_p3;
wire   [9:0] select_ln65_51_fu_2861_p3;
wire   [0:0] icmp_ln1651_52_fu_2869_p2;
wire   [0:0] xor_ln1651_52_fu_2875_p2;
wire   [9:0] select_ln65_52_fu_2881_p3;
wire   [9:0] pool_window_V_60_fu_2893_p3;
wire   [9:0] pool_window_V_61_fu_2901_p3;
wire   [0:0] icmp_ln1651_53_fu_2924_p2;
wire   [0:0] xor_ln1651_53_fu_2930_p2;
wire   [9:0] pool_window_V_62_fu_2909_p3;
wire   [9:0] pool_window_V_63_fu_2917_p3;
wire   [0:0] icmp_ln1651_54_fu_2944_p2;
wire   [0:0] xor_ln1651_54_fu_2950_p2;
wire   [9:0] select_ln65_53_fu_2936_p3;
wire   [9:0] select_ln65_54_fu_2956_p3;
wire   [0:0] icmp_ln1651_55_fu_2964_p2;
wire   [0:0] xor_ln1651_55_fu_2970_p2;
wire   [9:0] select_ln65_55_fu_2976_p3;
wire   [9:0] pool_window_V_64_fu_2988_p3;
wire   [9:0] pool_window_V_65_fu_2996_p3;
wire   [0:0] icmp_ln1651_56_fu_3019_p2;
wire   [0:0] xor_ln1651_56_fu_3025_p2;
wire   [9:0] pool_window_V_66_fu_3004_p3;
wire   [9:0] pool_window_V_67_fu_3012_p3;
wire   [0:0] icmp_ln1651_57_fu_3039_p2;
wire   [0:0] xor_ln1651_57_fu_3045_p2;
wire   [9:0] select_ln65_56_fu_3031_p3;
wire   [9:0] select_ln65_57_fu_3051_p3;
wire   [0:0] icmp_ln1651_58_fu_3059_p2;
wire   [0:0] xor_ln1651_58_fu_3065_p2;
wire   [9:0] select_ln65_58_fu_3071_p3;
wire   [9:0] pool_window_V_68_fu_3083_p3;
wire   [9:0] pool_window_V_69_fu_3091_p3;
wire   [0:0] icmp_ln1651_59_fu_3114_p2;
wire   [0:0] xor_ln1651_59_fu_3120_p2;
wire   [9:0] pool_window_V_70_fu_3099_p3;
wire   [9:0] pool_window_V_71_fu_3107_p3;
wire   [0:0] icmp_ln1651_60_fu_3134_p2;
wire   [0:0] xor_ln1651_60_fu_3140_p2;
wire   [9:0] select_ln65_59_fu_3126_p3;
wire   [9:0] select_ln65_60_fu_3146_p3;
wire   [0:0] icmp_ln1651_61_fu_3154_p2;
wire   [0:0] xor_ln1651_61_fu_3160_p2;
wire   [9:0] select_ln65_61_fu_3166_p3;
wire   [9:0] pool_window_V_72_fu_3178_p3;
wire   [9:0] pool_window_V_73_fu_3186_p3;
wire   [0:0] icmp_ln1651_62_fu_3209_p2;
wire   [0:0] xor_ln1651_62_fu_3215_p2;
wire   [9:0] pool_window_V_74_fu_3194_p3;
wire   [9:0] pool_window_V_75_fu_3202_p3;
wire   [0:0] icmp_ln1651_63_fu_3229_p2;
wire   [0:0] xor_ln1651_63_fu_3235_p2;
wire   [9:0] select_ln65_62_fu_3221_p3;
wire   [9:0] select_ln65_63_fu_3241_p3;
wire   [0:0] icmp_ln1651_64_fu_3249_p2;
wire   [0:0] xor_ln1651_64_fu_3255_p2;
wire   [9:0] select_ln65_64_fu_3261_p3;
wire   [9:0] pool_window_V_76_fu_3273_p3;
wire   [9:0] pool_window_V_77_fu_3281_p3;
wire   [0:0] icmp_ln1651_65_fu_3304_p2;
wire   [0:0] xor_ln1651_65_fu_3310_p2;
wire   [9:0] pool_window_V_78_fu_3289_p3;
wire   [9:0] pool_window_V_79_fu_3297_p3;
wire   [0:0] icmp_ln1651_66_fu_3324_p2;
wire   [0:0] xor_ln1651_66_fu_3330_p2;
wire   [9:0] select_ln65_65_fu_3316_p3;
wire   [9:0] select_ln65_66_fu_3336_p3;
wire   [0:0] icmp_ln1651_67_fu_3344_p2;
wire   [0:0] xor_ln1651_67_fu_3350_p2;
wire   [9:0] select_ln65_67_fu_3356_p3;
wire   [9:0] pool_window_V_80_fu_3368_p3;
wire   [9:0] pool_window_V_81_fu_3376_p3;
wire   [0:0] icmp_ln1651_68_fu_3399_p2;
wire   [0:0] xor_ln1651_68_fu_3405_p2;
wire   [9:0] pool_window_V_82_fu_3384_p3;
wire   [9:0] pool_window_V_83_fu_3392_p3;
wire   [0:0] icmp_ln1651_69_fu_3419_p2;
wire   [0:0] xor_ln1651_69_fu_3425_p2;
wire   [9:0] select_ln65_68_fu_3411_p3;
wire   [9:0] select_ln65_69_fu_3431_p3;
wire   [0:0] icmp_ln1651_70_fu_3439_p2;
wire   [0:0] xor_ln1651_70_fu_3445_p2;
wire   [9:0] select_ln65_70_fu_3451_p3;
wire   [9:0] pool_window_V_84_fu_3463_p3;
wire   [9:0] pool_window_V_85_fu_3471_p3;
wire   [0:0] icmp_ln1651_71_fu_3494_p2;
wire   [0:0] xor_ln1651_71_fu_3500_p2;
wire   [9:0] pool_window_V_86_fu_3479_p3;
wire   [9:0] pool_window_V_87_fu_3487_p3;
wire   [0:0] icmp_ln1651_72_fu_3514_p2;
wire   [0:0] xor_ln1651_72_fu_3520_p2;
wire   [9:0] select_ln65_71_fu_3506_p3;
wire   [9:0] select_ln65_72_fu_3526_p3;
wire   [0:0] icmp_ln1651_73_fu_3534_p2;
wire   [0:0] xor_ln1651_73_fu_3540_p2;
wire   [9:0] select_ln65_73_fu_3546_p3;
wire   [9:0] pool_window_V_88_fu_3558_p3;
wire   [9:0] pool_window_V_89_fu_3566_p3;
wire   [0:0] icmp_ln1651_74_fu_3589_p2;
wire   [0:0] xor_ln1651_74_fu_3595_p2;
wire   [9:0] pool_window_V_90_fu_3574_p3;
wire   [9:0] pool_window_V_91_fu_3582_p3;
wire   [0:0] icmp_ln1651_75_fu_3609_p2;
wire   [0:0] xor_ln1651_75_fu_3615_p2;
wire   [9:0] select_ln65_74_fu_3601_p3;
wire   [9:0] select_ln65_75_fu_3621_p3;
wire   [0:0] icmp_ln1651_76_fu_3629_p2;
wire   [0:0] xor_ln1651_76_fu_3635_p2;
wire   [9:0] select_ln65_76_fu_3641_p3;
wire   [9:0] pool_window_V_92_fu_3653_p3;
wire   [9:0] pool_window_V_93_fu_3661_p3;
wire   [0:0] icmp_ln1651_77_fu_3684_p2;
wire   [0:0] xor_ln1651_77_fu_3690_p2;
wire   [9:0] pool_window_V_94_fu_3669_p3;
wire   [9:0] pool_window_V_95_fu_3677_p3;
wire   [0:0] icmp_ln1651_78_fu_3704_p2;
wire   [0:0] xor_ln1651_78_fu_3710_p2;
wire   [9:0] select_ln65_77_fu_3696_p3;
wire   [9:0] select_ln65_78_fu_3716_p3;
wire   [0:0] icmp_ln1651_79_fu_3724_p2;
wire   [0:0] xor_ln1651_79_fu_3730_p2;
wire   [9:0] select_ln65_79_fu_3736_p3;
wire   [15:0] zext_ln837_18_fu_3649_p1;
wire   [15:0] zext_ln837_17_fu_3554_p1;
wire   [15:0] zext_ln837_16_fu_3459_p1;
wire   [15:0] zext_ln837_15_fu_3364_p1;
wire   [15:0] zext_ln837_14_fu_3269_p1;
wire   [15:0] zext_ln837_13_fu_3174_p1;
wire   [15:0] zext_ln837_12_fu_3079_p1;
wire   [15:0] zext_ln837_11_fu_2984_p1;
wire   [15:0] zext_ln837_10_fu_2889_p1;
wire   [15:0] zext_ln837_9_fu_2794_p1;
wire   [15:0] zext_ln837_8_fu_2699_p1;
wire   [15:0] zext_ln837_7_fu_2604_p1;
wire   [15:0] zext_ln837_6_fu_2509_p1;
wire   [15:0] zext_ln837_5_fu_2414_p1;
wire   [15:0] zext_ln837_4_fu_2319_p1;
wire   [15:0] zext_ln837_3_fu_2224_p1;
wire   [15:0] zext_ln837_2_fu_2129_p1;
wire   [15:0] zext_ln837_1_fu_2034_p1;
wire   [15:0] zext_ln837_fu_1939_p1;
wire   [15:0] zext_ln184_3_fu_1844_p1;
wire   [15:0] zext_ln184_2_fu_1749_p1;
wire   [15:0] zext_ln184_1_fu_1654_p1;
wire   [15:0] zext_ln184_fu_1559_p1;
wire   [377:0] or_ln208_s_fu_3744_p25;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_453;
reg    ap_condition_451;
reg    ap_condition_615;
reg    ap_condition_477;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0),
    .d0(trunc_ln247_reg_3834),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0),
    .d0(trunc_ln247_2_reg_3855),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0),
    .d0(trunc_ln247_3_reg_3862),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0),
    .d0(trunc_ln247_4_reg_3869),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0),
    .d0(trunc_ln247_5_reg_3876),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0),
    .d0(trunc_ln247_6_reg_3883),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0),
    .d0(trunc_ln247_7_reg_3890),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0),
    .d0(trunc_ln247_8_reg_3897),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0),
    .d0(trunc_ln247_9_reg_3904),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0),
    .d0(trunc_ln247_10_reg_3911),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0),
    .d0(trunc_ln247_11_reg_3918),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0),
    .d0(trunc_ln247_12_reg_3925),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0),
    .d0(trunc_ln247_13_reg_3932),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0),
    .d0(trunc_ln247_14_reg_3939),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0),
    .d0(trunc_ln247_15_reg_3946),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0),
    .d0(trunc_ln247_16_reg_3953),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0),
    .d0(trunc_ln247_17_reg_3960),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0),
    .d0(trunc_ln247_18_reg_3967),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0),
    .d0(trunc_ln247_19_reg_3974),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0),
    .d0(trunc_ln247_20_reg_3981),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0),
    .d0(trunc_ln247_21_reg_3988),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0),
    .d0(trunc_ln247_22_reg_3995),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0),
    .d0(trunc_ln247_s_reg_3841),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0),
    .d0(trunc_ln247_1_reg_3848),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_451)) begin
        if ((1'b1 == ap_condition_453)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_367;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_451)) begin
        if ((icmp_ln241_fu_386_p2 == 1'd0)) begin
            indvar_flatten_fu_350 <= add_ln241_fu_392_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_350 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_615)) begin
        if ((icmp_ln212_fu_434_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln212_fu_434_p2 == 1'd0)) begin
            pX <= add_ln212_fu_428_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_477)) begin
        if ((icmp_ln216_fu_488_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln216_fu_488_p2 == 1'd0)) begin
            pY <= add_ln216_fu_482_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_615)) begin
        if ((icmp_ln212_fu_434_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln212_fu_434_p2 == 1'd0)) begin
            sX <= add_ln227_fu_454_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_3812 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_1_reg_4002 <= and_ln191_1_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_3812_pp0_iter1_reg <= icmp_ln191_reg_3812;
        icmp_ln241_reg_3808 <= icmp_ln241_fu_386_p2;
        trunc_ln247_10_reg_3911 <= {{layer12_out_dout[59:54]}};
        trunc_ln247_11_reg_3918 <= {{layer12_out_dout[65:60]}};
        trunc_ln247_12_reg_3925 <= {{layer12_out_dout[71:66]}};
        trunc_ln247_13_reg_3932 <= {{layer12_out_dout[77:72]}};
        trunc_ln247_14_reg_3939 <= {{layer12_out_dout[83:78]}};
        trunc_ln247_15_reg_3946 <= {{layer12_out_dout[89:84]}};
        trunc_ln247_16_reg_3953 <= {{layer12_out_dout[95:90]}};
        trunc_ln247_17_reg_3960 <= {{layer12_out_dout[101:96]}};
        trunc_ln247_18_reg_3967 <= {{layer12_out_dout[107:102]}};
        trunc_ln247_19_reg_3974 <= {{layer12_out_dout[113:108]}};
        trunc_ln247_1_reg_3848 <= {{layer12_out_dout[143:138]}};
        trunc_ln247_20_reg_3981 <= {{layer12_out_dout[119:114]}};
        trunc_ln247_21_reg_3988 <= {{layer12_out_dout[125:120]}};
        trunc_ln247_22_reg_3995 <= {{layer12_out_dout[131:126]}};
        trunc_ln247_2_reg_3855 <= {{layer12_out_dout[11:6]}};
        trunc_ln247_3_reg_3862 <= {{layer12_out_dout[17:12]}};
        trunc_ln247_4_reg_3869 <= {{layer12_out_dout[23:18]}};
        trunc_ln247_5_reg_3876 <= {{layer12_out_dout[29:24]}};
        trunc_ln247_6_reg_3883 <= {{layer12_out_dout[35:30]}};
        trunc_ln247_7_reg_3890 <= {{layer12_out_dout[41:36]}};
        trunc_ln247_8_reg_3897 <= {{layer12_out_dout[47:42]}};
        trunc_ln247_9_reg_3904 <= {{layer12_out_dout[53:48]}};
        trunc_ln247_reg_3834 <= trunc_ln247_fu_511_p1;
        trunc_ln247_s_reg_3841 <= {{layer12_out_dout[137:132]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_2_reg_3816 <= icmp_ln191_2_fu_416_p2;
        icmp_ln191_3_reg_3821 <= icmp_ln191_3_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_3812 <= icmp_ln191_fu_402_p2;
        icmp_ln212_reg_3826 <= icmp_ln212_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_3830 <= icmp_ln216_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= trunc_ln247_1_reg_3848;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= trunc_ln247_s_reg_3841;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= trunc_ln247_14_reg_3939;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= trunc_ln247_13_reg_3932;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= trunc_ln247_12_reg_3925;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= trunc_ln247_11_reg_3918;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= trunc_ln247_10_reg_3911;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= trunc_ln247_9_reg_3904;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= trunc_ln247_8_reg_3897;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= trunc_ln247_7_reg_3890;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= trunc_ln247_6_reg_3883;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= trunc_ln247_5_reg_3876;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= trunc_ln247_22_reg_3995;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= trunc_ln247_4_reg_3869;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= trunc_ln247_3_reg_3862;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= trunc_ln247_2_reg_3855;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= trunc_ln247_reg_3834;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= trunc_ln247_21_reg_3988;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= trunc_ln247_20_reg_3981;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= trunc_ln247_19_reg_3974;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= trunc_ln247_18_reg_3967;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= trunc_ln247_17_reg_3960;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= trunc_ln247_16_reg_3953;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= trunc_ln247_15_reg_3946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_3826 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_i_phi_fu_371_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_386_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_3830 == 1'd0) & (icmp_ln212_reg_3826 == 1'd1) & (icmp_ln241_reg_3808 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_371_p4 = add_ln222_fu_783_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_371_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_367;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op541_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op541_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_428_p2 = (pX + 32'd1);

assign add_ln216_fu_482_p2 = (pY + 32'd1);

assign add_ln222_fu_783_p2 = (sY + select_ln222_fu_775_p3);

assign add_ln227_fu_454_p2 = (sX + select_ln227_fu_446_p3);

assign add_ln241_fu_392_p2 = (ap_sig_allocacmp_indvar_flatten_load + 5'd1);

assign and_ln191_1_fu_759_p2 = (icmp_ln191_1_fu_749_p2 & and_ln191_fu_755_p2);

assign and_ln191_fu_755_p2 = (icmp_ln191_3_reg_3821 & icmp_ln191_2_reg_3816);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer12_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_451 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_453 = ((icmp_ln241_fu_386_p2 == 1'd0) & (icmp_ln216_fu_488_p2 == 1'd1) & (icmp_ln212_fu_434_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_477 = ((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_434_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_615 = ((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_367 = 'bx;

always @ (*) begin
    ap_predicate_op541_write_state3 = ((1'd1 == and_ln191_1_reg_4002) & (icmp_ln191_reg_3812_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_10_fu_1539_p2 = ((select_ln65_fu_1511_p3 < select_ln65_9_fu_1531_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_11_fu_1594_p2 = ((pool_window_V_4_fu_1563_p3 < pool_window_V_5_fu_1571_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_12_fu_1614_p2 = ((pool_window_V_6_fu_1579_p3 < pool_window_V_7_fu_1587_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_13_fu_1634_p2 = ((select_ln65_11_fu_1606_p3 < select_ln65_12_fu_1626_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_14_fu_1689_p2 = ((pool_window_V_8_fu_1658_p3 < pool_window_V_9_fu_1666_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_15_fu_1709_p2 = ((pool_window_V_10_fu_1674_p3 < pool_window_V_11_fu_1682_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_16_fu_1729_p2 = ((select_ln65_14_fu_1701_p3 < select_ln65_15_fu_1721_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_17_fu_1784_p2 = ((pool_window_V_12_fu_1753_p3 < pool_window_V_13_fu_1761_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_18_fu_1804_p2 = ((pool_window_V_14_fu_1769_p3 < pool_window_V_15_fu_1777_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_19_fu_1824_p2 = ((select_ln65_17_fu_1796_p3 < select_ln65_18_fu_1816_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_20_fu_1879_p2 = ((pool_window_V_16_fu_1848_p3 < pool_window_V_17_fu_1856_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_21_fu_1899_p2 = ((pool_window_V_18_fu_1864_p3 < pool_window_V_19_fu_1872_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_22_fu_1919_p2 = ((select_ln65_20_fu_1891_p3 < select_ln65_21_fu_1911_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_23_fu_1974_p2 = ((pool_window_V_20_fu_1943_p3 < pool_window_V_21_fu_1951_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_24_fu_1994_p2 = ((pool_window_V_22_fu_1959_p3 < pool_window_V_23_fu_1967_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_25_fu_2014_p2 = ((select_ln65_23_fu_1986_p3 < select_ln65_24_fu_2006_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_26_fu_2069_p2 = ((pool_window_V_24_fu_2038_p3 < pool_window_V_25_fu_2046_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_27_fu_2089_p2 = ((pool_window_V_26_fu_2054_p3 < pool_window_V_27_fu_2062_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_28_fu_2109_p2 = ((select_ln65_26_fu_2081_p3 < select_ln65_27_fu_2101_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_29_fu_2164_p2 = ((pool_window_V_28_fu_2133_p3 < pool_window_V_29_fu_2141_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_30_fu_2184_p2 = ((pool_window_V_30_fu_2149_p3 < pool_window_V_31_fu_2157_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_31_fu_2204_p2 = ((select_ln65_29_fu_2176_p3 < select_ln65_30_fu_2196_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_32_fu_2259_p2 = ((pool_window_V_32_fu_2228_p3 < pool_window_V_33_fu_2236_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_33_fu_2279_p2 = ((pool_window_V_34_fu_2244_p3 < pool_window_V_35_fu_2252_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_34_fu_2299_p2 = ((select_ln65_32_fu_2271_p3 < select_ln65_33_fu_2291_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_35_fu_2354_p2 = ((pool_window_V_36_fu_2323_p3 < pool_window_V_37_fu_2331_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_36_fu_2374_p2 = ((pool_window_V_38_fu_2339_p3 < pool_window_V_39_fu_2347_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_37_fu_2394_p2 = ((select_ln65_35_fu_2366_p3 < select_ln65_36_fu_2386_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_38_fu_2449_p2 = ((pool_window_V_40_fu_2418_p3 < pool_window_V_41_fu_2426_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_39_fu_2469_p2 = ((pool_window_V_42_fu_2434_p3 < pool_window_V_43_fu_2442_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_40_fu_2489_p2 = ((select_ln65_38_fu_2461_p3 < select_ln65_39_fu_2481_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_41_fu_2544_p2 = ((pool_window_V_44_fu_2513_p3 < pool_window_V_45_fu_2521_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_42_fu_2564_p2 = ((pool_window_V_46_fu_2529_p3 < pool_window_V_47_fu_2537_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_43_fu_2584_p2 = ((select_ln65_41_fu_2556_p3 < select_ln65_42_fu_2576_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_44_fu_2639_p2 = ((pool_window_V_48_fu_2608_p3 < pool_window_V_49_fu_2616_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_45_fu_2659_p2 = ((pool_window_V_50_fu_2624_p3 < pool_window_V_51_fu_2632_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_46_fu_2679_p2 = ((select_ln65_44_fu_2651_p3 < select_ln65_45_fu_2671_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_47_fu_2734_p2 = ((pool_window_V_52_fu_2703_p3 < pool_window_V_53_fu_2711_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_48_fu_2754_p2 = ((pool_window_V_54_fu_2719_p3 < pool_window_V_55_fu_2727_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_49_fu_2774_p2 = ((select_ln65_47_fu_2746_p3 < select_ln65_48_fu_2766_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_50_fu_2829_p2 = ((pool_window_V_56_fu_2798_p3 < pool_window_V_57_fu_2806_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_51_fu_2849_p2 = ((pool_window_V_58_fu_2814_p3 < pool_window_V_59_fu_2822_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_52_fu_2869_p2 = ((select_ln65_50_fu_2841_p3 < select_ln65_51_fu_2861_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_53_fu_2924_p2 = ((pool_window_V_60_fu_2893_p3 < pool_window_V_61_fu_2901_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_54_fu_2944_p2 = ((pool_window_V_62_fu_2909_p3 < pool_window_V_63_fu_2917_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_55_fu_2964_p2 = ((select_ln65_53_fu_2936_p3 < select_ln65_54_fu_2956_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_56_fu_3019_p2 = ((pool_window_V_64_fu_2988_p3 < pool_window_V_65_fu_2996_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_57_fu_3039_p2 = ((pool_window_V_66_fu_3004_p3 < pool_window_V_67_fu_3012_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_58_fu_3059_p2 = ((select_ln65_56_fu_3031_p3 < select_ln65_57_fu_3051_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_59_fu_3114_p2 = ((pool_window_V_68_fu_3083_p3 < pool_window_V_69_fu_3091_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_60_fu_3134_p2 = ((pool_window_V_70_fu_3099_p3 < pool_window_V_71_fu_3107_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_61_fu_3154_p2 = ((select_ln65_59_fu_3126_p3 < select_ln65_60_fu_3146_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_62_fu_3209_p2 = ((pool_window_V_72_fu_3178_p3 < pool_window_V_73_fu_3186_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_63_fu_3229_p2 = ((pool_window_V_74_fu_3194_p3 < pool_window_V_75_fu_3202_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_64_fu_3249_p2 = ((select_ln65_62_fu_3221_p3 < select_ln65_63_fu_3241_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_65_fu_3304_p2 = ((pool_window_V_76_fu_3273_p3 < pool_window_V_77_fu_3281_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_66_fu_3324_p2 = ((pool_window_V_78_fu_3289_p3 < pool_window_V_79_fu_3297_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_67_fu_3344_p2 = ((select_ln65_65_fu_3316_p3 < select_ln65_66_fu_3336_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_68_fu_3399_p2 = ((pool_window_V_80_fu_3368_p3 < pool_window_V_81_fu_3376_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_69_fu_3419_p2 = ((pool_window_V_82_fu_3384_p3 < pool_window_V_83_fu_3392_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_70_fu_3439_p2 = ((select_ln65_68_fu_3411_p3 < select_ln65_69_fu_3431_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_71_fu_3494_p2 = ((pool_window_V_84_fu_3463_p3 < pool_window_V_85_fu_3471_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_72_fu_3514_p2 = ((pool_window_V_86_fu_3479_p3 < pool_window_V_87_fu_3487_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_73_fu_3534_p2 = ((select_ln65_71_fu_3506_p3 < select_ln65_72_fu_3526_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_74_fu_3589_p2 = ((pool_window_V_88_fu_3558_p3 < pool_window_V_89_fu_3566_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_75_fu_3609_p2 = ((pool_window_V_90_fu_3574_p3 < pool_window_V_91_fu_3582_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_76_fu_3629_p2 = ((select_ln65_74_fu_3601_p3 < select_ln65_75_fu_3621_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_77_fu_3684_p2 = ((pool_window_V_92_fu_3653_p3 < pool_window_V_93_fu_3661_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_78_fu_3704_p2 = ((pool_window_V_94_fu_3669_p3 < pool_window_V_95_fu_3677_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_79_fu_3724_p2 = ((select_ln65_77_fu_3696_p3 < select_ln65_78_fu_3716_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_1519_p2 = ((pool_window_V_2_fu_1484_p3 < pool_window_V_3_fu_1492_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1499_p2 = ((pool_window_V_fu_1468_p3 < pool_window_V_1_fu_1476_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_1_fu_749_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_2_fu_416_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_3_fu_422_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_402_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_434_p2 = ((add_ln212_fu_428_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_488_p2 = ((add_ln216_fu_482_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_769_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_386_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 5'd16) ? 1'b1 : 1'b0);

assign layer13_out_din = or_ln208_s_fu_3744_p25;

assign or_ln208_s_fu_3744_p25 = {{{{{{{{{{{{{{{{{{{{{{{{select_ln65_79_fu_3736_p3}, {zext_ln837_18_fu_3649_p1}}, {zext_ln837_17_fu_3554_p1}}, {zext_ln837_16_fu_3459_p1}}, {zext_ln837_15_fu_3364_p1}}, {zext_ln837_14_fu_3269_p1}}, {zext_ln837_13_fu_3174_p1}}, {zext_ln837_12_fu_3079_p1}}, {zext_ln837_11_fu_2984_p1}}, {zext_ln837_10_fu_2889_p1}}, {zext_ln837_9_fu_2794_p1}}, {zext_ln837_8_fu_2699_p1}}, {zext_ln837_7_fu_2604_p1}}, {zext_ln837_6_fu_2509_p1}}, {zext_ln837_5_fu_2414_p1}}, {zext_ln837_4_fu_2319_p1}}, {zext_ln837_3_fu_2224_p1}}, {zext_ln837_2_fu_2129_p1}}, {zext_ln837_1_fu_2034_p1}}, {zext_ln837_fu_1939_p1}}, {zext_ln184_3_fu_1844_p1}}, {zext_ln184_2_fu_1749_p1}}, {zext_ln184_1_fu_1654_p1}}, {zext_ln184_fu_1559_p1}};

assign pool_window_V_10_fu_1674_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21}, {4'd0}};

assign pool_window_V_11_fu_1682_p3 = {{trunc_ln247_3_reg_3862}, {4'd0}};

assign pool_window_V_12_fu_1753_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44}, {4'd0}};

assign pool_window_V_13_fu_1761_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0}, {4'd0}};

assign pool_window_V_14_fu_1769_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20}, {4'd0}};

assign pool_window_V_15_fu_1777_p3 = {{trunc_ln247_4_reg_3869}, {4'd0}};

assign pool_window_V_16_fu_1848_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43}, {4'd0}};

assign pool_window_V_17_fu_1856_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0}, {4'd0}};

assign pool_window_V_18_fu_1864_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19}, {4'd0}};

assign pool_window_V_19_fu_1872_p3 = {{trunc_ln247_5_reg_3876}, {4'd0}};

assign pool_window_V_1_fu_1476_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0}, {4'd0}};

assign pool_window_V_20_fu_1943_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42}, {4'd0}};

assign pool_window_V_21_fu_1951_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0}, {4'd0}};

assign pool_window_V_22_fu_1959_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18}, {4'd0}};

assign pool_window_V_23_fu_1967_p3 = {{trunc_ln247_6_reg_3883}, {4'd0}};

assign pool_window_V_24_fu_2038_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41}, {4'd0}};

assign pool_window_V_25_fu_2046_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0}, {4'd0}};

assign pool_window_V_26_fu_2054_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17}, {4'd0}};

assign pool_window_V_27_fu_2062_p3 = {{trunc_ln247_7_reg_3890}, {4'd0}};

assign pool_window_V_28_fu_2133_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40}, {4'd0}};

assign pool_window_V_29_fu_2141_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0}, {4'd0}};

assign pool_window_V_2_fu_1484_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23}, {4'd0}};

assign pool_window_V_30_fu_2149_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16}, {4'd0}};

assign pool_window_V_31_fu_2157_p3 = {{trunc_ln247_8_reg_3897}, {4'd0}};

assign pool_window_V_32_fu_2228_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39}, {4'd0}};

assign pool_window_V_33_fu_2236_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0}, {4'd0}};

assign pool_window_V_34_fu_2244_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15}, {4'd0}};

assign pool_window_V_35_fu_2252_p3 = {{trunc_ln247_9_reg_3904}, {4'd0}};

assign pool_window_V_36_fu_2323_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38}, {4'd0}};

assign pool_window_V_37_fu_2331_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0}, {4'd0}};

assign pool_window_V_38_fu_2339_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14}, {4'd0}};

assign pool_window_V_39_fu_2347_p3 = {{trunc_ln247_10_reg_3911}, {4'd0}};

assign pool_window_V_3_fu_1492_p3 = {{trunc_ln247_reg_3834}, {4'd0}};

assign pool_window_V_40_fu_2418_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37}, {4'd0}};

assign pool_window_V_41_fu_2426_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0}, {4'd0}};

assign pool_window_V_42_fu_2434_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13}, {4'd0}};

assign pool_window_V_43_fu_2442_p3 = {{trunc_ln247_11_reg_3918}, {4'd0}};

assign pool_window_V_44_fu_2513_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36}, {4'd0}};

assign pool_window_V_45_fu_2521_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0}, {4'd0}};

assign pool_window_V_46_fu_2529_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12}, {4'd0}};

assign pool_window_V_47_fu_2537_p3 = {{trunc_ln247_12_reg_3925}, {4'd0}};

assign pool_window_V_48_fu_2608_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35}, {4'd0}};

assign pool_window_V_49_fu_2616_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0}, {4'd0}};

assign pool_window_V_4_fu_1563_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46}, {4'd0}};

assign pool_window_V_50_fu_2624_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11}, {4'd0}};

assign pool_window_V_51_fu_2632_p3 = {{trunc_ln247_13_reg_3932}, {4'd0}};

assign pool_window_V_52_fu_2703_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34}, {4'd0}};

assign pool_window_V_53_fu_2711_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0}, {4'd0}};

assign pool_window_V_54_fu_2719_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10}, {4'd0}};

assign pool_window_V_55_fu_2727_p3 = {{trunc_ln247_14_reg_3939}, {4'd0}};

assign pool_window_V_56_fu_2798_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33}, {4'd0}};

assign pool_window_V_57_fu_2806_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0}, {4'd0}};

assign pool_window_V_58_fu_2814_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9}, {4'd0}};

assign pool_window_V_59_fu_2822_p3 = {{trunc_ln247_15_reg_3946}, {4'd0}};

assign pool_window_V_5_fu_1571_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0}, {4'd0}};

assign pool_window_V_60_fu_2893_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32}, {4'd0}};

assign pool_window_V_61_fu_2901_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0}, {4'd0}};

assign pool_window_V_62_fu_2909_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8}, {4'd0}};

assign pool_window_V_63_fu_2917_p3 = {{trunc_ln247_16_reg_3953}, {4'd0}};

assign pool_window_V_64_fu_2988_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31}, {4'd0}};

assign pool_window_V_65_fu_2996_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0}, {4'd0}};

assign pool_window_V_66_fu_3004_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7}, {4'd0}};

assign pool_window_V_67_fu_3012_p3 = {{trunc_ln247_17_reg_3960}, {4'd0}};

assign pool_window_V_68_fu_3083_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30}, {4'd0}};

assign pool_window_V_69_fu_3091_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0}, {4'd0}};

assign pool_window_V_6_fu_1579_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22}, {4'd0}};

assign pool_window_V_70_fu_3099_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6}, {4'd0}};

assign pool_window_V_71_fu_3107_p3 = {{trunc_ln247_18_reg_3967}, {4'd0}};

assign pool_window_V_72_fu_3178_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29}, {4'd0}};

assign pool_window_V_73_fu_3186_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0}, {4'd0}};

assign pool_window_V_74_fu_3194_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5}, {4'd0}};

assign pool_window_V_75_fu_3202_p3 = {{trunc_ln247_19_reg_3974}, {4'd0}};

assign pool_window_V_76_fu_3273_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28}, {4'd0}};

assign pool_window_V_77_fu_3281_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0}, {4'd0}};

assign pool_window_V_78_fu_3289_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4}, {4'd0}};

assign pool_window_V_79_fu_3297_p3 = {{trunc_ln247_20_reg_3981}, {4'd0}};

assign pool_window_V_7_fu_1587_p3 = {{trunc_ln247_2_reg_3855}, {4'd0}};

assign pool_window_V_80_fu_3368_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27}, {4'd0}};

assign pool_window_V_81_fu_3376_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0}, {4'd0}};

assign pool_window_V_82_fu_3384_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3}, {4'd0}};

assign pool_window_V_83_fu_3392_p3 = {{trunc_ln247_21_reg_3988}, {4'd0}};

assign pool_window_V_84_fu_3463_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26}, {4'd0}};

assign pool_window_V_85_fu_3471_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0}, {4'd0}};

assign pool_window_V_86_fu_3479_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2}, {4'd0}};

assign pool_window_V_87_fu_3487_p3 = {{trunc_ln247_22_reg_3995}, {4'd0}};

assign pool_window_V_88_fu_3558_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25}, {4'd0}};

assign pool_window_V_89_fu_3566_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0}, {4'd0}};

assign pool_window_V_8_fu_1658_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45}, {4'd0}};

assign pool_window_V_90_fu_3574_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1}, {4'd0}};

assign pool_window_V_91_fu_3582_p3 = {{trunc_ln247_s_reg_3841}, {4'd0}};

assign pool_window_V_92_fu_3653_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24}, {4'd0}};

assign pool_window_V_93_fu_3661_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0}, {4'd0}};

assign pool_window_V_94_fu_3669_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap}, {4'd0}};

assign pool_window_V_95_fu_3677_p3 = {{trunc_ln247_1_reg_3848}, {4'd0}};

assign pool_window_V_9_fu_1666_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0}, {4'd0}};

assign pool_window_V_fu_1468_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47}, {4'd0}};

assign res_pack_data_1_fu_1646_p3 = ((xor_ln1651_13_fu_1640_p2[0:0] == 1'b1) ? select_ln65_11_fu_1606_p3 : select_ln65_12_fu_1626_p3);

assign res_pack_data_2_fu_1741_p3 = ((xor_ln1651_16_fu_1735_p2[0:0] == 1'b1) ? select_ln65_14_fu_1701_p3 : select_ln65_15_fu_1721_p3);

assign res_pack_data_3_fu_1836_p3 = ((xor_ln1651_19_fu_1830_p2[0:0] == 1'b1) ? select_ln65_17_fu_1796_p3 : select_ln65_18_fu_1816_p3);

assign res_pack_data_fu_1551_p3 = ((xor_ln1651_10_fu_1545_p2[0:0] == 1'b1) ? select_ln65_fu_1511_p3 : select_ln65_9_fu_1531_p3);

assign select_ln222_fu_775_p3 = ((icmp_ln222_fu_769_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_446_p3 = ((icmp_ln191_fu_402_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_11_fu_1606_p3 = ((xor_ln1651_11_fu_1600_p2[0:0] == 1'b1) ? pool_window_V_4_fu_1563_p3 : pool_window_V_5_fu_1571_p3);

assign select_ln65_12_fu_1626_p3 = ((xor_ln1651_12_fu_1620_p2[0:0] == 1'b1) ? pool_window_V_6_fu_1579_p3 : pool_window_V_7_fu_1587_p3);

assign select_ln65_14_fu_1701_p3 = ((xor_ln1651_14_fu_1695_p2[0:0] == 1'b1) ? pool_window_V_8_fu_1658_p3 : pool_window_V_9_fu_1666_p3);

assign select_ln65_15_fu_1721_p3 = ((xor_ln1651_15_fu_1715_p2[0:0] == 1'b1) ? pool_window_V_10_fu_1674_p3 : pool_window_V_11_fu_1682_p3);

assign select_ln65_17_fu_1796_p3 = ((xor_ln1651_17_fu_1790_p2[0:0] == 1'b1) ? pool_window_V_12_fu_1753_p3 : pool_window_V_13_fu_1761_p3);

assign select_ln65_18_fu_1816_p3 = ((xor_ln1651_18_fu_1810_p2[0:0] == 1'b1) ? pool_window_V_14_fu_1769_p3 : pool_window_V_15_fu_1777_p3);

assign select_ln65_20_fu_1891_p3 = ((xor_ln1651_20_fu_1885_p2[0:0] == 1'b1) ? pool_window_V_16_fu_1848_p3 : pool_window_V_17_fu_1856_p3);

assign select_ln65_21_fu_1911_p3 = ((xor_ln1651_21_fu_1905_p2[0:0] == 1'b1) ? pool_window_V_18_fu_1864_p3 : pool_window_V_19_fu_1872_p3);

assign select_ln65_22_fu_1931_p3 = ((xor_ln1651_22_fu_1925_p2[0:0] == 1'b1) ? select_ln65_20_fu_1891_p3 : select_ln65_21_fu_1911_p3);

assign select_ln65_23_fu_1986_p3 = ((xor_ln1651_23_fu_1980_p2[0:0] == 1'b1) ? pool_window_V_20_fu_1943_p3 : pool_window_V_21_fu_1951_p3);

assign select_ln65_24_fu_2006_p3 = ((xor_ln1651_24_fu_2000_p2[0:0] == 1'b1) ? pool_window_V_22_fu_1959_p3 : pool_window_V_23_fu_1967_p3);

assign select_ln65_25_fu_2026_p3 = ((xor_ln1651_25_fu_2020_p2[0:0] == 1'b1) ? select_ln65_23_fu_1986_p3 : select_ln65_24_fu_2006_p3);

assign select_ln65_26_fu_2081_p3 = ((xor_ln1651_26_fu_2075_p2[0:0] == 1'b1) ? pool_window_V_24_fu_2038_p3 : pool_window_V_25_fu_2046_p3);

assign select_ln65_27_fu_2101_p3 = ((xor_ln1651_27_fu_2095_p2[0:0] == 1'b1) ? pool_window_V_26_fu_2054_p3 : pool_window_V_27_fu_2062_p3);

assign select_ln65_28_fu_2121_p3 = ((xor_ln1651_28_fu_2115_p2[0:0] == 1'b1) ? select_ln65_26_fu_2081_p3 : select_ln65_27_fu_2101_p3);

assign select_ln65_29_fu_2176_p3 = ((xor_ln1651_29_fu_2170_p2[0:0] == 1'b1) ? pool_window_V_28_fu_2133_p3 : pool_window_V_29_fu_2141_p3);

assign select_ln65_30_fu_2196_p3 = ((xor_ln1651_30_fu_2190_p2[0:0] == 1'b1) ? pool_window_V_30_fu_2149_p3 : pool_window_V_31_fu_2157_p3);

assign select_ln65_31_fu_2216_p3 = ((xor_ln1651_31_fu_2210_p2[0:0] == 1'b1) ? select_ln65_29_fu_2176_p3 : select_ln65_30_fu_2196_p3);

assign select_ln65_32_fu_2271_p3 = ((xor_ln1651_32_fu_2265_p2[0:0] == 1'b1) ? pool_window_V_32_fu_2228_p3 : pool_window_V_33_fu_2236_p3);

assign select_ln65_33_fu_2291_p3 = ((xor_ln1651_33_fu_2285_p2[0:0] == 1'b1) ? pool_window_V_34_fu_2244_p3 : pool_window_V_35_fu_2252_p3);

assign select_ln65_34_fu_2311_p3 = ((xor_ln1651_34_fu_2305_p2[0:0] == 1'b1) ? select_ln65_32_fu_2271_p3 : select_ln65_33_fu_2291_p3);

assign select_ln65_35_fu_2366_p3 = ((xor_ln1651_35_fu_2360_p2[0:0] == 1'b1) ? pool_window_V_36_fu_2323_p3 : pool_window_V_37_fu_2331_p3);

assign select_ln65_36_fu_2386_p3 = ((xor_ln1651_36_fu_2380_p2[0:0] == 1'b1) ? pool_window_V_38_fu_2339_p3 : pool_window_V_39_fu_2347_p3);

assign select_ln65_37_fu_2406_p3 = ((xor_ln1651_37_fu_2400_p2[0:0] == 1'b1) ? select_ln65_35_fu_2366_p3 : select_ln65_36_fu_2386_p3);

assign select_ln65_38_fu_2461_p3 = ((xor_ln1651_38_fu_2455_p2[0:0] == 1'b1) ? pool_window_V_40_fu_2418_p3 : pool_window_V_41_fu_2426_p3);

assign select_ln65_39_fu_2481_p3 = ((xor_ln1651_39_fu_2475_p2[0:0] == 1'b1) ? pool_window_V_42_fu_2434_p3 : pool_window_V_43_fu_2442_p3);

assign select_ln65_40_fu_2501_p3 = ((xor_ln1651_40_fu_2495_p2[0:0] == 1'b1) ? select_ln65_38_fu_2461_p3 : select_ln65_39_fu_2481_p3);

assign select_ln65_41_fu_2556_p3 = ((xor_ln1651_41_fu_2550_p2[0:0] == 1'b1) ? pool_window_V_44_fu_2513_p3 : pool_window_V_45_fu_2521_p3);

assign select_ln65_42_fu_2576_p3 = ((xor_ln1651_42_fu_2570_p2[0:0] == 1'b1) ? pool_window_V_46_fu_2529_p3 : pool_window_V_47_fu_2537_p3);

assign select_ln65_43_fu_2596_p3 = ((xor_ln1651_43_fu_2590_p2[0:0] == 1'b1) ? select_ln65_41_fu_2556_p3 : select_ln65_42_fu_2576_p3);

assign select_ln65_44_fu_2651_p3 = ((xor_ln1651_44_fu_2645_p2[0:0] == 1'b1) ? pool_window_V_48_fu_2608_p3 : pool_window_V_49_fu_2616_p3);

assign select_ln65_45_fu_2671_p3 = ((xor_ln1651_45_fu_2665_p2[0:0] == 1'b1) ? pool_window_V_50_fu_2624_p3 : pool_window_V_51_fu_2632_p3);

assign select_ln65_46_fu_2691_p3 = ((xor_ln1651_46_fu_2685_p2[0:0] == 1'b1) ? select_ln65_44_fu_2651_p3 : select_ln65_45_fu_2671_p3);

assign select_ln65_47_fu_2746_p3 = ((xor_ln1651_47_fu_2740_p2[0:0] == 1'b1) ? pool_window_V_52_fu_2703_p3 : pool_window_V_53_fu_2711_p3);

assign select_ln65_48_fu_2766_p3 = ((xor_ln1651_48_fu_2760_p2[0:0] == 1'b1) ? pool_window_V_54_fu_2719_p3 : pool_window_V_55_fu_2727_p3);

assign select_ln65_49_fu_2786_p3 = ((xor_ln1651_49_fu_2780_p2[0:0] == 1'b1) ? select_ln65_47_fu_2746_p3 : select_ln65_48_fu_2766_p3);

assign select_ln65_50_fu_2841_p3 = ((xor_ln1651_50_fu_2835_p2[0:0] == 1'b1) ? pool_window_V_56_fu_2798_p3 : pool_window_V_57_fu_2806_p3);

assign select_ln65_51_fu_2861_p3 = ((xor_ln1651_51_fu_2855_p2[0:0] == 1'b1) ? pool_window_V_58_fu_2814_p3 : pool_window_V_59_fu_2822_p3);

assign select_ln65_52_fu_2881_p3 = ((xor_ln1651_52_fu_2875_p2[0:0] == 1'b1) ? select_ln65_50_fu_2841_p3 : select_ln65_51_fu_2861_p3);

assign select_ln65_53_fu_2936_p3 = ((xor_ln1651_53_fu_2930_p2[0:0] == 1'b1) ? pool_window_V_60_fu_2893_p3 : pool_window_V_61_fu_2901_p3);

assign select_ln65_54_fu_2956_p3 = ((xor_ln1651_54_fu_2950_p2[0:0] == 1'b1) ? pool_window_V_62_fu_2909_p3 : pool_window_V_63_fu_2917_p3);

assign select_ln65_55_fu_2976_p3 = ((xor_ln1651_55_fu_2970_p2[0:0] == 1'b1) ? select_ln65_53_fu_2936_p3 : select_ln65_54_fu_2956_p3);

assign select_ln65_56_fu_3031_p3 = ((xor_ln1651_56_fu_3025_p2[0:0] == 1'b1) ? pool_window_V_64_fu_2988_p3 : pool_window_V_65_fu_2996_p3);

assign select_ln65_57_fu_3051_p3 = ((xor_ln1651_57_fu_3045_p2[0:0] == 1'b1) ? pool_window_V_66_fu_3004_p3 : pool_window_V_67_fu_3012_p3);

assign select_ln65_58_fu_3071_p3 = ((xor_ln1651_58_fu_3065_p2[0:0] == 1'b1) ? select_ln65_56_fu_3031_p3 : select_ln65_57_fu_3051_p3);

assign select_ln65_59_fu_3126_p3 = ((xor_ln1651_59_fu_3120_p2[0:0] == 1'b1) ? pool_window_V_68_fu_3083_p3 : pool_window_V_69_fu_3091_p3);

assign select_ln65_60_fu_3146_p3 = ((xor_ln1651_60_fu_3140_p2[0:0] == 1'b1) ? pool_window_V_70_fu_3099_p3 : pool_window_V_71_fu_3107_p3);

assign select_ln65_61_fu_3166_p3 = ((xor_ln1651_61_fu_3160_p2[0:0] == 1'b1) ? select_ln65_59_fu_3126_p3 : select_ln65_60_fu_3146_p3);

assign select_ln65_62_fu_3221_p3 = ((xor_ln1651_62_fu_3215_p2[0:0] == 1'b1) ? pool_window_V_72_fu_3178_p3 : pool_window_V_73_fu_3186_p3);

assign select_ln65_63_fu_3241_p3 = ((xor_ln1651_63_fu_3235_p2[0:0] == 1'b1) ? pool_window_V_74_fu_3194_p3 : pool_window_V_75_fu_3202_p3);

assign select_ln65_64_fu_3261_p3 = ((xor_ln1651_64_fu_3255_p2[0:0] == 1'b1) ? select_ln65_62_fu_3221_p3 : select_ln65_63_fu_3241_p3);

assign select_ln65_65_fu_3316_p3 = ((xor_ln1651_65_fu_3310_p2[0:0] == 1'b1) ? pool_window_V_76_fu_3273_p3 : pool_window_V_77_fu_3281_p3);

assign select_ln65_66_fu_3336_p3 = ((xor_ln1651_66_fu_3330_p2[0:0] == 1'b1) ? pool_window_V_78_fu_3289_p3 : pool_window_V_79_fu_3297_p3);

assign select_ln65_67_fu_3356_p3 = ((xor_ln1651_67_fu_3350_p2[0:0] == 1'b1) ? select_ln65_65_fu_3316_p3 : select_ln65_66_fu_3336_p3);

assign select_ln65_68_fu_3411_p3 = ((xor_ln1651_68_fu_3405_p2[0:0] == 1'b1) ? pool_window_V_80_fu_3368_p3 : pool_window_V_81_fu_3376_p3);

assign select_ln65_69_fu_3431_p3 = ((xor_ln1651_69_fu_3425_p2[0:0] == 1'b1) ? pool_window_V_82_fu_3384_p3 : pool_window_V_83_fu_3392_p3);

assign select_ln65_70_fu_3451_p3 = ((xor_ln1651_70_fu_3445_p2[0:0] == 1'b1) ? select_ln65_68_fu_3411_p3 : select_ln65_69_fu_3431_p3);

assign select_ln65_71_fu_3506_p3 = ((xor_ln1651_71_fu_3500_p2[0:0] == 1'b1) ? pool_window_V_84_fu_3463_p3 : pool_window_V_85_fu_3471_p3);

assign select_ln65_72_fu_3526_p3 = ((xor_ln1651_72_fu_3520_p2[0:0] == 1'b1) ? pool_window_V_86_fu_3479_p3 : pool_window_V_87_fu_3487_p3);

assign select_ln65_73_fu_3546_p3 = ((xor_ln1651_73_fu_3540_p2[0:0] == 1'b1) ? select_ln65_71_fu_3506_p3 : select_ln65_72_fu_3526_p3);

assign select_ln65_74_fu_3601_p3 = ((xor_ln1651_74_fu_3595_p2[0:0] == 1'b1) ? pool_window_V_88_fu_3558_p3 : pool_window_V_89_fu_3566_p3);

assign select_ln65_75_fu_3621_p3 = ((xor_ln1651_75_fu_3615_p2[0:0] == 1'b1) ? pool_window_V_90_fu_3574_p3 : pool_window_V_91_fu_3582_p3);

assign select_ln65_76_fu_3641_p3 = ((xor_ln1651_76_fu_3635_p2[0:0] == 1'b1) ? select_ln65_74_fu_3601_p3 : select_ln65_75_fu_3621_p3);

assign select_ln65_77_fu_3696_p3 = ((xor_ln1651_77_fu_3690_p2[0:0] == 1'b1) ? pool_window_V_92_fu_3653_p3 : pool_window_V_93_fu_3661_p3);

assign select_ln65_78_fu_3716_p3 = ((xor_ln1651_78_fu_3710_p2[0:0] == 1'b1) ? pool_window_V_94_fu_3669_p3 : pool_window_V_95_fu_3677_p3);

assign select_ln65_79_fu_3736_p3 = ((xor_ln1651_79_fu_3730_p2[0:0] == 1'b1) ? select_ln65_77_fu_3696_p3 : select_ln65_78_fu_3716_p3);

assign select_ln65_9_fu_1531_p3 = ((xor_ln1651_9_fu_1525_p2[0:0] == 1'b1) ? pool_window_V_2_fu_1484_p3 : pool_window_V_3_fu_1492_p3);

assign select_ln65_fu_1511_p3 = ((xor_ln1651_fu_1505_p2[0:0] == 1'b1) ? pool_window_V_fu_1468_p3 : pool_window_V_1_fu_1476_p3);

assign start_out = real_start;

assign trunc_ln247_fu_511_p1 = layer12_out_dout[5:0];

assign xor_ln1651_10_fu_1545_p2 = (icmp_ln1651_10_fu_1539_p2 ^ 1'd1);

assign xor_ln1651_11_fu_1600_p2 = (icmp_ln1651_11_fu_1594_p2 ^ 1'd1);

assign xor_ln1651_12_fu_1620_p2 = (icmp_ln1651_12_fu_1614_p2 ^ 1'd1);

assign xor_ln1651_13_fu_1640_p2 = (icmp_ln1651_13_fu_1634_p2 ^ 1'd1);

assign xor_ln1651_14_fu_1695_p2 = (icmp_ln1651_14_fu_1689_p2 ^ 1'd1);

assign xor_ln1651_15_fu_1715_p2 = (icmp_ln1651_15_fu_1709_p2 ^ 1'd1);

assign xor_ln1651_16_fu_1735_p2 = (icmp_ln1651_16_fu_1729_p2 ^ 1'd1);

assign xor_ln1651_17_fu_1790_p2 = (icmp_ln1651_17_fu_1784_p2 ^ 1'd1);

assign xor_ln1651_18_fu_1810_p2 = (icmp_ln1651_18_fu_1804_p2 ^ 1'd1);

assign xor_ln1651_19_fu_1830_p2 = (icmp_ln1651_19_fu_1824_p2 ^ 1'd1);

assign xor_ln1651_20_fu_1885_p2 = (icmp_ln1651_20_fu_1879_p2 ^ 1'd1);

assign xor_ln1651_21_fu_1905_p2 = (icmp_ln1651_21_fu_1899_p2 ^ 1'd1);

assign xor_ln1651_22_fu_1925_p2 = (icmp_ln1651_22_fu_1919_p2 ^ 1'd1);

assign xor_ln1651_23_fu_1980_p2 = (icmp_ln1651_23_fu_1974_p2 ^ 1'd1);

assign xor_ln1651_24_fu_2000_p2 = (icmp_ln1651_24_fu_1994_p2 ^ 1'd1);

assign xor_ln1651_25_fu_2020_p2 = (icmp_ln1651_25_fu_2014_p2 ^ 1'd1);

assign xor_ln1651_26_fu_2075_p2 = (icmp_ln1651_26_fu_2069_p2 ^ 1'd1);

assign xor_ln1651_27_fu_2095_p2 = (icmp_ln1651_27_fu_2089_p2 ^ 1'd1);

assign xor_ln1651_28_fu_2115_p2 = (icmp_ln1651_28_fu_2109_p2 ^ 1'd1);

assign xor_ln1651_29_fu_2170_p2 = (icmp_ln1651_29_fu_2164_p2 ^ 1'd1);

assign xor_ln1651_30_fu_2190_p2 = (icmp_ln1651_30_fu_2184_p2 ^ 1'd1);

assign xor_ln1651_31_fu_2210_p2 = (icmp_ln1651_31_fu_2204_p2 ^ 1'd1);

assign xor_ln1651_32_fu_2265_p2 = (icmp_ln1651_32_fu_2259_p2 ^ 1'd1);

assign xor_ln1651_33_fu_2285_p2 = (icmp_ln1651_33_fu_2279_p2 ^ 1'd1);

assign xor_ln1651_34_fu_2305_p2 = (icmp_ln1651_34_fu_2299_p2 ^ 1'd1);

assign xor_ln1651_35_fu_2360_p2 = (icmp_ln1651_35_fu_2354_p2 ^ 1'd1);

assign xor_ln1651_36_fu_2380_p2 = (icmp_ln1651_36_fu_2374_p2 ^ 1'd1);

assign xor_ln1651_37_fu_2400_p2 = (icmp_ln1651_37_fu_2394_p2 ^ 1'd1);

assign xor_ln1651_38_fu_2455_p2 = (icmp_ln1651_38_fu_2449_p2 ^ 1'd1);

assign xor_ln1651_39_fu_2475_p2 = (icmp_ln1651_39_fu_2469_p2 ^ 1'd1);

assign xor_ln1651_40_fu_2495_p2 = (icmp_ln1651_40_fu_2489_p2 ^ 1'd1);

assign xor_ln1651_41_fu_2550_p2 = (icmp_ln1651_41_fu_2544_p2 ^ 1'd1);

assign xor_ln1651_42_fu_2570_p2 = (icmp_ln1651_42_fu_2564_p2 ^ 1'd1);

assign xor_ln1651_43_fu_2590_p2 = (icmp_ln1651_43_fu_2584_p2 ^ 1'd1);

assign xor_ln1651_44_fu_2645_p2 = (icmp_ln1651_44_fu_2639_p2 ^ 1'd1);

assign xor_ln1651_45_fu_2665_p2 = (icmp_ln1651_45_fu_2659_p2 ^ 1'd1);

assign xor_ln1651_46_fu_2685_p2 = (icmp_ln1651_46_fu_2679_p2 ^ 1'd1);

assign xor_ln1651_47_fu_2740_p2 = (icmp_ln1651_47_fu_2734_p2 ^ 1'd1);

assign xor_ln1651_48_fu_2760_p2 = (icmp_ln1651_48_fu_2754_p2 ^ 1'd1);

assign xor_ln1651_49_fu_2780_p2 = (icmp_ln1651_49_fu_2774_p2 ^ 1'd1);

assign xor_ln1651_50_fu_2835_p2 = (icmp_ln1651_50_fu_2829_p2 ^ 1'd1);

assign xor_ln1651_51_fu_2855_p2 = (icmp_ln1651_51_fu_2849_p2 ^ 1'd1);

assign xor_ln1651_52_fu_2875_p2 = (icmp_ln1651_52_fu_2869_p2 ^ 1'd1);

assign xor_ln1651_53_fu_2930_p2 = (icmp_ln1651_53_fu_2924_p2 ^ 1'd1);

assign xor_ln1651_54_fu_2950_p2 = (icmp_ln1651_54_fu_2944_p2 ^ 1'd1);

assign xor_ln1651_55_fu_2970_p2 = (icmp_ln1651_55_fu_2964_p2 ^ 1'd1);

assign xor_ln1651_56_fu_3025_p2 = (icmp_ln1651_56_fu_3019_p2 ^ 1'd1);

assign xor_ln1651_57_fu_3045_p2 = (icmp_ln1651_57_fu_3039_p2 ^ 1'd1);

assign xor_ln1651_58_fu_3065_p2 = (icmp_ln1651_58_fu_3059_p2 ^ 1'd1);

assign xor_ln1651_59_fu_3120_p2 = (icmp_ln1651_59_fu_3114_p2 ^ 1'd1);

assign xor_ln1651_60_fu_3140_p2 = (icmp_ln1651_60_fu_3134_p2 ^ 1'd1);

assign xor_ln1651_61_fu_3160_p2 = (icmp_ln1651_61_fu_3154_p2 ^ 1'd1);

assign xor_ln1651_62_fu_3215_p2 = (icmp_ln1651_62_fu_3209_p2 ^ 1'd1);

assign xor_ln1651_63_fu_3235_p2 = (icmp_ln1651_63_fu_3229_p2 ^ 1'd1);

assign xor_ln1651_64_fu_3255_p2 = (icmp_ln1651_64_fu_3249_p2 ^ 1'd1);

assign xor_ln1651_65_fu_3310_p2 = (icmp_ln1651_65_fu_3304_p2 ^ 1'd1);

assign xor_ln1651_66_fu_3330_p2 = (icmp_ln1651_66_fu_3324_p2 ^ 1'd1);

assign xor_ln1651_67_fu_3350_p2 = (icmp_ln1651_67_fu_3344_p2 ^ 1'd1);

assign xor_ln1651_68_fu_3405_p2 = (icmp_ln1651_68_fu_3399_p2 ^ 1'd1);

assign xor_ln1651_69_fu_3425_p2 = (icmp_ln1651_69_fu_3419_p2 ^ 1'd1);

assign xor_ln1651_70_fu_3445_p2 = (icmp_ln1651_70_fu_3439_p2 ^ 1'd1);

assign xor_ln1651_71_fu_3500_p2 = (icmp_ln1651_71_fu_3494_p2 ^ 1'd1);

assign xor_ln1651_72_fu_3520_p2 = (icmp_ln1651_72_fu_3514_p2 ^ 1'd1);

assign xor_ln1651_73_fu_3540_p2 = (icmp_ln1651_73_fu_3534_p2 ^ 1'd1);

assign xor_ln1651_74_fu_3595_p2 = (icmp_ln1651_74_fu_3589_p2 ^ 1'd1);

assign xor_ln1651_75_fu_3615_p2 = (icmp_ln1651_75_fu_3609_p2 ^ 1'd1);

assign xor_ln1651_76_fu_3635_p2 = (icmp_ln1651_76_fu_3629_p2 ^ 1'd1);

assign xor_ln1651_77_fu_3690_p2 = (icmp_ln1651_77_fu_3684_p2 ^ 1'd1);

assign xor_ln1651_78_fu_3710_p2 = (icmp_ln1651_78_fu_3704_p2 ^ 1'd1);

assign xor_ln1651_79_fu_3730_p2 = (icmp_ln1651_79_fu_3724_p2 ^ 1'd1);

assign xor_ln1651_9_fu_1525_p2 = (icmp_ln1651_9_fu_1519_p2 ^ 1'd1);

assign xor_ln1651_fu_1505_p2 = (icmp_ln1651_fu_1499_p2 ^ 1'd1);

assign zext_ln184_1_fu_1654_p1 = res_pack_data_1_fu_1646_p3;

assign zext_ln184_2_fu_1749_p1 = res_pack_data_2_fu_1741_p3;

assign zext_ln184_3_fu_1844_p1 = res_pack_data_3_fu_1836_p3;

assign zext_ln184_fu_1559_p1 = res_pack_data_fu_1551_p3;

assign zext_ln837_10_fu_2889_p1 = select_ln65_52_fu_2881_p3;

assign zext_ln837_11_fu_2984_p1 = select_ln65_55_fu_2976_p3;

assign zext_ln837_12_fu_3079_p1 = select_ln65_58_fu_3071_p3;

assign zext_ln837_13_fu_3174_p1 = select_ln65_61_fu_3166_p3;

assign zext_ln837_14_fu_3269_p1 = select_ln65_64_fu_3261_p3;

assign zext_ln837_15_fu_3364_p1 = select_ln65_67_fu_3356_p3;

assign zext_ln837_16_fu_3459_p1 = select_ln65_70_fu_3451_p3;

assign zext_ln837_17_fu_3554_p1 = select_ln65_73_fu_3546_p3;

assign zext_ln837_18_fu_3649_p1 = select_ln65_76_fu_3641_p3;

assign zext_ln837_1_fu_2034_p1 = select_ln65_25_fu_2026_p3;

assign zext_ln837_2_fu_2129_p1 = select_ln65_28_fu_2121_p3;

assign zext_ln837_3_fu_2224_p1 = select_ln65_31_fu_2216_p3;

assign zext_ln837_4_fu_2319_p1 = select_ln65_34_fu_2311_p3;

assign zext_ln837_5_fu_2414_p1 = select_ln65_37_fu_2406_p3;

assign zext_ln837_6_fu_2509_p1 = select_ln65_40_fu_2501_p3;

assign zext_ln837_7_fu_2604_p1 = select_ln65_43_fu_2596_p3;

assign zext_ln837_8_fu_2699_p1 = select_ln65_46_fu_2691_p3;

assign zext_ln837_9_fu_2794_p1 = select_ln65_49_fu_2786_p3;

assign zext_ln837_fu_1939_p1 = select_ln65_22_fu_1931_p3;

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s
