\hypertarget{structgio_base}{}\doxysection{Структура gio\+Base}
\label{structgio_base}\index{gioBase@{gioBase}}


GIO Base Register Definition.  




{\ttfamily \#include $<$reg\+\_\+gio.\+h$>$}

\doxysubsection*{Поля данных}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structgio_base_acbc9fe1acf08000ba68ea5e70b6b14fa}{GCR0}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a5b710dde2daddd0da3ff1690218407c8}{rsvd}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a69af8ece4c9ca6efe28c1858f83b01d1}{INTDET}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a475e188857e64a2181096a87b1f14bac}{POL}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a6fa0093604562c59ec3d81bb5b283888}{ENASET}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a6fdc0422f54b261e2bb2496c6747741c}{ENACLR}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a4aef2d6388e52fa9e03b1b9c6e232a6e}{LVLSET}}
\item 
uint32 \mbox{\hyperlink{structgio_base_aba1a9837dea72b12aaae2204b307443d}{LVLCLR}}
\item 
uint32 \mbox{\hyperlink{structgio_base_ae5fc990881754e81bfe12fb2694f1de3}{FLG}}
\item 
uint32 \mbox{\hyperlink{structgio_base_ab3dcf07bd247959e26448f588c0ecf73}{OFF1}}
\item 
uint32 \mbox{\hyperlink{structgio_base_ac202aaaf9aff64254b675889b753f426}{OFF2}}
\item 
uint32 \mbox{\hyperlink{structgio_base_a69b10dbb472c3d9c590ff2d71beb1a15}{EMU1}}
\item 
uint32 \mbox{\hyperlink{structgio_base_af3217ee2c7569b288bfca2cd7cfc7c66}{EMU2}}
\end{DoxyCompactItemize}


\doxysubsection{Подробное описание}
GIO Base Register Definition. 

This structure is used to access the GIO module registers. 

\doxysubsection{Поля}
\mbox{\Hypertarget{structgio_base_a69b10dbb472c3d9c590ff2d71beb1a15}\label{structgio_base_a69b10dbb472c3d9c590ff2d71beb1a15}} 
\index{gioBase@{gioBase}!EMU1@{EMU1}}
\index{EMU1@{EMU1}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{EMU1}{EMU1}}
{\footnotesize\ttfamily uint32 EMU1}

0x002C\+: Emulation 1 Register \mbox{\Hypertarget{structgio_base_af3217ee2c7569b288bfca2cd7cfc7c66}\label{structgio_base_af3217ee2c7569b288bfca2cd7cfc7c66}} 
\index{gioBase@{gioBase}!EMU2@{EMU2}}
\index{EMU2@{EMU2}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{EMU2}{EMU2}}
{\footnotesize\ttfamily uint32 EMU2}

0x0030\+: Emulation 2 Register \mbox{\Hypertarget{structgio_base_a6fdc0422f54b261e2bb2496c6747741c}\label{structgio_base_a6fdc0422f54b261e2bb2496c6747741c}} 
\index{gioBase@{gioBase}!ENACLR@{ENACLR}}
\index{ENACLR@{ENACLR}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{ENACLR}{ENACLR}}
{\footnotesize\ttfamily uint32 ENACLR}

0x0014\+: Interrupt Enable Clear Register \mbox{\Hypertarget{structgio_base_a6fa0093604562c59ec3d81bb5b283888}\label{structgio_base_a6fa0093604562c59ec3d81bb5b283888}} 
\index{gioBase@{gioBase}!ENASET@{ENASET}}
\index{ENASET@{ENASET}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{ENASET}{ENASET}}
{\footnotesize\ttfamily uint32 ENASET}

0x0010\+: Interrupt Enable Set Register \mbox{\Hypertarget{structgio_base_ae5fc990881754e81bfe12fb2694f1de3}\label{structgio_base_ae5fc990881754e81bfe12fb2694f1de3}} 
\index{gioBase@{gioBase}!FLG@{FLG}}
\index{FLG@{FLG}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{FLG}{FLG}}
{\footnotesize\ttfamily uint32 FLG}

0x0020\+: Interrupt Flag Register \mbox{\Hypertarget{structgio_base_acbc9fe1acf08000ba68ea5e70b6b14fa}\label{structgio_base_acbc9fe1acf08000ba68ea5e70b6b14fa}} 
\index{gioBase@{gioBase}!GCR0@{GCR0}}
\index{GCR0@{GCR0}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{GCR0}{GCR0}}
{\footnotesize\ttfamily uint32 GCR0}

0x0000\+: Global Control Register \mbox{\Hypertarget{structgio_base_a69af8ece4c9ca6efe28c1858f83b01d1}\label{structgio_base_a69af8ece4c9ca6efe28c1858f83b01d1}} 
\index{gioBase@{gioBase}!INTDET@{INTDET}}
\index{INTDET@{INTDET}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{INTDET}{INTDET}}
{\footnotesize\ttfamily uint32 INTDET}

0x0008\+: Interrupt Detect Register \mbox{\Hypertarget{structgio_base_aba1a9837dea72b12aaae2204b307443d}\label{structgio_base_aba1a9837dea72b12aaae2204b307443d}} 
\index{gioBase@{gioBase}!LVLCLR@{LVLCLR}}
\index{LVLCLR@{LVLCLR}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{LVLCLR}{LVLCLR}}
{\footnotesize\ttfamily uint32 LVLCLR}

0x001C\+: Interrupt Priority Clear Register \mbox{\Hypertarget{structgio_base_a4aef2d6388e52fa9e03b1b9c6e232a6e}\label{structgio_base_a4aef2d6388e52fa9e03b1b9c6e232a6e}} 
\index{gioBase@{gioBase}!LVLSET@{LVLSET}}
\index{LVLSET@{LVLSET}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{LVLSET}{LVLSET}}
{\footnotesize\ttfamily uint32 LVLSET}

0x0018\+: Interrupt Priority Set Register \mbox{\Hypertarget{structgio_base_ab3dcf07bd247959e26448f588c0ecf73}\label{structgio_base_ab3dcf07bd247959e26448f588c0ecf73}} 
\index{gioBase@{gioBase}!OFF1@{OFF1}}
\index{OFF1@{OFF1}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{OFF1}{OFF1}}
{\footnotesize\ttfamily uint32 OFF1}

0x0024\+: Interrupt Offset A Register \mbox{\Hypertarget{structgio_base_ac202aaaf9aff64254b675889b753f426}\label{structgio_base_ac202aaaf9aff64254b675889b753f426}} 
\index{gioBase@{gioBase}!OFF2@{OFF2}}
\index{OFF2@{OFF2}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{OFF2}{OFF2}}
{\footnotesize\ttfamily uint32 OFF2}

0x0028\+: Interrupt Offset B Register \mbox{\Hypertarget{structgio_base_a475e188857e64a2181096a87b1f14bac}\label{structgio_base_a475e188857e64a2181096a87b1f14bac}} 
\index{gioBase@{gioBase}!POL@{POL}}
\index{POL@{POL}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily uint32 POL}

0x000C\+: Interrupt Polarity Register \mbox{\Hypertarget{structgio_base_a5b710dde2daddd0da3ff1690218407c8}\label{structgio_base_a5b710dde2daddd0da3ff1690218407c8}} 
\index{gioBase@{gioBase}!rsvd@{rsvd}}
\index{rsvd@{rsvd}!gioBase@{gioBase}}
\doxysubsubsection{\texorpdfstring{rsvd}{rsvd}}
{\footnotesize\ttfamily uint32 rsvd}

0x0004\+: Reserved 

Объявления и описания членов структуры находятся в файле\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{reg__gio_8h}{reg\+\_\+gio.\+h}}\end{DoxyCompactItemize}
