CADENCE IHNL010713

16nm inv_1xt schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds0
16nm TH44 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds1
16nm inv_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds2
16nm Martin_Sum schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds3
16nm Martin_Carry schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds4
16nm nor_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds5
16nm or_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds6
16nm Martin_Add schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds7
16nm Martin_Add4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds8
16nm TH22 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds9
16nm nand_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds10
16nm Martin_Add32 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 0 cds11
16nm_Tests Martin32_Test schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests Martin32_Test config 1 cds12