/*
 * Copyright (c) 2024 Jianxiong Gu <jianxiong.gu@outlook.com>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __CH641_PINCTRL_H__
#define __CH641_PINCTRL_H__

#define CH641_PINMUX_PORT_PA 0
#define CH641_PINMUX_PORT_PB 1

#define CH641_PINMUX_I2C1_RM    0
#define CH641_PINMUX_USART1_RM  2
#define CH641_PINMUX_TIM1_RM    6
#define CH641_PINMUX_TIM2_RM    8

/* Port number with 0-1 */
#define CH641_PINCTRL_PORT_SHIFT    0
/* Pin number 0-15 */
#define CH641_PINCTRL_PIN_SHIFT     2
/* Base remap bit 0-31 */
#define CH641_PINCTRL_RM_BASE_SHIFT 6
/* Function remapping ID 0-3 */
#define CH641_PINCTRL_RM_SHIFT      11

#define CH641_PINMUX_DEFINE(port, pin, rm, remapping)                                           \
	((CH641_PINMUX_PORT_##port << CH641_PINCTRL_PORT_SHIFT) |                               \
	 (pin << CH641_PINCTRL_PIN_SHIFT) |                                                     \
	 (CH641_PINMUX_##rm##_RM << CH641_PINCTRL_RM_BASE_SHIFT) |                              \
	 (remapping << CH641_PINCTRL_RM_SHIFT))

#define TIM1_ETR_PB9_0   CH641_PINMUX_DEFINE(PB,  9, TIM1, 0)
#define TIM1_ETR_PB9_1   CH641_PINMUX_DEFINE(PB,  9, TIM1, 1)
#define TIM1_CH1_PB2_0   CH641_PINMUX_DEFINE(PB,  2, TIM1, 0)
#define TIM1_CH1_PB2_1   CH641_PINMUX_DEFINE(PB,  2, TIM1, 1)
#define TIM1_CH2_PB3_0   CH641_PINMUX_DEFINE(PB,  3, TIM1, 0)
#define TIM1_CH2_PB3_1   CH641_PINMUX_DEFINE(PB,  3, TIM1, 1)
#define TIM1_CH3_PB4_0   CH641_PINMUX_DEFINE(PB,  4, TIM1, 0)
#define TIM1_CH3_PB4_1   CH641_PINMUX_DEFINE(PB,  4, TIM1, 1)
#define TIM1_BKIN_PA15_0 CH641_PINMUX_DEFINE(PA, 15, TIM1, 0)
#define TIM1_BKIN_PA15_1 CH641_PINMUX_DEFINE(PA, 15, TIM1, 1)
#define TIM1_CH1N_PA2_0  CH641_PINMUX_DEFINE(PA,  2, TIM1, 0)
#define TIM1_CH1N_PB4_1  CH641_PINMUX_DEFINE(PB,  4, TIM1, 1)
#define TIM1_CH2N_PA3_0  CH641_PINMUX_DEFINE(PA,  3, TIM1, 0)
#define TIM1_CH2N_PB5_1  CH641_PINMUX_DEFINE(PB,  5, TIM1, 1)
#define TIM1_CH3N_PA4_0  CH641_PINMUX_DEFINE(PA,  4, TIM1, 0)
#define TIM1_CH3N_PA4_1  CH641_PINMUX_DEFINE(PA,  4, TIM1, 1)

#define TIM2_CH1_PA5_0  CH641_PINMUX_DEFINE(PA, 5, TIM2, 0)
#define TIM2_CH1_PA5_1  CH641_PINMUX_DEFINE(PA, 5, TIM2, 1)
#define TIM2_CH1_PA5_2  CH641_PINMUX_DEFINE(PA, 5, TIM2, 2)
#define TIM2_CH1_PA5_3  CH641_PINMUX_DEFINE(PA, 5, TIM2, 3)
#define TIM2_CH2_PA9_0  CH641_PINMUX_DEFINE(PA, 9, TIM2, 0)
#define TIM2_CH2_PA4_1  CH641_PINMUX_DEFINE(PA, 4, TIM2, 1)
#define TIM2_CH2_PA9_2  CH641_PINMUX_DEFINE(PA, 9, TIM2, 2)
#define TIM2_CH2_PA4_3  CH641_PINMUX_DEFINE(PA, 4, TIM2, 3)
#define TIM2_CH1N_PA7_0 CH641_PINMUX_DEFINE(PA, 7, TIM2, 0)
#define TIM2_CH1N_PA7_1 CH641_PINMUX_DEFINE(PA, 7, TIM2, 1)
#define TIM2_CH1N_PB5_2 CH641_PINMUX_DEFINE(PB, 5, TIM2, 2)
#define TIM2_CH1N_PB5_3 CH641_PINMUX_DEFINE(PB, 5, TIM2, 3)
#define TIM2_CH2N_PA8_0 CH641_PINMUX_DEFINE(PA, 8, TIM2, 0)
#define TIM2_CH2N_PA8_1 CH641_PINMUX_DEFINE(PA, 8, TIM2, 1)
#define TIM2_CH2N_PB4_2 CH641_PINMUX_DEFINE(PB, 4, TIM2, 2)
#define TIM2_CH2N_PB4_3 CH641_PINMUX_DEFINE(PB, 4, TIM2, 3)

#define USART1_TX_PA11_0  CH641_PINMUX_DEFINE(PA, 11, USART1, 0)
#define USART1_TX_PB1_1   CH641_PINMUX_DEFINE(PB,  1, USART1, 1)
#define USART1_TX_PA0_2   CH641_PINMUX_DEFINE(PA,  0, USART1, 2)
#define USART1_TX_PA1_3   CH641_PINMUX_DEFINE(PA,  1, USART1, 3)
#define USART1_TX_PA2_4   CH641_PINMUX_DEFINE(PA,  2, USART1, 4)
#define USART1_RX_PA12_0  CH641_PINMUX_DEFINE(PA, 12, USART1, 0)
#define USART1_RX_PB0_1   CH641_PINMUX_DEFINE(PB,  0, USART1, 1)
#define USART1_RX_PA1_2   CH641_PINMUX_DEFINE(PA,  1, USART1, 2)
#define USART1_RX_PA0_3   CH641_PINMUX_DEFINE(PA,  0, USART1, 3)
#define USART1_RX_PA3_4   CH641_PINMUX_DEFINE(PA,  3, USART1, 4)
#define USART1_CTS_PA13_0 CH641_PINMUX_DEFINE(PA, 13, USART1, 0)
#define USART1_CTS_PA13_1 CH641_PINMUX_DEFINE(PA, 13, USART1, 1)
#define USART1_CTS_PA13_2 CH641_PINMUX_DEFINE(PA, 13, USART1, 2)
#define USART1_CTS_PA13_3 CH641_PINMUX_DEFINE(PA, 13, USART1, 3)
#define USART1_CTS_PA13_4 CH641_PINMUX_DEFINE(PA, 13, USART1, 4)
#define USART1_RTS_PA14_0 CH641_PINMUX_DEFINE(PA, 14, USART1, 0)
#define USART1_RTS_PA14_1 CH641_PINMUX_DEFINE(PA, 14, USART1, 1)
#define USART1_RTS_PA14_2 CH641_PINMUX_DEFINE(PA, 14, USART1, 2)
#define USART1_RTS_PA14_3 CH641_PINMUX_DEFINE(PA, 14, USART1, 3)
#define USART1_RTS_PA14_4 CH641_PINMUX_DEFINE(PA, 14, USART1, 4)

#define I2C1_SCL_PA13_0 CH641_PINMUX_DEFINE(PA, 13, I2C1, 0)
#define I2C1_SCL_PA2_1  CH641_PINMUX_DEFINE(PA,  2, I2C1, 1)
#define I2C1_SCL_PA11_2 CH641_PINMUX_DEFINE(PA, 11, I2C1, 2)
#define I2C1_SDA_PA14_0 CH641_PINMUX_DEFINE(PA, 14, I2C1, 0)
#define I2C1_SDA_PA3_1  CH641_PINMUX_DEFINE(PA,  3, I2C1, 1)
#define I2C1_SDA_PA12_2 CH641_PINMUX_DEFINE(PA, 12, I2C1, 2)

#endif /* __CH641_PINCTRL_H__ */
