
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/kien/openlane2/MARCO/decode_all/hdl/decode_all.v
Parsing SystemVerilog input from `/home/kien/openlane2/MARCO/decode_all/hdl/decode_all.v' to AST representation.
Storing AST representation for module `$abstract\decode_all'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v
Parsing SystemVerilog input from `/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v' to AST representation.
Storing AST representation for module `$abstract\decode_led'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

5. Executing AST frontend in derive mode using pre-parsed AST for module `\decode_all'.
Generating RTLIL representation for module `\decode_all'.

5.1. Analyzing design hierarchy..
Top module:  \decode_all

5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\decode_led'.
Generating RTLIL representation for module `\decode_led'.
Note: Assuming pure combinatorial block at /home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36.1-69.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71.1-104.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

5.3. Analyzing design hierarchy..
Top module:  \decode_all
Used module:     \decode_led

5.4. Analyzing design hierarchy..
Top module:  \decode_all
Used module:     \decode_led
Removing unused module `$abstract\decode_led'.
Removing unused module `$abstract\decode_all'.
Removed 2 unused modules.
Renaming module decode_all to decode_all.

6. Generating Graphviz representation of design.
Writing dot description to `/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/hierarchy.dot'.
Dumping module decode_all to page 1.

7. Executing TRIBUF pass.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \decode_all
Used module:     \decode_led

8.2. Analyzing design hierarchy..
Top module:  \decode_all
Used module:     \decode_led
Removed 0 unused modules.

9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71$31 in module decode_led.
Marked 1 switch rules as full_case in process $proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36$30 in module decode_led.
Removed a total of 0 dead cases.

11. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

12. Executing PROC_INIT pass (extract init attributes).

13. Executing PROC_ARST pass (detect async resets in processes).

14. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.

15. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71$31'.
     1/1: $1\led_2[6:0]
Creating decoders for process `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36$30'.
     1/1: $1\led_1[6:0]

16. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\decode_led.\led_2' from process `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71$31'.
No latch inferred for signal `\decode_led.\led_1' from process `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36$30'.

17. Executing PROC_DFF pass (convert process syncs to FFs).

18. Executing PROC_MEMWR pass (convert process memory writes to cells).

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71$31'.
Removing empty process `decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:71$31'.
Found and cleaned up 1 empty switch in `\decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36$30'.
Removing empty process `decode_led.$proc$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:36$30'.
Cleaned up 2 empty switches.

20. Executing CHECK pass (checking for obvious problems).
Checking module decode_all...
Checking module decode_led...
Found and reported 0 problems.

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
Optimizing module decode_led.

22. Executing FLATTEN pass (flatten design).
Deleting now unused module decode_led.
<suppressed ~6 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~36 debug messages>

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 90 unused wires.
<suppressed ~31 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

30. Executing OPT_DFF pass (perform DFF optimizations).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

33. Rerunning OPT passes. (Maybe there is more to do…)

34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

37. Executing OPT_DFF pass (perform DFF optimizations).

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

40. Executing FSM pass (extract and optimize FSM).

40.1. Executing FSM_DETECT pass (finding FSMs in design).

40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

46. Executing OPT_DFF pass (perform DFF optimizations).

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

49. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_day_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_day_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_hour_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_hour_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_min_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_min_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_month_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_month_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_sec_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_sec_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_year_inst.$auto$mem.cc:328:emit$35 ($flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33).
Removed top 28 address bits (of 32) from memory init port decode_all.$flatten\decode_led_year_inst.$auto$mem.cc:328:emit$39 ($flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29 ($add).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26 ($mux).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port A of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23 ($mux).
Removed top 31 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18 ($mux).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
Removed top 28 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 28 bits (of 32) from port Y of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 1 bits (of 5) from port A of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 2 bits (of 5) from port B of cell decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
Removed top 27 bits (of 32) from port B of cell decode_all.$flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge).
Removed top 2 bits (of 5) from port Y of cell decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:28$6 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4 ($mux).
Removed top 28 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3 ($mux).
Removed top 29 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2 ($mux).
Removed top 30 bits (of 32) from mux cell decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1 ($mux).
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 1 bits (of 5) from wire decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$22_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26_Y.
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26_Y.
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26_Y.
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y.
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26_Y.
Removed top 2 bits (of 5) from wire decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27_Y.
Removed top 28 bits (of 32) from wire decode_all.$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14_Y.
Removed top 31 bits (of 32) from wire decode_all.$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$26_Y.

50. Executing PEEPOPT pass (run peephole optimizers).

51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

52. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module decode_all:
  creating $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 ($add).
  creating $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
  creating $macc model for $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  creating $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 ($add).
  creating $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
  creating $macc model for $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
  creating $macc model for $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  creating $macc model for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
  creating $macc model for $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$12 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29 ($add).
  creating $macc model for $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14 ($sub).
  creating $macc model for $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16 ($sub).
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29.
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29.
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$12.
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$12.
  merging $macc model for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 into $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$12.
  merging $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 into $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27.
  merging $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 into $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11.
  merging $macc model for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 into $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11.
  merging $macc model for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$25 into $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27.
  merging $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10 into $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11.
  merging $macc model for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 into $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11.
  merging $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 into $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10.
  merging $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$8 into $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9.
  merging $macc model for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9 into $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10.
  creating $alu model for $macc $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $alu model for $macc $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $alu model for $macc $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $alu model for $macc $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $alu model for $macc $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27.
  creating $alu model for $macc $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $alu model for $macc $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27.
  creating $alu model for $macc $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16.
  creating $alu model for $macc $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14.
  creating $alu model for $macc $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7.
  creating $macc cell for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11: $auto$alumacc.cc:365:replace_macc$78
  creating $macc cell for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10: $auto$alumacc.cc:365:replace_macc$79
  creating $macc cell for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27: $auto$alumacc.cc:365:replace_macc$80
  creating $macc cell for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$12: $auto$alumacc.cc:365:replace_macc$81
  creating $macc cell for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$9: $auto$alumacc.cc:365:replace_macc$82
  creating $macc cell for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27: $auto$alumacc.cc:365:replace_macc$83
  creating $macc cell for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$29: $auto$alumacc.cc:365:replace_macc$84
  creating $macc cell for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$11: $auto$alumacc.cc:365:replace_macc$85
  creating $macc cell for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$10: $auto$alumacc.cc:365:replace_macc$86
  creating $alu model for $flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu model for $flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu model for $flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu model for $flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu model for $flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu model for $flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13 ($ge): new $alu
  creating $alu model for $flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15 ($ge): new $alu
  creating $alu cell for $flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$99
  creating $alu cell for $flatten\decode_led_year_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$108
  creating $alu cell for $flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$117
  creating $alu cell for $flatten\decode_led_sec_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$126
  creating $alu cell for $flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$135
  creating $alu cell for $flatten\decode_led_month_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$144
  creating $alu cell for $flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$153
  creating $alu cell for $flatten\decode_led_min_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$162
  creating $alu cell for $flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$171
  creating $alu cell for $flatten\decode_led_hour_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$180
  creating $alu cell for $flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$15: $auto$alumacc.cc:485:replace_alu$189
  creating $alu cell for $flatten\decode_led_day_inst.$ge$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$13: $auto$alumacc.cc:485:replace_alu$198
  creating $alu cell for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$207
  creating $alu cell for $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$210
  creating $alu cell for $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$213
  creating $alu cell for $flatten\decode_led_day_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27: $auto$alumacc.cc:485:replace_alu$216
  creating $alu cell for $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$219
  creating $alu cell for $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$222
  creating $alu cell for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$225
  creating $alu cell for $flatten\decode_led_hour_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$27: $auto$alumacc.cc:485:replace_alu$228
  creating $alu cell for $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$231
  creating $alu cell for $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$234
  creating $alu cell for $flatten\decode_led_min_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$237
  creating $alu cell for $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$240
  creating $alu cell for $flatten\decode_led_sec_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$243
  creating $alu cell for $flatten\decode_led_year_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$246
  creating $alu cell for $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$249
  creating $alu cell for $flatten\decode_led_min_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$252
  creating $alu cell for $flatten\decode_led_month_inst.$add$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:30$7: $auto$alumacc.cc:485:replace_alu$255
  creating $alu cell for $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$258
  creating $alu cell for $flatten\decode_led_month_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16: $auto$alumacc.cc:485:replace_alu$261
  creating $alu cell for $flatten\decode_led_sec_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$14: $auto$alumacc.cc:485:replace_alu$264
  created 32 $alu and 9 $macc cells.

53. Executing SHARE pass (SAT-based resource sharing).

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

59. Executing OPT_DFF pass (perform DFF optimizations).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 19 unused cells and 31 unused wires.
<suppressed ~20 debug messages>

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

62. Rerunning OPT passes. (Maybe there is more to do…)

63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

66. Executing OPT_DFF pass (perform DFF optimizations).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

69. Executing MEMORY pass.

69.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

69.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

69.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

69.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

69.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no output FF found.
Checking read port `$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no output FF found.
Checking read port address `$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33'[0] in module `\decode_all': no address FF found.
Checking read port address `$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37'[0] in module `\decode_all': no address FF found.

69.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

69.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

69.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

69.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

69.10. Executing MEMORY_COLLECT pass (generating $mem cells).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~23 debug messages>

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

73. Executing OPT_DFF pass (perform DFF optimizations).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 12 unused cells and 29 unused wires.
<suppressed ~13 debug messages>

75. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37 in module \decode_all:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~48 debug messages>

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$708:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0]
      New connections: $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [6:1] = { 1'1 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$675:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658 [4]
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658 [6:5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$672:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [1] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [6:4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [2] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [0] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$669:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655 [1:0]
      New connections: $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655 [6:2] = { 3'001 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$666:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [2] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [6:5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$663:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0]
      New connections: $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [6:1] = { 1'1 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$762:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [1] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [6:4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [2] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [0] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$630:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613 [4]
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613 [6:5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$627:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [1] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [6:4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [2] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [0] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$624:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610 [1:0]
      New connections: $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610 [6:2] = { 3'001 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$621:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [2] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [6:5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$618:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0]
      New connections: $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [6:1] = { 1'1 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$585:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568 [4]
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568 [6:5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$582:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [1] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [6:4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [2] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [0] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$579:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565 [1:0]
      New connections: $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565 [6:2] = { 3'001 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$576:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [2] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [6:5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$573:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0]
      New connections: $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [6:1] = { 1'1 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$720:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703 [4]
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703 [6:5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$852:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [1] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [6:4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [2] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [0] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$540:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523 [4]
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523 [6:5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$537:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [1] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [6:4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [2] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [0] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$534:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520 [1:0]
      New connections: $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520 [6:2] = { 3'001 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$531:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [2] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [6:5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$528:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0]
      New connections: $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [6:1] = { 1'1 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$855:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838 [4]
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838 [6:5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$846:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [2] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [6:5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$843:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0]
      New connections: $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [6:1] = { 1'1 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$495:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478 [4]
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478 [6:5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$492:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [1] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [6:4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [2] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [0] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$489:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475 [1:0]
      New connections: $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475 [6:2] = { 3'001 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$486:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [2] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [6:5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$483:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0]
      New connections: $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [6:1] = { 1'1 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$711:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [2] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [6:5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$810:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793 [4]
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793 [6:5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$450:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433 [4]
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433 [6:5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$447:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [1] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [6:4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [2] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [0] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$444:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430 [1:0]
      New connections: $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430 [6:2] = { 3'001 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$441:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [2] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [6:5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$438:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0]
      New connections: $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [6:1] = { 1'1 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$807:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [1] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [6:4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [2] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [0] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$759:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745 [1:0]
      New connections: $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745 [6:2] = { 3'001 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$801:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [2] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [6:5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$405:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388 [4]
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388 [6:5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][3]$402:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [1] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [6:4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [2] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [0] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$399:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385 [1:0]
      New connections: $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385 [6:2] = { 3'001 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$396:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [2] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [6:5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$393:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0]
      New connections: $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [6:1] = { 1'1 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][4]$360:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343 [4]
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343 [6:5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$357:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [1] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [6:4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [2] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [0] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$354:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340 [1:0]
      New connections: $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340 [6:2] = { 3'001 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][1]$351:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [2] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [6:5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$348:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0]
      New connections: $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [6:1] = { 1'1 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$804:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790 [1:0]
      New connections: $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790 [6:2] = { 3'001 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][0]$798:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0]
      New connections: $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [6:1] = { 1'1 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_day_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_day_inst.a_1 [1]
      New connections: \decode_led_day_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_day_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_day_inst.a_2 [2]
      New connections: \decode_led_day_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_day_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_day_inst.a_3 [3]
      New connections: \decode_led_day_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4:
      Old ports: A=3'000, B=3'110, Y=\decode_led_day_inst.a_4
      New ports: A=1'0, B=1'1, Y=\decode_led_day_inst.a_4 [1]
      New connections: { \decode_led_day_inst.a_4 [2] \decode_led_day_inst.a_4 [0] } = { \decode_led_day_inst.a_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_day_inst.sum_dvi [3:0], B={ $flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1] \decode_led_day_inst.sum_dvi [0] }, Y=$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0]
      New ports: A=\decode_led_day_inst.sum_dvi [3:1], B=$flatten\decode_led_day_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1], Y=$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1]
      New connections: $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [0] = \decode_led_day_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$197 }, B=4'0010, Y=$auto$wreduce.cc:461:run$50 [3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$197 }, B=2'10, Y=$auto$wreduce.cc:461:run$50 [1:0]
      New connections: $auto$wreduce.cc:461:run$50 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][2]$849:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835 [1:0]
      New connections: $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835 [6:2] = { 3'001 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_hour_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_hour_inst.a_1 [1]
      New connections: \decode_led_hour_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_hour_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_hour_inst.a_2 [2]
      New connections: \decode_led_hour_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_hour_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_hour_inst.a_3 [3]
      New connections: \decode_led_hour_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4:
      Old ports: A=3'000, B=3'110, Y=\decode_led_hour_inst.a_4
      New ports: A=1'0, B=1'1, Y=\decode_led_hour_inst.a_4 [1]
      New connections: { \decode_led_hour_inst.a_4 [2] \decode_led_hour_inst.a_4 [0] } = { \decode_led_hour_inst.a_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_hour_inst.sum_dvi [3:0], B={ $flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1] \decode_led_hour_inst.sum_dvi [0] }, Y=$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0]
      New ports: A=\decode_led_hour_inst.sum_dvi [3:1], B=$flatten\decode_led_hour_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1], Y=$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1]
      New connections: $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [0] = \decode_led_hour_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$179 }, B=4'0010, Y=$auto$wreduce.cc:461:run$55 [3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$179 }, B=2'10, Y=$auto$wreduce.cc:461:run$55 [1:0]
      New connections: $auto$wreduce.cc:461:run$55 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][3]$717:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [1] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [6:4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [2] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [0] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_min_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_min_inst.a_1 [1]
      New connections: \decode_led_min_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_min_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_min_inst.a_2 [2]
      New connections: \decode_led_min_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_min_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_min_inst.a_3 [3]
      New connections: \decode_led_min_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4:
      Old ports: A=3'000, B=3'110, Y=\decode_led_min_inst.a_4
      New ports: A=1'0, B=1'1, Y=\decode_led_min_inst.a_4 [1]
      New connections: { \decode_led_min_inst.a_4 [2] \decode_led_min_inst.a_4 [0] } = { \decode_led_min_inst.a_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5:
      Old ports: A=2'00, B=2'10, Y=\decode_led_min_inst.a_5
      New ports: A=1'0, B=1'1, Y=\decode_led_min_inst.a_5 [1]
      New connections: \decode_led_min_inst.a_5 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_min_inst.sum_dvi [3:0], B={ $auto$wreduce.cc:461:run$61 [3:1] \decode_led_min_inst.sum_dvi [0] }, Y=$auto$wreduce.cc:461:run$62 [3:0]
      New ports: A=\decode_led_min_inst.sum_dvi [3:1], B=$auto$wreduce.cc:461:run$61 [3:1], Y=$auto$wreduce.cc:461:run$62 [3:1]
      New connections: $auto$wreduce.cc:461:run$62 [0] = \decode_led_min_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$161 }, B=4'0010, Y=$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$161 }, B=2'10, Y=$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0]
      New connections: $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24:
      Old ports: A=2'00, B=2'11, Y=$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
      New connections: $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1] = $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][4]$765:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748 [4]
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748 [6:5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_month_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_month_inst.a_1 [1]
      New connections: \decode_led_month_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_month_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_month_inst.a_2 [2]
      New connections: \decode_led_month_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_month_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_month_inst.a_3 [3]
      New connections: \decode_led_month_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_month_inst.sum_dvi [3:0], B={ $auto$wreduce.cc:461:run$66 [3:1] \decode_led_month_inst.sum_dvi [0] }, Y=$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0]
      New ports: A=\decode_led_month_inst.sum_dvi [3:1], B=$auto$wreduce.cc:461:run$66 [3:1], Y=$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1]
      New connections: $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [0] = \decode_led_month_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$143 }, B=4'0010, Y=\decode_led_month_inst.a_ten
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$143 }, B=2'10, Y=\decode_led_month_inst.a_ten [1:0]
      New connections: \decode_led_month_inst.a_ten [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][0]$753:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742
      New ports: A=1'0, B=1'1, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0]
      New connections: $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [6:1] = { 1'1 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_sec_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_sec_inst.a_1 [1]
      New connections: \decode_led_sec_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_sec_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_sec_inst.a_2 [2]
      New connections: \decode_led_sec_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_sec_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_sec_inst.a_3 [3]
      New connections: \decode_led_sec_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4:
      Old ports: A=3'000, B=3'110, Y=\decode_led_sec_inst.a_4
      New ports: A=1'0, B=1'1, Y=\decode_led_sec_inst.a_4 [1]
      New connections: { \decode_led_sec_inst.a_4 [2] \decode_led_sec_inst.a_4 [0] } = { \decode_led_sec_inst.a_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5:
      Old ports: A=2'00, B=2'10, Y=\decode_led_sec_inst.a_5
      New ports: A=1'0, B=1'1, Y=\decode_led_sec_inst.a_5 [1]
      New connections: \decode_led_sec_inst.a_5 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_sec_inst.sum_dvi [3:0], B={ $auto$wreduce.cc:461:run$70 [3:1] \decode_led_sec_inst.sum_dvi [0] }, Y=$auto$wreduce.cc:461:run$71 [3:0]
      New ports: A=\decode_led_sec_inst.sum_dvi [3:1], B=$auto$wreduce.cc:461:run$70 [3:1], Y=$auto$wreduce.cc:461:run$71 [3:1]
      New connections: $auto$wreduce.cc:461:run$71 [0] = \decode_led_sec_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$125 }, B=4'0010, Y=$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$125 }, B=2'10, Y=$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0]
      New connections: $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24:
      Old ports: A=2'00, B=2'11, Y=$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
      New connections: $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1] = $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][3][1]$756:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [2] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [6:5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][3][2]$714:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700
      New ports: A=2'01, B=2'10, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700 [1:0]
      New connections: $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700 [6:2] = { 3'001 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:23$1:
      Old ports: A=2'00, B=2'10, Y=\decode_led_year_inst.a_1
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_1 [1]
      New connections: \decode_led_year_inst.a_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:24$2:
      Old ports: A=3'000, B=3'100, Y=\decode_led_year_inst.a_2
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_2 [2]
      New connections: \decode_led_year_inst.a_2 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:25$3:
      Old ports: A=4'0000, B=4'1000, Y=\decode_led_year_inst.a_3
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_3 [3]
      New connections: \decode_led_year_inst.a_3 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:26$4:
      Old ports: A=3'000, B=3'110, Y=\decode_led_year_inst.a_4
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_4 [1]
      New connections: { \decode_led_year_inst.a_4 [2] \decode_led_year_inst.a_4 [0] } = { \decode_led_year_inst.a_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:27$5:
      Old ports: A=2'00, B=2'10, Y=\decode_led_year_inst.a_5
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_5 [1]
      New connections: \decode_led_year_inst.a_5 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:28$6:
      Old ports: A=3'000, B=3'100, Y=\decode_led_year_inst.a_6
      New ports: A=1'0, B=1'1, Y=\decode_led_year_inst.a_6 [2]
      New connections: \decode_led_year_inst.a_6 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18:
      Old ports: A=\decode_led_year_inst.sum_dvi [3:0], B={ $flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1] \decode_led_year_inst.sum_dvi [0] }, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0]
      New ports: A=\decode_led_year_inst.sum_dvi [3:1], B=$flatten\decode_led_year_inst.$sub$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$16_Y [3:1], Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1]
      New connections: $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [0] = \decode_led_year_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23:
      Old ports: A={ 3'000 $auto$rtlil.cc:2497:ReduceOr$107 }, B=4'0010, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2497:ReduceOr$107 }, B=2'10, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0]
      New connections: $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24:
      Old ports: A=2'00, B=2'11, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
      New connections: $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [1] = $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$24_Y [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28:
      Old ports: A=3'000, B=3'110, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28_Y [1]
      New connections: { $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28_Y [2] $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28_Y [0] } = { $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$28_Y [1] 1'0 }
  Optimizing cells in module \decode_all.
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$702:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703, B=7'1000000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694
      New ports: A={ 1'0 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$703 [4] }, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [4] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$699:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700, B=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692
      New ports: A={ 2'01 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$700 [1:0] }, B={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$701 [1] 1'0 }, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692 [5:3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692 [1:0] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692 [2] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$692 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$696:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697, B=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691
      New ports: A={ 1'1 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] 1'0 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$697 [0] }, B={ 2'01 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$698 [2] 1'0 }, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [6:4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [2] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [0] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [1] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$691 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$747:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748, B=7'1000000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739
      New ports: A={ 1'0 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$748 [4] }, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [4] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$744:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745, B=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737
      New ports: A={ 2'01 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$745 [1:0] }, B={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$746 [1] 1'0 }, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737 [5:3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737 [1:0] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737 [2] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$737 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$657:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658, B=7'1000000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649
      New ports: A={ 1'0 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$658 [4] }, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [4] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$654:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655, B=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647
      New ports: A={ 2'01 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$655 [1:0] }, B={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$656 [1] 1'0 }, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647 [5:3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647 [1:0] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647 [2] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$647 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$651:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652, B=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646
      New ports: A={ 1'1 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] 1'0 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$652 [0] }, B={ 2'01 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$653 [2] 1'0 }, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [6:4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [2] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [0] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [1] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$646 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$786:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787, B=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781
      New ports: A={ 1'1 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] 1'0 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$787 [0] }, B={ 2'01 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$788 [2] 1'0 }, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [6:4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [2] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [0] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [1] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$781 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$612:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613, B=7'1000000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604
      New ports: A={ 1'0 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$613 [4] }, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [4] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$609:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610, B=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602
      New ports: A={ 2'01 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$610 [1:0] }, B={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$611 [1] 1'0 }, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602 [5:3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602 [1:0] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602 [2] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$602 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$606:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607, B=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601
      New ports: A={ 1'1 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] 1'0 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$607 [0] }, B={ 2'01 $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$608 [2] 1'0 }, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [6:4] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [2] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [0] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [3] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [1] } = { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$601 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$834:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835, B=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827
      New ports: A={ 2'01 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$835 [1:0] }, B={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$836 [1] 1'0 }, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827 [5:3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827 [1:0] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827 [2] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$827 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$837:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838, B=7'1000000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829
      New ports: A={ 1'0 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$838 [4] }, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [4] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$567:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568, B=7'1000000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559
      New ports: A={ 1'0 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$568 [4] }, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [4] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$564:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565, B=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557
      New ports: A={ 2'01 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$565 [1:0] }, B={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$566 [1] 1'0 }, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557 [5:3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557 [1:0] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557 [2] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$557 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$561:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562, B=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556
      New ports: A={ 1'1 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] 1'0 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$562 [0] }, B={ 2'01 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$563 [2] 1'0 }, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [6:4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [2] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [0] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [1] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$556 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$522:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523, B=7'1000000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514
      New ports: A={ 1'0 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$523 [4] }, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [4] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$519:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520, B=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512
      New ports: A={ 2'01 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$520 [1:0] }, B={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$521 [1] 1'0 }, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512 [5:3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512 [1:0] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512 [2] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$512 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$516:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517, B=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511
      New ports: A={ 1'1 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] 1'0 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$517 [0] }, B={ 2'01 $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$518 [2] 1'0 }, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [6:4] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [2] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [0] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [3] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [1] } = { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$511 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$477:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478, B=7'1000000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469
      New ports: A={ 1'0 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$478 [4] }, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [4] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$474:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475, B=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467
      New ports: A={ 2'01 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$475 [1:0] }, B={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$476 [1] 1'0 }, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467 [5:3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467 [1:0] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467 [2] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$467 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$471:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472, B=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466
      New ports: A={ 1'1 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] 1'0 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$472 [0] }, B={ 2'01 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$473 [2] 1'0 }, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [6:4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [2] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [0] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [1] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$466 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$432:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433, B=7'1000000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424
      New ports: A={ 1'0 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$433 [4] }, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [4] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$429:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430, B=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422
      New ports: A={ 2'01 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$430 [1:0] }, B={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$431 [1] 1'0 }, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422 [5:3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422 [1:0] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422 [2] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$422 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$426:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427, B=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421
      New ports: A={ 1'1 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] 1'0 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$427 [0] }, B={ 2'01 $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$428 [2] 1'0 }, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [6:4] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [2] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [0] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [3] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [1] } = { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$421 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$792:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793, B=7'1000000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784
      New ports: A={ 1'0 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$793 [4] }, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [4] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$387:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388, B=7'1000000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379
      New ports: A={ 1'0 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][2]$a$388 [4] }, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [4] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$384:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385, B=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377
      New ports: A={ 2'01 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$a$385 [1:0] }, B={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][1]$b$386 [1] 1'0 }, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377 [5:3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377 [1:0] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377 [2] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$b$377 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$381:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382, B=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376
      New ports: A={ 1'1 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] 1'0 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$382 [0] }, B={ 2'01 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$383 [2] 1'0 }, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [6:4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [2] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [0] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [1] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$376 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$789:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790, B=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782
      New ports: A={ 2'01 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$790 [1:0] }, B={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$791 [1] 1'0 }, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782 [5:3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782 [1:0] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782 [2] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$782 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$342:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343, B=7'1000000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334
      New ports: A={ 1'0 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$a$343 [4] }, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [4] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$339:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340, B=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332
      New ports: A={ 2'01 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$a$340 [1:0] }, B={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$b$341 [1] 1'0 }, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332 [5:3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332 [1:0] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332 [2] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$b$332 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$336:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337, B=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331
      New ports: A={ 1'1 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] 1'0 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$a$337 [0] }, B={ 2'01 $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][0]$b$338 [2] 1'0 }, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [6:4] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [2] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [0] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [3] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [1] } = { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][0]$a$331 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0], B={ $auto$wreduce.cc:461:run$51 [3:2] \decode_led_day_inst.sum_dvi [1:0] }, Y=\decode_led_day_inst.a_dvi
      New ports: A=$flatten\decode_led_day_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1], B={ $auto$wreduce.cc:461:run$51 [3:2] \decode_led_day_inst.sum_dvi [1] }, Y=\decode_led_day_inst.a_dvi [3:1]
      New connections: \decode_led_day_inst.a_dvi [0] = \decode_led_day_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0], B={ $auto$wreduce.cc:461:run$56 [3:2] \decode_led_hour_inst.sum_dvi [1:0] }, Y=\decode_led_hour_inst.a_dvi
      New ports: A=$flatten\decode_led_hour_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1], B={ $auto$wreduce.cc:461:run$56 [3:2] \decode_led_hour_inst.sum_dvi [1] }, Y=\decode_led_hour_inst.a_dvi [3:1]
      New connections: \decode_led_hour_inst.a_dvi [0] = \decode_led_hour_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$831:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832, B=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826
      New ports: A={ 1'1 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] 1'0 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$832 [0] }, B={ 2'01 $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$833 [2] 1'0 }, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [6:4] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [2] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [0] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [3] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [1] } = { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$826 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$auto$wreduce.cc:461:run$62 [3:0], B={ $auto$wreduce.cc:461:run$60 [3:2] \decode_led_min_inst.sum_dvi [1:0] }, Y=\decode_led_min_inst.a_dvi
      New ports: A=$auto$wreduce.cc:461:run$62 [3:1], B={ $auto$wreduce.cc:461:run$60 [3:2] \decode_led_min_inst.sum_dvi [1] }, Y=\decode_led_min_inst.a_dvi [3:1]
      New connections: \decode_led_min_inst.a_dvi [0] = \decode_led_min_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0], B={ $auto$wreduce.cc:461:run$65 [3:2] \decode_led_month_inst.sum_dvi [1:0] }, Y=\decode_led_month_inst.a_dvi
      New ports: A=$flatten\decode_led_month_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1], B={ $auto$wreduce.cc:461:run$65 [3:2] \decode_led_month_inst.sum_dvi [1] }, Y=\decode_led_month_inst.a_dvi [3:1]
      New connections: \decode_led_month_inst.a_dvi [0] = \decode_led_month_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$741:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742, B=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736
      New ports: A={ 1'1 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] 1'0 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$a$742 [0] }, B={ 2'01 $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][2][0]$b$743 [2] 1'0 }, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [6:4] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [2] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [0] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [3] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [1] } = { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][0]$a$736 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$auto$wreduce.cc:461:run$71 [3:0], B={ $auto$wreduce.cc:461:run$69 [3:2] \decode_led_sec_inst.sum_dvi [1:0] }, Y=\decode_led_sec_inst.a_dvi
      New ports: A=$auto$wreduce.cc:461:run$71 [3:1], B={ $auto$wreduce.cc:461:run$69 [3:2] \decode_led_sec_inst.sum_dvi [1] }, Y=\decode_led_sec_inst.a_dvi [3:1]
      New connections: \decode_led_sec_inst.a_dvi [0] = \decode_led_sec_inst.sum_dvi [0]
    Consolidated identical input bits for $mux cell $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$19:
      Old ports: A=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:0], B={ $auto$wreduce.cc:461:run$76 [3:2] \decode_led_year_inst.sum_dvi [1:0] }, Y=\decode_led_year_inst.a_dvi
      New ports: A=$flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:32$18_Y [3:1], B={ $auto$wreduce.cc:461:run$76 [3:2] \decode_led_year_inst.sum_dvi [1] }, Y=\decode_led_year_inst.a_dvi [3:1]
      New connections: \decode_led_year_inst.a_dvi [0] = \decode_led_year_inst.sum_dvi [0]
  Optimizing cells in module \decode_all.
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$738:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739, B=7'1000000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$734
      New ports: A={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$739 [4] }, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$734 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$734 [4] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$734 [5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$734 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$693:
      Old ports: A=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694, B=7'1000000, Y=$memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$689
      New ports: A={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$694 [4] }, B=2'10, Y={ $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$689 [6] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$689 [4] }
      New connections: { $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$689 [5] $memory$flatten\decode_led_sec_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$689 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$648:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649, B=7'1000000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$644
      New ports: A={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$649 [4] }, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$644 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$644 [4] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$644 [5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$644 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$783:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784, B=7'1000000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$779
      New ports: A={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$784 [4] }, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$779 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$779 [4] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$779 [5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$779 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$603:
      Old ports: A=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604, B=7'1000000, Y=$memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$599
      New ports: A={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$604 [4] }, B=2'10, Y={ $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$599 [6] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$599 [4] }
      New connections: { $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$599 [5] $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$599 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$828:
      Old ports: A=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829, B=7'1000000, Y=$memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$824
      New ports: A={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$829 [4] }, B=2'10, Y={ $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$824 [6] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$824 [4] }
      New connections: { $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$824 [5] $memory$flatten\decode_led_year_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$824 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$558:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559, B=7'1000000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$554
      New ports: A={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$559 [4] }, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$554 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$554 [4] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$554 [5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$554 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$513:
      Old ports: A=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514, B=7'1000000, Y=$memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$509
      New ports: A={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$514 [4] }, B=2'10, Y={ $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$509 [6] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$509 [4] }
      New connections: { $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$509 [5] $memory$flatten\decode_led_min_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$509 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$468:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469, B=7'1000000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$464
      New ports: A={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$469 [4] }, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$464 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$464 [4] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$464 [5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$464 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$423:
      Old ports: A=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424, B=7'1000000, Y=$memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$419
      New ports: A={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$424 [4] }, B=2'10, Y={ $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$419 [6] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$419 [4] }
      New connections: { $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$419 [5] $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$419 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$378:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379, B=7'1000000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$374
      New ports: A={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][1][1]$a$379 [4] }, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$374 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$374 [4] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$374 [5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$37$rdmux[0][0][0]$b$374 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$333:
      Old ports: A=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334, B=7'1000000, Y=$memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$329
      New ports: A={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$a$334 [4] }, B=2'10, Y={ $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$329 [6] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$329 [4] }
      New connections: { $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$329 [5] $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][0][0]$b$329 [3:0] } = 5'00000
  Optimizing cells in module \decode_all.
Performed a total of 157 changes.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

81. Executing OPT_SHARE pass.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 280 unused wires.
<suppressed ~1 debug messages>

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~102 debug messages>

85. Rerunning OPT passes. (Maybe there is more to do…)

86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$333.
    dead port 2/2 on $mux $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$333.
    dead port 1/2 on $mux $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$342.
    dead port 2/2 on $mux $memory$flatten\decode_led_day_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$342.
    dead port 1/2 on $mux $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$423.
    dead port 2/2 on $mux $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][1][1]$423.
    dead port 1/2 on $mux $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$432.
    dead port 2/2 on $mux $memory$flatten\decode_led_hour_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$432.
    dead port 1/2 on $mux $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$609.
    dead port 2/2 on $mux $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][1]$609.
    dead port 1/2 on $mux $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$612.
    dead port 2/2 on $mux $memory$flatten\decode_led_month_inst.$auto$proc_rom.cc:155:do_switch$33$rdmux[0][2][2]$612.
Removed 12 multiplexer ports.
<suppressed ~36 debug messages>

87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

89. Executing OPT_SHARE pass.

90. Executing OPT_DFF pass (perform DFF optimizations).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 55 unused wires.
<suppressed ~7 debug messages>

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

93. Rerunning OPT passes. (Maybe there is more to do…)

94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

95. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

97. Executing OPT_SHARE pass.

98. Executing OPT_DFF pass (perform DFF optimizations).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

101. Executing TECHMAP pass (map to technology primitives).

101.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

101.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc.
  add { 2'00 $flatten\decode_led_year_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0] } (4 bits, signed)
  add { 1'0 \year [6] \year [6] 1'0 } (4 bits, signed)
  add { 1'0 \year [4] } (2 bits, signed)
  add { 1'0 \year [5] \year [5] } (3 bits, signed)
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
  add { 1'0 \day [1:0] } (3 bits, unsigned)
  add { \day [4] \day [4] 1'0 } (3 bits, unsigned)
  add { \day [3] 3'000 } (4 bits, unsigned)
  add { \day [2] 2'00 } (3 bits, unsigned)
  add { 1'0 \year [1:0] } (3 bits, unsigned)
  add { \year [6] 2'00 } (3 bits, unsigned)
  add { \year [5] 1'0 } (2 bits, unsigned)
  add { \year [4] \year [4] 1'0 } (3 bits, unsigned)
  add { \year [3] 3'000 } (4 bits, unsigned)
  add { \year [2] 2'00 } (3 bits, unsigned)
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
  add { 1'0 \hour [1:0] } (3 bits, unsigned)
  add { \hour [4] \hour [4] 1'0 } (3 bits, unsigned)
  add { \hour [3] 3'000 } (4 bits, unsigned)
  add { \hour [2] 2'00 } (3 bits, unsigned)
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
  add { 2'00 $flatten\decode_led_min_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0] } (4 bits, signed)
  add { 1'0 \minute [4] } (2 bits, signed)
  add { 1'0 \minute [5] \minute [5] } (3 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add { 2'00 $flatten\decode_led_sec_inst.$ternary$/home/kien/openlane2/MARCO/decode_all/hdl/decode_led.v:33$23_Y [1:0] } (4 bits, signed)
  add { 1'0 \second [4] } (2 bits, signed)
  add { 1'0 \second [5] \second [5] } (3 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add { 1'0 \minute [1:0] } (3 bits, unsigned)
  add { \minute [5] 1'0 } (2 bits, unsigned)
  add { \minute [4] \minute [4] 1'0 } (3 bits, unsigned)
  add { \minute [3] 3'000 } (4 bits, unsigned)
  add { \minute [2] 2'00 } (3 bits, unsigned)
  add { 1'0 \second [1:0] } (3 bits, unsigned)
  add { \second [5] 1'0 } (2 bits, unsigned)
  add { \second [4] \second [4] 1'0 } (3 bits, unsigned)
  add { \second [3] 3'000 } (4 bits, unsigned)
  add { \second [2] 2'00 } (3 bits, unsigned)
  add { 1'0 \month [1:0] } (3 bits, unsigned)
  add { \month [3] 3'000 } (4 bits, unsigned)
  add { \month [2] 2'00 } (3 bits, unsigned)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~1416 debug messages>

102. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~820 debug messages>

103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
<suppressed ~327 debug messages>
Removed a total of 109 cells.

104. Executing OPT_DFF pass (perform DFF optimizations).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 104 unused cells and 1202 unused wires.
<suppressed ~105 debug messages>

106. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

108. Executing OPT_DFF pass (perform DFF optimizations).

109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

110. Executing ABC pass (technology mapping using ABC).

110.1. Extracting gate netlist of module `\decode_all' to `<abc-temp-dir>/input.blif'..
Extracted 562 gates and 597 wires to a netlist network with 33 inputs and 78 outputs.

110.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

110.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               XOR cells:       54
ABC RESULTS:               AND cells:       18
ABC RESULTS:              NAND cells:       42
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:      163
ABC RESULTS:                OR cells:       81
ABC RESULTS:             ORNOT cells:       19
ABC RESULTS:               MUX cells:       96
ABC RESULTS:        internal signals:      486
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       78
Removing temp directory.

111. Executing OPT pass (performing simple optimizations).

111.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.
<suppressed ~14 debug messages>

111.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

111.3. Executing OPT_DFF pass (perform DFF optimizations).

111.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 2 unused cells and 344 unused wires.
<suppressed ~4 debug messages>

111.5. Finished fast OPT passes.

112. Executing HIERARCHY pass (managing design hierarchy).

112.1. Analyzing design hierarchy..
Top module:  \decode_all

112.2. Analyzing design hierarchy..
Top module:  \decode_all
Removed 0 unused modules.

113. Executing CHECK pass (checking for obvious problems).
Checking module decode_all...
Found and reported 0 problems.

114. Printing statistics.

=== decode_all ===

   Number of wires:                532
   Number of wire bits:            868
   Number of public wires:          89
   Number of public wire bits:     425
   Number of ports:                 12
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                527
     $_ANDNOT_                     163
     $_AND_                         18
     $_MUX_                         96
     $_NAND_                        42
     $_NOR_                          6
     $_NOT_                         32
     $_ORNOT_                       19
     $_OR_                          70
     $_XNOR_                        21
     $_XOR_                         54
     $scopeinfo                      6

115. Generating Graphviz representation of design.
Writing dot description to `/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module decode_all to page 1.

116. Executing OPT pass (performing simple optimizations).

116.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

116.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

116.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_all..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

116.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_all.
Performed a total of 0 changes.

116.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_all'.
Removed a total of 0 cells.

116.6. Executing OPT_DFF pass (perform DFF optimizations).

116.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..

116.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_all.

116.9. Finished OPT passes. (There is nothing left to do.)

117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 6 unused cells and 77 unused wires.
<suppressed ~83 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/tmp/9d416b17b1eb4aeeb4471859d91f1c22.lib ",
   "modules": {
      "\\decode_all": {
         "num_wires":         455,
         "num_wire_bits":     560,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         521,
         "num_cells_by_type": {
            "$_ANDNOT_": 163,
            "$_AND_": 18,
            "$_MUX_": 96,
            "$_NAND_": 42,
            "$_NOR_": 6,
            "$_NOT_": 32,
            "$_ORNOT_": 19,
            "$_OR_": 70,
            "$_XNOR_": 21,
            "$_XOR_": 54
         }
      }
   },
      "design": {
         "num_wires":         455,
         "num_wire_bits":     560,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         521,
         "num_cells_by_type": {
            "$_ANDNOT_": 163,
            "$_AND_": 18,
            "$_MUX_": 96,
            "$_NAND_": 42,
            "$_NOR_": 6,
            "$_NOT_": 32,
            "$_ORNOT_": 19,
            "$_OR_": 70,
            "$_XNOR_": 21,
            "$_XOR_": 54
         }
      }
}

118. Printing statistics.

=== decode_all ===

   Number of wires:                455
   Number of wire bits:            560
   Number of public wires:          12
   Number of public wire bits:     117
   Number of ports:                 12
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                521
     $_ANDNOT_                     163
     $_AND_                         18
     $_MUX_                         96
     $_NAND_                        42
     $_NOR_                          6
     $_NOT_                         32
     $_ORNOT_                       19
     $_OR_                          70
     $_XNOR_                        21
     $_XOR_                         54

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

119. Executing TECHMAP pass (map to technology primitives).

119.1. Executing Verilog-2005 frontend: /home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

120. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

121. Executing TECHMAP pass (map to technology primitives).

121.1. Executing Verilog-2005 frontend: /home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

122. Executing SIMPLEMAP pass (map simple cells to gate primitives).

123. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

123.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\decode_all':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/tmp/9d416b17b1eb4aeeb4471859d91f1c22.lib ",
   "modules": {
      "\\decode_all": {
         "num_wires":         455,
         "num_wire_bits":     560,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         521,
         "num_cells_by_type": {
            "$_ANDNOT_": 163,
            "$_AND_": 18,
            "$_MUX_": 96,
            "$_NAND_": 42,
            "$_NOR_": 6,
            "$_NOT_": 32,
            "$_ORNOT_": 19,
            "$_OR_": 70,
            "$_XNOR_": 21,
            "$_XOR_": 54
         }
      }
   },
      "design": {
         "num_wires":         455,
         "num_wire_bits":     560,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         521,
         "num_cells_by_type": {
            "$_ANDNOT_": 163,
            "$_AND_": 18,
            "$_MUX_": 96,
            "$_NAND_": 42,
            "$_NOR_": 6,
            "$_NOT_": 32,
            "$_ORNOT_": 19,
            "$_OR_": 70,
            "$_XNOR_": 21,
            "$_XOR_": 54
         }
      }
}

124. Printing statistics.

=== decode_all ===

   Number of wires:                455
   Number of wire bits:            560
   Number of public wires:          12
   Number of public wire bits:     117
   Number of ports:                 12
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                521
     $_ANDNOT_                     163
     $_AND_                         18
     $_MUX_                         96
     $_NAND_                        42
     $_NOR_                          6
     $_NOT_                         32
     $_ORNOT_                       19
     $_OR_                          70
     $_XNOR_                        21
     $_XOR_                         54

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Using generated ABC script '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/AREA_0.abc'…

125. Executing ABC pass (technology mapping using ABC).

125.1. Extracting gate netlist of module `\decode_all' to `/tmp/yosys-abc-2bAt3i/input.blif'..
Extracted 521 gates and 554 wires to a netlist network with 33 inputs and 78 outputs.

125.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-2bAt3i/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-2bAt3i/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-2bAt3i/input.blif 
ABC: + read_lib -w /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/tmp/9d416b17b1eb4aeeb4471859d91f1c22.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/tmp/9d416b17b1eb4aeeb4471859d91f1c22.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    276 (  7.2 %)   Cap = 16.0 ff (  2.2 %)   Area =     2436.09 ( 88.8 %)   Delay =  2581.74 ps  (  3.6 %)               
ABC: Path  0 --       6 : 0    2 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   6.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     120 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df = 290.2 -194.5 ps  S =  67.1 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 299.4 ff  G =  468  
ABC: Path  2 --     123 : 3    3 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df = 541.3 -279.0 ps  S =  93.6 ps  Cin =  2.0 ff  Cout =  15.1 ff  Cmax = 288.4 ff  G =  715  
ABC: Path  3 --     131 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df = 733.9 -187.6 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   8.8 ff  Cmax = 309.5 ff  G =  558  
ABC: Path  4 --     134 : 4    5 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1076.3 -134.7 ps  S =  78.8 ps  Cin =  2.4 ff  Cout =  13.7 ff  Cmax = 325.0 ff  G =  560  
ABC: Path  5 --     370 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =1534.1 -428.3 ps  S =  88.0 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 324.1 ff  G =  462  
ABC: Path  6 --     372 : 3    5 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1843.0 -262.2 ps  S = 237.8 ps  Cin =  1.5 ff  Cout =  45.4 ff  Cmax = 309.5 ff  G = 3017  
ABC: Path  7 --     380 : 4    1 sky130_fd_sc_hd__nor4_2   A =  12.51  Df =2581.7 -758.9 ps  S = 823.7 ps  Cin =  4.3 ff  Cout =  33.4 ff  Cmax =  64.1 ff  G =  774  
ABC: Start-point = pi5 (\minute [1]).  End-point = po73 (\led_min [9]).
ABC: netlist                       : i/o =   33/   78  lat =    0  nd =   276  edge =    722  area =2436.57  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-2bAt3i/output.blif 

125.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       32
ABC RESULTS:          _const0_ cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        4
ABC RESULTS:        internal signals:      443
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       78
Removing temp directory.

126. Executing SETUNDEF pass (replace undef values with defined constants).

127. Executing HILOMAP pass (mapping to constant drivers).

128. Executing SPLITNETS pass (splitting up multi-bit signals).

129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_all..
Removed 0 unused cells and 559 unused wires.
<suppressed ~1 debug messages>

130. Executing INSBUF pass (insert buffer cells for connected wires).
Add decode_all/$auto$insbuf.cc:97:execute$3629: \led_month [12] -> \led_month [7]
Add decode_all/$auto$insbuf.cc:97:execute$3630: \led_month [12] -> \led_month [10]
Add decode_all/$auto$insbuf.cc:97:execute$3631: \led_month [12] -> \led_month [11]

131. Executing CHECK pass (checking for obvious problems).
Checking module decode_all...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/tmp/9d416b17b1eb4aeeb4471859d91f1c22.lib ",
   "modules": {
      "\\decode_all": {
         "num_wires":         210,
         "num_wire_bits":     315,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         282,
         "area":              2469.868800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 3,
            "sky130_fd_sc_hd__a2111oi_2": 1,
            "sky130_fd_sc_hd__a211o_2": 5,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 6,
            "sky130_fd_sc_hd__a21boi_2": 3,
            "sky130_fd_sc_hd__a21o_2": 14,
            "sky130_fd_sc_hd__a21oi_2": 10,
            "sky130_fd_sc_hd__a221o_2": 1,
            "sky130_fd_sc_hd__a22o_2": 4,
            "sky130_fd_sc_hd__a22oi_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 13,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 17,
            "sky130_fd_sc_hd__and3b_2": 3,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__buf_2": 3,
            "sky130_fd_sc_hd__conb_1": 5,
            "sky130_fd_sc_hd__inv_2": 20,
            "sky130_fd_sc_hd__mux2_1": 4,
            "sky130_fd_sc_hd__nand2_2": 23,
            "sky130_fd_sc_hd__nand2b_2": 5,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nor2_2": 32,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o211a_2": 11,
            "sky130_fd_sc_hd__o21a_2": 5,
            "sky130_fd_sc_hd__o21ai_2": 8,
            "sky130_fd_sc_hd__o21ba_2": 5,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 3,
            "sky130_fd_sc_hd__o22ai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 4,
            "sky130_fd_sc_hd__or2_2": 15,
            "sky130_fd_sc_hd__or3b_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 17,
            "sky130_fd_sc_hd__xor2_2": 11
         }
      }
   },
      "design": {
         "num_wires":         210,
         "num_wire_bits":     315,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 117,
         "num_ports":         12,
         "num_port_bits":     117,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         282,
         "area":              2469.868800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 3,
            "sky130_fd_sc_hd__a2111oi_2": 1,
            "sky130_fd_sc_hd__a211o_2": 5,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 6,
            "sky130_fd_sc_hd__a21boi_2": 3,
            "sky130_fd_sc_hd__a21o_2": 14,
            "sky130_fd_sc_hd__a21oi_2": 10,
            "sky130_fd_sc_hd__a221o_2": 1,
            "sky130_fd_sc_hd__a22o_2": 4,
            "sky130_fd_sc_hd__a22oi_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 13,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 17,
            "sky130_fd_sc_hd__and3b_2": 3,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__buf_2": 3,
            "sky130_fd_sc_hd__conb_1": 5,
            "sky130_fd_sc_hd__inv_2": 20,
            "sky130_fd_sc_hd__mux2_1": 4,
            "sky130_fd_sc_hd__nand2_2": 23,
            "sky130_fd_sc_hd__nand2b_2": 5,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nor2_2": 32,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o211a_2": 11,
            "sky130_fd_sc_hd__o21a_2": 5,
            "sky130_fd_sc_hd__o21ai_2": 8,
            "sky130_fd_sc_hd__o21ba_2": 5,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 3,
            "sky130_fd_sc_hd__o22ai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 4,
            "sky130_fd_sc_hd__or2_2": 15,
            "sky130_fd_sc_hd__or3b_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 17,
            "sky130_fd_sc_hd__xor2_2": 11
         }
      }
}

132. Printing statistics.

=== decode_all ===

   Number of wires:                210
   Number of wire bits:            315
   Number of public wires:          12
   Number of public wire bits:     117
   Number of ports:                 12
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                282
     sky130_fd_sc_hd__a2111o_2       3
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        5
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        6
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        14
     sky130_fd_sc_hd__a21oi_2       10
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        13
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        17
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_2          3
     sky130_fd_sc_hd__conb_1         5
     sky130_fd_sc_hd__inv_2         20
     sky130_fd_sc_hd__mux2_1         4
     sky130_fd_sc_hd__nand2_2       23
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nor2_2        32
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o211a_2       11
     sky130_fd_sc_hd__o21a_2         5
     sky130_fd_sc_hd__o21ai_2        8
     sky130_fd_sc_hd__o21ba_2        5
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_2         3
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__or2_2         15
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__xnor2_2       17
     sky130_fd_sc_hd__xor2_2        11

   Chip area for module '\decode_all': 2469.868800
     of which used for sequential elements: 0.000000 (0.00%)

133. Executing Verilog backend.
Dumping module `\decode_all'.

134. Executing JSON backend.
