<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_62{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_62{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_62{left:189px;bottom:998px;}
#t5_62{left:424px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t6_62{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t7_62{left:189px;bottom:956px;}
#t8_62{left:424px;bottom:956px;letter-spacing:-0.11px;}
#t9_62{left:424px;bottom:940px;letter-spacing:-0.11px;}
#ta_62{left:189px;bottom:915px;}
#tb_62{left:424px;bottom:915px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#tc_62{left:424px;bottom:898px;letter-spacing:-0.1px;}
#td_62{left:424px;bottom:881px;letter-spacing:-0.11px;}
#te_62{left:189px;bottom:857px;}
#tf_62{left:424px;bottom:857px;letter-spacing:-0.11px;}
#tg_62{left:424px;bottom:840px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#th_62{left:424px;bottom:823px;letter-spacing:-0.11px;}
#ti_62{left:189px;bottom:799px;letter-spacing:-0.14px;}
#tj_62{left:424px;bottom:799px;letter-spacing:-0.11px;}
#tk_62{left:189px;bottom:774px;letter-spacing:-0.15px;}
#tl_62{left:424px;bottom:774px;letter-spacing:-0.11px;}
#tm_62{left:424px;bottom:758px;letter-spacing:-0.11px;}
#tn_62{left:424px;bottom:741px;letter-spacing:-0.11px;}
#to_62{left:424px;bottom:724px;letter-spacing:-0.1px;}
#tp_62{left:189px;bottom:700px;letter-spacing:-0.17px;}
#tq_62{left:424px;bottom:700px;letter-spacing:-0.11px;}
#tr_62{left:424px;bottom:683px;letter-spacing:-0.11px;}
#ts_62{left:424px;bottom:666px;letter-spacing:-0.14px;}
#tt_62{left:189px;bottom:642px;letter-spacing:-0.14px;}
#tu_62{left:424px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tv_62{left:424px;bottom:625px;letter-spacing:-0.12px;}
#tw_62{left:424px;bottom:608px;letter-spacing:-0.11px;}
#tx_62{left:424px;bottom:591px;letter-spacing:-0.11px;}
#ty_62{left:424px;bottom:570px;letter-spacing:-0.11px;}
#tz_62{left:424px;bottom:553px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t10_62{left:424px;bottom:536px;letter-spacing:-0.11px;}
#t11_62{left:424px;bottom:519px;letter-spacing:-0.11px;}
#t12_62{left:424px;bottom:503px;letter-spacing:-0.11px;}
#t13_62{left:424px;bottom:486px;letter-spacing:-0.11px;}
#t14_62{left:424px;bottom:469px;letter-spacing:-0.11px;}
#t15_62{left:424px;bottom:452px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t16_62{left:424px;bottom:435px;letter-spacing:-0.11px;}
#t17_62{left:424px;bottom:419px;letter-spacing:-0.1px;}
#t18_62{left:78px;bottom:394px;letter-spacing:-0.18px;}
#t19_62{left:136px;bottom:394px;letter-spacing:-0.16px;}
#t1a_62{left:189px;bottom:394px;letter-spacing:-0.13px;}
#t1b_62{left:424px;bottom:394px;letter-spacing:-0.12px;}
#t1c_62{left:689px;bottom:394px;letter-spacing:-0.13px;}
#t1d_62{left:689px;bottom:377px;letter-spacing:-0.1px;}
#t1e_62{left:689px;bottom:360px;letter-spacing:-0.12px;}
#t1f_62{left:78px;bottom:336px;letter-spacing:-0.18px;}
#t1g_62{left:136px;bottom:336px;letter-spacing:-0.16px;}
#t1h_62{left:189px;bottom:336px;letter-spacing:-0.14px;}
#t1i_62{left:424px;bottom:336px;letter-spacing:-0.11px;}
#t1j_62{left:424px;bottom:319px;letter-spacing:-0.1px;}
#t1k_62{left:424px;bottom:298px;letter-spacing:-0.11px;}
#t1l_62{left:424px;bottom:281px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1m_62{left:424px;bottom:264px;letter-spacing:-0.11px;}
#t1n_62{left:424px;bottom:247px;letter-spacing:-0.11px;}
#t1o_62{left:424px;bottom:231px;letter-spacing:-0.11px;}
#t1p_62{left:424px;bottom:214px;letter-spacing:-0.11px;}
#t1q_62{left:424px;bottom:197px;letter-spacing:-0.11px;}
#t1r_62{left:424px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1s_62{left:424px;bottom:163px;letter-spacing:-0.11px;}
#t1t_62{left:424px;bottom:147px;letter-spacing:-0.1px;}
#t1u_62{left:689px;bottom:336px;letter-spacing:-0.12px;}
#t1v_62{left:689px;bottom:319px;letter-spacing:-0.13px;}
#t1w_62{left:689px;bottom:302px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1x_62{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1y_62{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_62{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t20_62{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t21_62{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t22_62{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t23_62{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t24_62{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t25_62{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t26_62{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_62{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_62{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_62{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_62{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_62{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">2-46 </span><span id="t2_62" class="t s1_62">Vol. 4 </span>
<span id="t3_62" class="t s2_62">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_62" class="t s3_62">2 </span><span id="t5_62" class="t s3_62">ENDBR_EN: When set to 1, enables indirect </span>
<span id="t6_62" class="t s3_62">branch tracking. </span>
<span id="t7_62" class="t s3_62">3 </span><span id="t8_62" class="t s3_62">LEG_IW_EN: Enable legacy compatibility </span>
<span id="t9_62" class="t s3_62">treatment for indirect branch tracking. </span>
<span id="ta_62" class="t s3_62">4 </span><span id="tb_62" class="t s3_62">NO_TRACK_EN: When set to 1, enables use </span>
<span id="tc_62" class="t s3_62">of no-track prefix for indirect branch </span>
<span id="td_62" class="t s3_62">tracking. </span>
<span id="te_62" class="t s3_62">5 </span><span id="tf_62" class="t s3_62">SUPPRESS_DIS: When set to 1, disables </span>
<span id="tg_62" class="t s3_62">suppression of CET indirect branch tracking </span>
<span id="th_62" class="t s3_62">on legacy compatibility. </span>
<span id="ti_62" class="t s3_62">9:6 </span><span id="tj_62" class="t s3_62">Reserved; must be zero. </span>
<span id="tk_62" class="t s3_62">10 </span><span id="tl_62" class="t s3_62">SUPPRESS: When set to 1, indirect branch </span>
<span id="tm_62" class="t s3_62">tracking is suppressed. This bit can be </span>
<span id="tn_62" class="t s3_62">written to 1 only if TRACKER is written as </span>
<span id="to_62" class="t s3_62">IDLE. </span>
<span id="tp_62" class="t s3_62">11 </span><span id="tq_62" class="t s3_62">TRACKER: Value of the indirect branch </span>
<span id="tr_62" class="t s3_62">tracking state machine. Values: IDLE (0), </span>
<span id="ts_62" class="t s3_62">WAIT_FOR_ENDBRANCH(1). </span>
<span id="tt_62" class="t s3_62">63:12 </span><span id="tu_62" class="t s3_62">EB_LEG_BITMAP_BASE: Linear address bits </span>
<span id="tv_62" class="t s3_62">63:12 of a legacy code page bitmap used </span>
<span id="tw_62" class="t s3_62">for legacy compatibility when indirect </span>
<span id="tx_62" class="t s3_62">branch tracking is enabled. </span>
<span id="ty_62" class="t s3_62">If the processor does not support Intel 64 </span>
<span id="tz_62" class="t s3_62">architecture, these fields have only 32 bits; </span>
<span id="t10_62" class="t s3_62">bits 63:32 of the MSRs are reserved. On </span>
<span id="t11_62" class="t s3_62">processors that support Intel 64 </span>
<span id="t12_62" class="t s3_62">architecture this value cannot represent a </span>
<span id="t13_62" class="t s3_62">non-canonical address. In protected mode, </span>
<span id="t14_62" class="t s3_62">only 31:0 are loaded. The linear address </span>
<span id="t15_62" class="t s3_62">written must be aligned to 8 bytes and bits </span>
<span id="t16_62" class="t s3_62">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t17_62" class="t s3_62">to be 0). </span>
<span id="t18_62" class="t s3_62">6A2H </span><span id="t19_62" class="t s3_62">1698 </span><span id="t1a_62" class="t s3_62">IA32_S_CET </span><span id="t1b_62" class="t s3_62">Configure Supervisor Mode CET (R/W) </span><span id="t1c_62" class="t s3_62">See IA32_U_CET (6A0H) </span>
<span id="t1d_62" class="t s3_62">for reference; similar </span>
<span id="t1e_62" class="t s3_62">format. </span>
<span id="t1f_62" class="t s3_62">6A4H </span><span id="t1g_62" class="t s3_62">1700 </span><span id="t1h_62" class="t s3_62">IA32_PL0_SSP </span><span id="t1i_62" class="t s3_62">Linear address to be loaded into SSP on </span>
<span id="t1j_62" class="t s3_62">transition to privilege level 0. (R/W) </span>
<span id="t1k_62" class="t s3_62">If the processor does not support Intel 64 </span>
<span id="t1l_62" class="t s3_62">architecture, these fields have only 32 bits; </span>
<span id="t1m_62" class="t s3_62">bits 63:32 of the MSRs are reserved. On </span>
<span id="t1n_62" class="t s3_62">processors that support Intel 64 </span>
<span id="t1o_62" class="t s3_62">architecture this value cannot represent a </span>
<span id="t1p_62" class="t s3_62">non-canonical address. In protected mode, </span>
<span id="t1q_62" class="t s3_62">only 31:0 are loaded. The linear address </span>
<span id="t1r_62" class="t s3_62">written must be aligned to 8 bytes and bits </span>
<span id="t1s_62" class="t s3_62">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t1t_62" class="t s3_62">to be 0). </span>
<span id="t1u_62" class="t s3_62">If CPUID.(EAX=07H, </span>
<span id="t1v_62" class="t s3_62">ECX=0H):ECX.CET_SS[07] </span>
<span id="t1w_62" class="t s3_62">= 1 </span>
<span id="t1x_62" class="t s4_62">Table 2-2. </span><span id="t1y_62" class="t s4_62">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1z_62" class="t s5_62">Register </span>
<span id="t20_62" class="t s5_62">Address </span>
<span id="t21_62" class="t s5_62">Architectural MSR Name / Bit Fields </span>
<span id="t22_62" class="t s5_62">(Former MSR Name) </span><span id="t23_62" class="t s5_62">MSR/Bit Description </span><span id="t24_62" class="t s5_62">Comment </span>
<span id="t25_62" class="t s5_62">Hex </span><span id="t26_62" class="t s5_62">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
