-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sle509@ocaepc57                                 
-- Generated date:              Mon Jan 29 11:55:55 CET 2018                        

Solution Settings: conv.v1
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/conv.cpp
      $PROJECT_HOME/var.h
    $PROJECT_HOME/var.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /conv/core                         15  200846     200851            0  0          
    Design Total:                      15  200846     200851            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 50.000             20.00    0.000000 /conv/core               
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    image_in:rsc.q          IN   Unsigned        32                                     
    image_in:rsc.radr       OUT  Unsigned        17                                     
    image_in:rsc.re         OUT  Unsigned         1                                     
    image_in:rsc.triosy.lz  OUT  Unsigned         1                                     
    image_out:rsc.wadr      OUT  Unsigned        17                                     
    image_out:rsc.d         OUT  Unsigned        32                                     
    image_out:rsc.we        OUT  Unsigned         1                                     
    image_out:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /conv/image_in:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         66880 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable       Indices Phys Memory Address         
      -------------- ------- ---------------------------
      /conv/image_in    0:31 0001053f-00000000 (66879-0) 
      
    Resource Name: /conv/image_out:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         66880 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable        Indices Phys Memory Address         
      --------------- ------- ---------------------------
      /conv/image_out    0:31 0001053f-00000000 (66879-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process    Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /conv/core core:rlp           Infinite       0       200851  10.04 ms                       
    /conv/core  main              Infinite       2       200851  10.04 ms                       
    /conv/core   for                   209       1       200849  10.04 ms                       
    /conv/core    for:for              320       3          960  48.00 us                       
    
  Loop Execution Profile
    Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------- ---------------- ------------ -------------------------- ----------------- --------
    /conv/core core:rlp                   0                        0.00           200851           
    /conv/core  main                      2                        0.00           200851           
    /conv/core   for                    209                        0.10           200849           
    /conv/core    for:for            200640                       99.89           200640           
    
  End of Report
