{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748913285909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748913285910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 21:14:45 2025 " "Processing started: Mon Jun  2 21:14:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748913285910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748913285910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748913285910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748913286250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748913286251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NeuralNetwork " "Found entity 1: NeuralNetwork" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913290991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748913290991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NeuralNetwork " "Elaborating entity \"NeuralNetwork\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748913291272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NeuralNetwork.sv(8) " "Output port \"HEX5\" at NeuralNetwork.sv(8) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NeuralNetwork.sv(9) " "Output port \"HEX4\" at NeuralNetwork.sv(9) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NeuralNetwork.sv(10) " "Output port \"HEX3\" at NeuralNetwork.sv(10) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NeuralNetwork.sv(11) " "Output port \"HEX2\" at NeuralNetwork.sv(11) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NeuralNetwork.sv(12) " "Output port \"HEX1\" at NeuralNetwork.sv(12) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NeuralNetwork.sv(13) " "Output port \"HEX0\" at NeuralNetwork.sv(13) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] NeuralNetwork.sv(15) " "Output port \"LEDR\[8\]\" at NeuralNetwork.sv(15) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748913291282 "|NeuralNetwork"}
{ "Warning" "WSGN_SEARCH_FILE" "layer.sv 1 1 " "Using design file layer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 layer " "Found entity 1: layer" {  } { { "layer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913291290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748913291290 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "layer layer.sv(14) " "Verilog HDL Parameter Declaration warning at layer.sv(14): Parameter Declaration in module \"layer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "layer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748913291291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer layer:layer1 " "Elaborating entity \"layer\" for hierarchy \"layer:layer1\"" {  } { { "NeuralNetwork.sv" "layer1" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inputserializer.sv 1 1 " "Using design file inputserializer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inputSerializer " "Found entity 1: inputSerializer" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913291320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748913291320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputSerializer layer:layer1\|inputSerializer:serializer " "Elaborating entity \"inputSerializer\" for hierarchy \"layer:layer1\|inputSerializer:serializer\"" {  } { { "layer.sv" "serializer" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inputserializer.sv(22) " "Verilog HDL assignment warning at inputserializer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291357 "|NeuralNetwork|layer:layer1|inputSerializer:serializer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inputserializer.sv(38) " "Verilog HDL assignment warning at inputserializer.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291357 "|NeuralNetwork|layer:layer1|inputSerializer:serializer"}
{ "Warning" "WSGN_SEARCH_FILE" "neuron.sv 1 1 " "Using design file neuron.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913291364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748913291364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeEn neuron.sv(206) " "Verilog HDL Implicit Net warning at neuron.sv(206): created implicit net for \"writeEn\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(21) " "Verilog HDL Parameter Declaration warning at neuron.sv(21): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748913291364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(22) " "Verilog HDL Parameter Declaration warning at neuron.sv(22): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748913291364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[0\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[0\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[0\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291369 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[0].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291370 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[0].Neuron"}
{ "Warning" "WSGN_SEARCH_FILE" "relu.sv 1 1 " "Using design file relu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reLU " "Found entity 1: reLU" {  } { { "relu.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913291396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748913291396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reLU layer:layer1\|neuron:gen_neurons\[0\].Neuron\|reLU:ReLU " "Elaborating entity \"reLU\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[0\].Neuron\|reLU:ReLU\"" {  } { { "neuron.sv" "ReLU" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "weights.sv 1 1 " "Using design file weights.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 weights " "Found entity 1: weights" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913291407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748913291407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[0\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291407 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291419 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291419 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291419 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[1\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[1\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[1\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291426 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[1].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291426 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[1].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[1\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291435 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291445 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291445 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291445 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[2\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[2\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[2\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291451 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[2].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291452 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[2].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[2\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291461 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291472 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291472 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291472 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[3\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[3\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[3\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291477 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[3].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291478 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[3].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[3\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291486 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291497 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291497 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291497 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[4\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[4\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[4\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291502 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[4].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291503 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[4].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[4\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291511 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291522 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291522 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291522 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[5\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[5\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[5\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291529 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[5].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291530 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[5].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[5\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291538 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291549 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291549 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291549 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[6\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[6\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[6\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291555 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[6].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291556 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[6].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[6\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291565 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291576 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291576 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291576 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[7\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[7\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[7\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291581 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[7].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291581 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[7].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[7\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291590 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291600 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291600 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291600 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[8\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[8\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[8\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291605 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[8].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291606 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[8].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[8\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291615 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291625 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291625 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291625 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[9\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[9\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[9\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291630 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[9].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291631 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[9].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[9\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291639 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291665 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291665 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291665 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[10\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[10\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[10\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291670 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[10].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291671 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[10].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[10\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[10\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291681 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291692 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291692 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291692 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[11\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[11\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[11\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291698 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[11].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291699 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[11].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[11\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[11\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291708 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291718 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291718 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291718 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[12\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[12\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[12\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291724 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[12].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291724 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[12].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[12\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[12\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291734 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291744 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291744 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291744 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[13\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[13\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[13\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291749 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[13].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291749 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[13].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[13\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[13\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291758 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291768 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291768 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291768 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[14\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[14\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[14\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291775 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[14].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291776 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[14].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[14\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[14\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291811 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291811 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291811 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron layer:layer1\|neuron:gen_neurons\[15\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[15\].Neuron\"" {  } { { "layer.sv" "gen_neurons\[15\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291819 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[15].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291820 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[15].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights layer:layer1\|neuron:gen_neurons\[15\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"layer:layer1\|neuron:gen_neurons\[15\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291828 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291839 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291839 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291839 "|NeuralNetwork|layer:layer1|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:Neuron " "Elaborating entity \"neuron\" for hierarchy \"neuron:Neuron\"" {  } { { "NeuralNetwork.sv" "Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(107) " "Verilog HDL assignment warning at neuron.sv(107): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291844 "|NeuralNetwork|neuron:Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neuron.sv(149) " "Verilog HDL assignment warning at neuron.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748913291845 "|NeuralNetwork|neuron:Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights neuron:Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"neuron:Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913291853 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291863 "|NeuralNetwork|neuron:Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291863 "|NeuralNetwork|neuron:Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748913291863 "|NeuralNetwork|neuron:Neuron|weights:Weight"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "neuron:Neuron\|weights:Weight\|mem " "RAM logic \"neuron:Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748913292625 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748913292625 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748913292670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748913292670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913292727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron:Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748913292727 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748913292727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nds " "Found entity 1: mult_nds" {  } { { "db/mult_nds.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_nds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748913292774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748913292774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "51 " "51 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748913292947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748913292975 "|NeuralNetwork|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748913292975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748913293025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748913293271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748913293311 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1748913293311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748913293472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748913293472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748913293539 "|NeuralNetwork|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748913293539 "|NeuralNetwork|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748913293539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748913293539 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748913293539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748913293539 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748913293539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748913293539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 338 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 338 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748913293563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  2 21:14:53 2025 " "Processing ended: Mon Jun  2 21:14:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748913293563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748913293563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748913293563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748913293563 ""}
