<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_enet_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__enet__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_enet_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__enet__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_ENET_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_ENET_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t MACCFG;                      <span class="comment">/* 0x0: MAC Configuration Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t MACFF;                       <span class="comment">/* 0x4: MAC Frame Filter */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t HASH_H;                      <span class="comment">/* 0x8: Hash Table High Register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t HASH_L;                      <span class="comment">/* 0xC: Hash Table Low Register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t GMII_ADDR;                   <span class="comment">/* 0x10: GMII Address Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t GMII_DATA;                   <span class="comment">/* 0x14: GMII Data Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t FLOWCTRL;                    <span class="comment">/* 0x18: Flow Control Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t VLAN_TAG;                    <span class="comment">/* 0x1C: VLAN Tag Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __R  uint8_t  RESERVED0[8];                <span class="comment">/* 0x20 - 0x27: Reserved */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t RWKFRMFILT;                  <span class="comment">/* 0x28: Remote Wake-Up Frame Filter Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t PMT_CSR;                     <span class="comment">/* 0x2C: PMT Control and Status Register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t LPI_CSR;                     <span class="comment">/* 0x30: LPI Control and Status Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t LPI_TCR;                     <span class="comment">/* 0x34: LPI Timers Control Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __R  uint32_t INTR_STATUS;                 <span class="comment">/* 0x38: Interrupt Status Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t INTR_MASK;                   <span class="comment">/* 0x3C: Interrupt Mask Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t MAC_ADDR_0_HIGH;             <span class="comment">/* 0x40: MAC Address 0 High Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t MAC_ADDR_0_LOW;              <span class="comment">/* 0x44: MAC Address 0 Low Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __RW uint32_t HIGH;                    <span class="comment">/* 0x48: MAC Address High Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        __RW uint32_t LOW;                     <span class="comment">/* 0x4C: MAC Address Low Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structENET__Type.html#a218f308a68dfd4c9241d37b7b21090a6">   33</a></span>    } MAC_ADDR[4];</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __R  uint8_t  RESERVED1[112];              <span class="comment">/* 0x68 - 0xD7: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t XMII_CSR;                    <span class="comment">/* 0xD8: SGMII/RGMII/SMII Control and Status Register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __RW uint32_t WDOG_WTO;                    <span class="comment">/* 0xDC: Watchdog Timeout Register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint8_t  RESERVED2[32];               <span class="comment">/* 0xE0 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __RW uint32_t MMC_CNTRL;                   <span class="comment">/* 0x100: MMC Control establishes the operating mode of MMC. */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __RW uint32_t MMC_INTR_RX;                 <span class="comment">/* 0x104: MMC Receive Interrupt */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __RW uint32_t MMC_INTR_TX;                 <span class="comment">/* 0x108: MMC Transmit Interrupt */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __RW uint32_t MMC_INTR_MASK_RX;            <span class="comment">/* 0x10C: MMC Receive Interrupt mask */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __RW uint32_t MMC_INTR_MASK_TX;            <span class="comment">/* 0x110: MMC Transmit Interrupt Mask */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    __R  uint8_t  RESERVED3[16];               <span class="comment">/* 0x114 - 0x123: Reserved */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __RW uint32_t TX64OCTETS_GB;               <span class="comment">/* 0x124: Number of good and bad frames transmitted with length 64 bytes,</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">exclusive of preamble and retried frames. */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    __RW uint32_t TX65TO127OCTETS_GB;          <span class="comment">/* 0x128: Number of good and bad frames transmitted with length between</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">65 and 127 (inclusive) bytes, exclusive of preamble and retried</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">frames. */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    __RW uint32_t TX128TO255OCTETS_GB;         <span class="comment">/* 0x12C: Number of good and bad frames transmitted with length between</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">128 and 255 (inclusive) bytes, exclusive of preamble and retried</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">frames. */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    __RW uint32_t TX256TO511OCTETS_GB;         <span class="comment">/* 0x130: Number of good and bad frames transmitted with length between</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">256 and 511 (inclusive) bytes, exclusive of preamble and retried</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">frames. */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    __RW uint32_t TX512TO1023OCTETS_GB;        <span class="comment">/* 0x134: Number of good and bad frames transmitted with length between</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">512 and 1,023 (inclusive) bytes, exclusive of preamble and retried</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">frames. */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    __RW uint32_t TX1024TOMAXOCTETS_GB;        <span class="comment">/* 0x138: Number of good and bad frames transmitted with length between</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">1,024 and maxsize (inclusive) bytes, exclusive of preamble and</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">retried frames. */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    __R  uint8_t  RESERVED4[68];               <span class="comment">/* 0x13C - 0x17F: Reserved */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    __RW uint32_t RXFRAMECOUNT_GB;             <span class="comment">/* 0x180: Number of good and bad frames received */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    __R  uint8_t  RESERVED5[124];              <span class="comment">/* 0x184 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    __RW uint32_t MMC_IPC_INTR_MASK_RX;        <span class="comment">/* 0x200: MMC IPC Receive Checksum Offload Interrupt Mask maintains</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">the mask for the interrupt generated from the receive IPC statistic</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">counters. */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    __R  uint8_t  RESERVED6[4];                <span class="comment">/* 0x204 - 0x207: Reserved */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    __RW uint32_t MMC_IPC_INTR_RX;             <span class="comment">/* 0x208: MMC Receive Checksum Offload Interrupt maintains the interrupt</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">that the receive IPC statistic counters generate. See Table 4-25</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">for further detail. */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    __R  uint8_t  RESERVED7[4];                <span class="comment">/* 0x20C - 0x20F: Reserved */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    __RW uint32_t RXIPV4_GD_FMS;               <span class="comment">/* 0x210: Number of good IPv4 datagrams received with the TCP, UDP, or</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">ICMP payload */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    __R  uint8_t  RESERVED8[492];              <span class="comment">/* 0x214 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        __RW uint32_t L3_L4_CTRL;              <span class="comment">/* 0x400: Layer 3 and Layer 4 Control Register */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        __RW uint32_t L4_ADDR;                 <span class="comment">/* 0x404: Layer 4 Address Register */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x408 - 0x40F: Reserved */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        __RW uint32_t L3_ADDR_0;               <span class="comment">/* 0x410: Layer 3 Address 0 Register */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        __RW uint32_t L3_ADDR_1;               <span class="comment">/* 0x414: Layer 3 Address 1 Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        __RW uint32_t L3_ADDR_2;               <span class="comment">/* 0x418: Layer 3 Address 2 Register */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        __RW uint32_t L3_ADDR_3;               <span class="comment">/* 0x41C: Layer 3 Address 3 Register */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structENET__Type.html#a5e4ec6a04b577d541d1c5cbe61e248c3">   83</a></span>    } L3_L4_CFG[1];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    __R  uint8_t  RESERVED9[356];              <span class="comment">/* 0x420 - 0x583: Reserved */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    __RW uint32_t VLAN_TAG_INC_RPL;            <span class="comment">/* 0x584: VLAN Tag Inclusion or Replacement Register */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    __RW uint32_t VLAN_HASH;                   <span class="comment">/* 0x588: VLAN Hash Table Register */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    __R  uint8_t  RESERVED10[372];             <span class="comment">/* 0x58C - 0x6FF: Reserved */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    __RW uint32_t TS_CTRL;                     <span class="comment">/* 0x700: Timestamp Control Register */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    __RW uint32_t SUB_SEC_INCR;                <span class="comment">/* 0x704: Sub-Second Increment Register */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    __R  uint32_t SYST_SEC;                    <span class="comment">/* 0x708: System Time - Seconds Register */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    __R  uint32_t SYST_NSEC;                   <span class="comment">/* 0x70C: System Time - Nanoseconds Register */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    __RW uint32_t SYST_SEC_UPD;                <span class="comment">/* 0x710: System Time - Seconds Update Register */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    __RW uint32_t SYST_NSEC_UPD;               <span class="comment">/* 0x714: System Time - Nanoseconds Update Register */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    __RW uint32_t TS_ADDEND;                   <span class="comment">/* 0x718: Timestamp Addend Register */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    __RW uint32_t TGTTM_SEC;                   <span class="comment">/* 0x71C: Target Time Seconds Register */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    __RW uint32_t TGTTM_NSEC;                  <span class="comment">/* 0x720: Target Time Nanoseconds Register */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    __RW uint32_t SYSTM_H_SEC;                 <span class="comment">/* 0x724: System Time - Higher Word Seconds Register */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    __R  uint32_t TS_STATUS;                   <span class="comment">/* 0x728: Timestamp Status Register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    __RW uint32_t PPS_CTRL;                    <span class="comment">/* 0x72C: PPS Control Register */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    __R  uint32_t AUX_TS_NSEC;                 <span class="comment">/* 0x730: Auxiliary Timestamp - Nanoseconds Register */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    __R  uint32_t AUX_TS_SEC;                  <span class="comment">/* 0x734: Auxiliary Timestamp - Seconds Register */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    __R  uint8_t  RESERVED11[40];              <span class="comment">/* 0x738 - 0x75F: Reserved */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    __RW uint32_t PPS0_INTERVAL;               <span class="comment">/* 0x760: PPS Interval Register */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    __RW uint32_t PPS0_WIDTH;                  <span class="comment">/* 0x764: PPS Width Register */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    __R  uint8_t  RESERVED12[24];              <span class="comment">/* 0x768 - 0x77F: Reserved */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        __RW uint32_t TGTTM_SEC;               <span class="comment">/* 0x780: PPS Target Time Seconds Register */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        __RW uint32_t TGTTM_NSEC;              <span class="comment">/* 0x784: PPS Target Time Nanoseconds Register */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        __RW uint32_t INTERVAL;                <span class="comment">/* 0x788: PPS Interval Register */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        __RW uint32_t WIDTH;                   <span class="comment">/* 0x78C: PPS Width Register */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        __R  uint8_t  RESERVED0[16];           <span class="comment">/* 0x790 - 0x79F: Reserved */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structENET__Type.html#abe52d671ed6b8c46633664b44a46a390">  112</a></span>    } PPS[3];</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    __R  uint8_t  RESERVED13[2080];            <span class="comment">/* 0x7E0 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    __RW uint32_t DMA_BUS_MODE;                <span class="comment">/* 0x1000: Bus Mode Register */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    __RW uint32_t DMA_TX_POLL_DEMAND;          <span class="comment">/* 0x1004: Transmit Poll Demand Register */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    __RW uint32_t DMA_RX_POLL_DEMAND;          <span class="comment">/* 0x1008: Receive Poll Demand Register */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    __RW uint32_t DMA_RX_DESC_LIST_ADDR;       <span class="comment">/* 0x100C: Receive Descriptor List Address Register */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    __RW uint32_t DMA_TX_DESC_LIST_ADDR;       <span class="comment">/* 0x1010: Transmit Descriptor List Address Register */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    __RW uint32_t DMA_STATUS;                  <span class="comment">/* 0x1014: Status Register */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    __RW uint32_t DMA_OP_MODE;                 <span class="comment">/* 0x1018: Operation Mode Register */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    __RW uint32_t DMA_INTR_EN;                 <span class="comment">/* 0x101C: Interrupt Enable Register */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    __RW uint32_t DMA_MISS_OVF_CNT;            <span class="comment">/* 0x1020: Missed Frame And Buffer Overflow Counter Register */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    __RW uint32_t DMA_RX_INTR_WDOG;            <span class="comment">/* 0x1024: Receive Interrupt Watchdog Timer Register */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    __RW uint32_t DMA_AXI_MODE;                <span class="comment">/* 0x1028: AXI Bus Mode Register */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    __RW uint32_t DMA_BUS_STATUS;              <span class="comment">/* 0x102C: AHB or AXI Status Register */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    __R  uint8_t  RESERVED14[24];              <span class="comment">/* 0x1030 - 0x1047: Reserved */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    __RW uint32_t DMA_CURR_HOST_TX_DESC;       <span class="comment">/* 0x1048: Current Host Transmit Descriptor Register */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    __RW uint32_t DMA_CURR_HOST_RX_DESC;       <span class="comment">/* 0x104C: Current Host Receive Descriptor Register */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    __RW uint32_t DMA_CURR_HOST_TX_BUF;        <span class="comment">/* 0x1050: Current Host Transmit Buffer Address Register */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    __RW uint32_t DMA_CURR_HOST_RX_BUF;        <span class="comment">/* 0x1054: Current Host Receive Buffer Address Register */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    __R  uint8_t  RESERVED15[8104];            <span class="comment">/* 0x1058 - 0x2FFF: Reserved */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    __RW uint32_t CTRL0;                       <span class="comment">/* 0x3000: Control Register 0 */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    __R  uint8_t  RESERVED16[4];               <span class="comment">/* 0x3004 - 0x3007: Reserved */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    __RW uint32_t CTRL2;                       <span class="comment">/* 0x3008: Control  Register 1 */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    __R  uint8_t  RESERVED17[28];              <span class="comment">/* 0x300C - 0x3027: Reserved */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>} <a class="code hl_struct" href="structENET__Type.html">ENET_Type</a>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* Bitfield definition for register: MACCFG */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/*</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * SARC (RW)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> *</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * Source Address Insertion or Replacement Control</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *  This field controls the source address insertion or replacement for all transmitted frames.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * Bit 30 specifies which MAC Address register (0 or 1) is used for source address insertion or replacement based on the values of Bits [29:28]:</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * - 2&#39;b0x: The input signals mti_sa_ctrl_i and ati_sa_ctrl_i control the SA field generation.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * - 2&#39;b10: - If Bit 30 is set to 0, the MAC inserts the content of the MAC Address 0 registers (registers 16 and 17) in the SA field of all transmitted frames.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *              - If Bit 30 is set to 1 and the Enable MAC Address Register 1 option is selected during core configuration,</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> *                 the MAC inserts the content of the MAC Address 1 registers (registers 18 and 19) in the SA field of all transmitted frames.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * - 2&#39;b11: - If Bit 30 is set to 0, the MAC replaces the content of the MAC Address 0 registers (registers 16 and 17) in the SA field of all transmitted frames.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *              - If Bit 30 is set to 1 and the Enable MAC Address Register 1 option is selected during core configuration,</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> *                 the MAC replaces the content of the MAC Address 1 registers (registers 18 and 19) in the SA field of all transmitted frames.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * Note: - Changes to this field take effect only on the start of a frame.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * If you write this register field when a frame is being transmitted, only the subsequent frame can use the updated value,</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * that is, the current frame does not use the updated value.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * - These bits are reserved and RO when the Enable SA, VLAN, and CRC Insertion on TX feature is not selected during core configuration.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab657ab1e3a83767223ac185245d62c4c">  158</a></span><span class="preprocessor">#define ENET_MACCFG_SARC_MASK (0x70000000UL)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a326b3f2c7196a26f7639e797d2379941">  159</a></span><span class="preprocessor">#define ENET_MACCFG_SARC_SHIFT (28U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a074a1651d0034f2fbf1345a149438ca2">  160</a></span><span class="preprocessor">#define ENET_MACCFG_SARC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_SARC_SHIFT) &amp; ENET_MACCFG_SARC_MASK)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd818abd09a04164631efc4aa988a14b">  161</a></span><span class="preprocessor">#define ENET_MACCFG_SARC_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_SARC_MASK) &gt;&gt; ENET_MACCFG_SARC_SHIFT)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/*</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * TWOKPE (RW)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> *</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * IEEE 802.3as Support for 2K Packets</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> *  When set, the MAC considers all frames, with up to 2,000 bytes length, as normal packets.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * When Bit 20 (JE) is not set, the MAC considers all received frames of size more than 2K bytes as Giant frames.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * When this bit is reset and Bit 20 (JE) is not set, the MAC considers all received frames of size more than 1,518 bytes (1,522 bytes for tagged) as Giant frames.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * When Bit 20 is set, setting this bit has no effect on Giant Frame status.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac72a9a1fe38a288f6e5635949dd49458">  172</a></span><span class="preprocessor">#define ENET_MACCFG_TWOKPE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a994a9bd1d296c985419faaafcb728031">  173</a></span><span class="preprocessor">#define ENET_MACCFG_TWOKPE_SHIFT (27U)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9546c27e38414c457f93f3f85a2890de">  174</a></span><span class="preprocessor">#define ENET_MACCFG_TWOKPE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_TWOKPE_SHIFT) &amp; ENET_MACCFG_TWOKPE_MASK)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a74ed2628e417344fb19e70aba1012773">  175</a></span><span class="preprocessor">#define ENET_MACCFG_TWOKPE_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_TWOKPE_MASK) &gt;&gt; ENET_MACCFG_TWOKPE_SHIFT)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/*</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * SFTERR (RW)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> *</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * SMII Force Transmit Error</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> *  When set, this bit indicates to the PHY to force a transmit error in the SMII frame being transmitted. This bit is reserved if the SMII PHY port is not selected during core configuration.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5f3235f223c0fe32be153588b11640a6">  183</a></span><span class="preprocessor">#define ENET_MACCFG_SFTERR_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3ec60d89e32cce0a45b16b5664609a4">  184</a></span><span class="preprocessor">#define ENET_MACCFG_SFTERR_SHIFT (26U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a21ae55f3a7478cb6a5d438f792ae4826">  185</a></span><span class="preprocessor">#define ENET_MACCFG_SFTERR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_SFTERR_SHIFT) &amp; ENET_MACCFG_SFTERR_MASK)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4b5684becfae075f5828c9cbd6b76acb">  186</a></span><span class="preprocessor">#define ENET_MACCFG_SFTERR_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_SFTERR_MASK) &gt;&gt; ENET_MACCFG_SFTERR_SHIFT)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/*</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * CST (RW)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> *</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * CRC Stripping for Type Frames</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *  When this bit is set, the last 4 bytes (FCS) of all frames of Ether type (Length/Type field greater than or equal to 1,536) are stripped and dropped before forwarding the frame to the application.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * This function is not valid when the IP Checksum Engine (Type 1) is enabled in the MAC receiver. This function is valid when Type 2 Checksum Offload Engine is enabled.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8694b82aa7c9d38337e718f3ddc8414a">  195</a></span><span class="preprocessor">#define ENET_MACCFG_CST_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9d2cba17c4701fc8f3bbc3c8a2f7a33e">  196</a></span><span class="preprocessor">#define ENET_MACCFG_CST_SHIFT (25U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e37faa8c66a860b49f45a2cc3d5f7db">  197</a></span><span class="preprocessor">#define ENET_MACCFG_CST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_CST_SHIFT) &amp; ENET_MACCFG_CST_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3cc0823d471f53a01bd43fb0ea7178e9">  198</a></span><span class="preprocessor">#define ENET_MACCFG_CST_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_CST_MASK) &gt;&gt; ENET_MACCFG_CST_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * TC (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Transmit Configuration in RGMII, SGMII, or SMII</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> *  When set, this bit enables the transmission of duplex mode, link speed, and link up or down information to the PHY in the RGMII, SMII,</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> *  or SGMII port. When this bit is reset, no such information is driven to the PHY.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * This bit is reserved (and RO) if the RGMII, SMII, or SGMII PHY port is not selected during core configuration.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adb21280ee2d3cce65dea6d35621e929b">  208</a></span><span class="preprocessor">#define ENET_MACCFG_TC_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4690ba8c9ce6334f831f7f546641e455">  209</a></span><span class="preprocessor">#define ENET_MACCFG_TC_SHIFT (24U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7675d8063818ecd13e93e8355da5557d">  210</a></span><span class="preprocessor">#define ENET_MACCFG_TC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_TC_SHIFT) &amp; ENET_MACCFG_TC_MASK)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40094f8f6ecdcda4a7479f713e4a0e3c">  211</a></span><span class="preprocessor">#define ENET_MACCFG_TC_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_TC_MASK) &gt;&gt; ENET_MACCFG_TC_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * WD (RW)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> *</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * Watchdog Disable</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *  When this bit is set, the MAC disables the watchdog timer on the receiver. The MAC can receive frames of up to 16,383 bytes.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a996eca17517a0527529ce6ca3c40ffb6">  219</a></span><span class="preprocessor">#define ENET_MACCFG_WD_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b4378bee73c267b3bfd2c157aaa311c">  220</a></span><span class="preprocessor">#define ENET_MACCFG_WD_SHIFT (23U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1869bc8984d809683cc3bb0fc0fcb5a">  221</a></span><span class="preprocessor">#define ENET_MACCFG_WD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_WD_SHIFT) &amp; ENET_MACCFG_WD_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a370b8998aca09a89e7f2ac29efec9431">  222</a></span><span class="preprocessor">#define ENET_MACCFG_WD_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_WD_MASK) &gt;&gt; ENET_MACCFG_WD_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * JD (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * Jabber Disable</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *  When this bit is set, the MAC disables the jabber timer on the transmitter. The MAC can transfer frames of up to 16,383 bytes.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * When this bit is reset, the MAC cuts off the transmitter if the application sends out more than 2,048 bytes of data (10,240 if JE is set high) during transmission.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af09734f2bef3aa44642add9a99ee97fb">  231</a></span><span class="preprocessor">#define ENET_MACCFG_JD_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaad70eee36496f916ccba2bad7916b51">  232</a></span><span class="preprocessor">#define ENET_MACCFG_JD_SHIFT (22U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af479d803a6830abd063ab8a3b1d99c95">  233</a></span><span class="preprocessor">#define ENET_MACCFG_JD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_JD_SHIFT) &amp; ENET_MACCFG_JD_MASK)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a272275aa8e0241987f6a778250785bc8">  234</a></span><span class="preprocessor">#define ENET_MACCFG_JD_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_JD_MASK) &gt;&gt; ENET_MACCFG_JD_SHIFT)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/*</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * BE (RW)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> *</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * Frame Burst Enable</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *  When this bit is set, the MAC allows frame bursting during transmission in the GMII half-duplex mode. This bit is reserved (and RO) in the 10/100 Mbps only or full-duplex-only configurations.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9312c9d1107d08740d991030f0eb35df">  242</a></span><span class="preprocessor">#define ENET_MACCFG_BE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a89c1e901b80802c7aa55e1ad0a6f74a7">  243</a></span><span class="preprocessor">#define ENET_MACCFG_BE_SHIFT (21U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aacbb63e972856cd84118f0dab690b7af">  244</a></span><span class="preprocessor">#define ENET_MACCFG_BE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_BE_SHIFT) &amp; ENET_MACCFG_BE_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12d65a88fbee54bbba6691c0eaea5ae7">  245</a></span><span class="preprocessor">#define ENET_MACCFG_BE_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_BE_MASK) &gt;&gt; ENET_MACCFG_BE_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * JE (RW)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * Jumbo Frame Enable</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *  When this bit is set, the MAC allows Jumbo frames of 9,018 bytes (9,022 bytes for VLAN tagged frames) without reporting a giant frame error in the receive frame status.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a481636687e4dae2e6bf660e7901695fa">  253</a></span><span class="preprocessor">#define ENET_MACCFG_JE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6cd27ed041fc6fb00e6afe3f3b6a094b">  254</a></span><span class="preprocessor">#define ENET_MACCFG_JE_SHIFT (20U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad9c036241d53a59e0364e2d53de5a73e">  255</a></span><span class="preprocessor">#define ENET_MACCFG_JE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_JE_SHIFT) &amp; ENET_MACCFG_JE_MASK)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9ec86077cfab29faf055ace6e072905d">  256</a></span><span class="preprocessor">#define ENET_MACCFG_JE_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_JE_MASK) &gt;&gt; ENET_MACCFG_JE_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * IFG (RW)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> *</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * Inter-Frame Gap</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *  These bits control the minimum IFG between frames during transmission.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * - 000: 96 bit times</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * - 001: 88 bit times</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * - 010: 80 bit times - ...</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * - 111: 40 bit times In the half-duplex mode, the minimum IFG can be configured only for 64 bit times (IFG = 100).</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * Lower values are not considered.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * In the 1000-Mbps mode, the minimum IFG supported is 64 bit times (and above) in the GMAC-CORE configuration and 80 bit times (and above) in other configurations.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *  When a JAM pattern is being transmitted because of backpressure activation, the MAC does not consider the minimum IFG.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a217cfe421f9b4b8ddece7159eb8e20bd">  271</a></span><span class="preprocessor">#define ENET_MACCFG_IFG_MASK (0xE0000UL)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad6bef33bd69d6a774c276477168b1fa2">  272</a></span><span class="preprocessor">#define ENET_MACCFG_IFG_SHIFT (17U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff0362372df90f327b267e2d6fc08fa4">  273</a></span><span class="preprocessor">#define ENET_MACCFG_IFG_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_IFG_SHIFT) &amp; ENET_MACCFG_IFG_MASK)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afadc8e05a849dff3fa95c2919f88db54">  274</a></span><span class="preprocessor">#define ENET_MACCFG_IFG_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_IFG_MASK) &gt;&gt; ENET_MACCFG_IFG_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/*</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * DCRS (RW)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * Disable Carrier Sense During Transmission</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *  When set high, this bit makes the MAC transmitter ignore the (G)MII CRS signal during frame transmission in the half-duplex mode.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> *  This request results in no errors generated because of Loss of Carrier or No Carrier during such transmission.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * When this bit is low, the MAC transmitter generates such errors because of Carrier Sense and can even abort the transmissions.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2737a3862180eb005459038a6b94b9e9">  284</a></span><span class="preprocessor">#define ENET_MACCFG_DCRS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad35391d19f599cebaaea358a8c71e279">  285</a></span><span class="preprocessor">#define ENET_MACCFG_DCRS_SHIFT (16U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e8f54ba459a7ed806252589b66368cd">  286</a></span><span class="preprocessor">#define ENET_MACCFG_DCRS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_DCRS_SHIFT) &amp; ENET_MACCFG_DCRS_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6967f570c9e25969bbde375b2fa594f8">  287</a></span><span class="preprocessor">#define ENET_MACCFG_DCRS_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_DCRS_MASK) &gt;&gt; ENET_MACCFG_DCRS_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * PS (RW)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * Port Select</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> *  This bit selects the Ethernet line speed.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * - 0: For 1000 Mbps operations</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * - 1: For 10 or 100 Mbps operations In 10 or 100 Mbps operations, this bit, along with FES bit, selects the exact line speed.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * In the 10/100 Mbps-only (always 1) or 1000 Mbps-only (always 0) configurations, this bit is read-only with the appropriate value. In default 10/100/1000 Mbps configuration,</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * this bit is R_W. The mac_portselect_o or mac_speed_o[1] signal reflects the value of this bit.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6aacde0132efd196384a4147e35333e">  299</a></span><span class="preprocessor">#define ENET_MACCFG_PS_MASK (0x8000U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad5c11d80a69960b77a70ab2c121516c">  300</a></span><span class="preprocessor">#define ENET_MACCFG_PS_SHIFT (15U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab1ae2bac30c4521f06807b642c0976ca">  301</a></span><span class="preprocessor">#define ENET_MACCFG_PS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_PS_SHIFT) &amp; ENET_MACCFG_PS_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa888ecb6deeb02b5c047ea975703a21a">  302</a></span><span class="preprocessor">#define ENET_MACCFG_PS_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_PS_MASK) &gt;&gt; ENET_MACCFG_PS_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * FES (RW)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * Speed</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> *  This bit selects the speed in the MII, RMII, SMII, RGMII, SGMII, or RevMII interface:</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * - 0: 10 Mbps</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * - 1: 100 Mbps This bit is reserved (RO) by default and is enabled only when the parameter SPEED_SELECT = Enabled.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * This bit generates link speed encoding when Bit 24 (TC) is set in the RGMII, SMII, or SGMII mode.</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * This bit is always enabled for RGMII, SGMII, SMII, or RevMII interface.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * In configurations with RGMII, SGMII, SMII, or RevMII interface, this bit is driven as an output signal (mac_speed_o[0]) to reflect the value of this bit in the mac_speed_o signal.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * In configurations with RMII, MII, or GMII interface, you can optionally drive this bit as an output signal (mac_speed_o[0]) to reflect its value in the mac_speed_o signal.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afbf63a8d59651aa02987f0a1feeb264c">  316</a></span><span class="preprocessor">#define ENET_MACCFG_FES_MASK (0x4000U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a48d98936b1d80c3fc52236d4659e19e1">  317</a></span><span class="preprocessor">#define ENET_MACCFG_FES_SHIFT (14U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1256803ce8bec0d1be7bef35b9c5eed5">  318</a></span><span class="preprocessor">#define ENET_MACCFG_FES_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_FES_SHIFT) &amp; ENET_MACCFG_FES_MASK)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6546225b38855aaa63e221691445126e">  319</a></span><span class="preprocessor">#define ENET_MACCFG_FES_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_FES_MASK) &gt;&gt; ENET_MACCFG_FES_SHIFT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/*</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * DO (RW)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> *</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * Disable Receive Own</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> *  When this bit is set, the MAC disables the reception of frames when the phy_txen_o is asserted in the half-duplex mode.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * When this bit is reset, the MAC receives all packets that are given by the PHY while transmitting.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * This bit is not applicable if the MAC is operating in the full-duplex mode. This bit is reserved (RO with default value) if the MAC is configured for the full-duplex-only operation.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0727e5d020db6bb95d3b8d7417c619d8">  329</a></span><span class="preprocessor">#define ENET_MACCFG_DO_MASK (0x2000U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af5014bfa68b23ba4087ed1c8591c726a">  330</a></span><span class="preprocessor">#define ENET_MACCFG_DO_SHIFT (13U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5672d29ef3aebdb0c47c264e2be1cd5d">  331</a></span><span class="preprocessor">#define ENET_MACCFG_DO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_DO_SHIFT) &amp; ENET_MACCFG_DO_MASK)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ada66fcf6bcb04a0a61586eb05e9ad67f">  332</a></span><span class="preprocessor">#define ENET_MACCFG_DO_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_DO_MASK) &gt;&gt; ENET_MACCFG_DO_SHIFT)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * LM (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * Loopback Mode</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *  When this bit is set, the MAC operates in the loopback mode at GMII or MII.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * The (G)MII Receive clock input (clk_rx_i) is required for the loopback to work properly, because the Transmit clock is not looped-back internally.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb14a7af43a94d5db98c63566465eda5">  341</a></span><span class="preprocessor">#define ENET_MACCFG_LM_MASK (0x1000U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af21a63fb65719fe51954f5ec35732352">  342</a></span><span class="preprocessor">#define ENET_MACCFG_LM_SHIFT (12U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ada1118c90a0f36d4c9c7333edb7bf925">  343</a></span><span class="preprocessor">#define ENET_MACCFG_LM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_LM_SHIFT) &amp; ENET_MACCFG_LM_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5db93e848944534c085226deef89eb9a">  344</a></span><span class="preprocessor">#define ENET_MACCFG_LM_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_LM_MASK) &gt;&gt; ENET_MACCFG_LM_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * DM (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * Duplex Mode</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> *  When this bit is set, the MAC operates in the full-duplex mode where it can transmit and receive simultaneously.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9c405d59c22b171a413504462a4adfca">  352</a></span><span class="preprocessor">#define ENET_MACCFG_DM_MASK (0x800U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aeafaf141d8ef682b755d3a9dd47a28a0">  353</a></span><span class="preprocessor">#define ENET_MACCFG_DM_SHIFT (11U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af41667d68f15392a00f62c5721f00fc1">  354</a></span><span class="preprocessor">#define ENET_MACCFG_DM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_DM_SHIFT) &amp; ENET_MACCFG_DM_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a406186450b854839021b1dc0cdba5ad1">  355</a></span><span class="preprocessor">#define ENET_MACCFG_DM_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_DM_MASK) &gt;&gt; ENET_MACCFG_DM_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * IPC (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * Checksum Offload</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * When this bit is set, the MAC calculates the 16-bit ones complement of the ones complement sum of all received Ethernet frame payloads.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * It also checks whether the IPv4 Header checksum (assumed to be bytes 2526 or 2930 (VLAN-tagged)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * of the received Ethernet frame) is correct for the received frame and gives the status in the receive status word.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * The MAC also appends the 16-bit checksum calculated for the IP header datagram payload (bytes after the IPv4 header)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * and appends it to the Ethernet frame transferred to the application (when Type 2 COE is deselected).</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * When this bit is reset, this function is disabled.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * When Type 2 COE is selected, this bit, when set, enables the IPv4 header checksum checking and IPv4 or IPv6 TCP, UDP, or ICMP payload checksum checking.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a593edf33d52de410b89253710a43581a">  369</a></span><span class="preprocessor">#define ENET_MACCFG_IPC_MASK (0x400U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af85d57f432018acfdbf584f9101ef3ca">  370</a></span><span class="preprocessor">#define ENET_MACCFG_IPC_SHIFT (10U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0700e2d7d52de530325a36fe8a577981">  371</a></span><span class="preprocessor">#define ENET_MACCFG_IPC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_IPC_SHIFT) &amp; ENET_MACCFG_IPC_MASK)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a71f689923ecd03d67eebc77f8f41a294">  372</a></span><span class="preprocessor">#define ENET_MACCFG_IPC_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_IPC_MASK) &gt;&gt; ENET_MACCFG_IPC_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/*</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * DR (RW)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> *</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * Disable Retry</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * When this bit is set, the MAC attempts only one transmission.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * When a collision occurs on the GMII or MII interface,</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * the MAC ignores the current frame transmission and reports a Frame Abort with excessive collision error in the transmit frame status.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * When this bit is reset, the MAC attempts retries based on the settings of the BL field (Bits [6:5]).</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a601d410e891d69c8868d55077421631b">  383</a></span><span class="preprocessor">#define ENET_MACCFG_DR_MASK (0x200U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afc2a00d7f776d62199358dc8362afff7">  384</a></span><span class="preprocessor">#define ENET_MACCFG_DR_SHIFT (9U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6c787fb8e1b6de871fd891e01d142f5">  385</a></span><span class="preprocessor">#define ENET_MACCFG_DR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_DR_SHIFT) &amp; ENET_MACCFG_DR_MASK)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a024e201d58b3e46dfab850ede7a8aa3e">  386</a></span><span class="preprocessor">#define ENET_MACCFG_DR_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_DR_MASK) &gt;&gt; ENET_MACCFG_DR_SHIFT)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * LUD (RW)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> *</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * Link Up or Down</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> *  This bit indicates whether the link is up or down during the transmission of configuration in the RGMII, SGMII, or SMII interface:</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * - 0: Link Down</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * - 1: Link Up</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7e80d1af919934a0f398fdff7ce299f0">  396</a></span><span class="preprocessor">#define ENET_MACCFG_LUD_MASK (0x100U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a131c3c8a4a4476aacc4c7a3269d06a51">  397</a></span><span class="preprocessor">#define ENET_MACCFG_LUD_SHIFT (8U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acbf3fd50cd532d2cccb88a0ebf6b565c">  398</a></span><span class="preprocessor">#define ENET_MACCFG_LUD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_LUD_SHIFT) &amp; ENET_MACCFG_LUD_MASK)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a68be334bc33bcf39a8d18040ac5fa640">  399</a></span><span class="preprocessor">#define ENET_MACCFG_LUD_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_LUD_MASK) &gt;&gt; ENET_MACCFG_LUD_SHIFT)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/*</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * ACS (RW)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> *</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * Automatic Pad or CRC Stripping</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> *  When this bit is set, the MAC strips the Pad or FCS field on the incoming frames only if the value of the length field is less than 1,536 bytes.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * All received frames with length field greater than or equal to 1,536 bytes are passed to the application without stripping the Pad or FCS field.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * When this bit is reset, the MAC passes all incoming frames, without modifying them, to the Host.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12360bc573f1c688829625fd329a2ee2">  409</a></span><span class="preprocessor">#define ENET_MACCFG_ACS_MASK (0x80U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7bf1e30dcbdaffb6d24040c4c5a45e6d">  410</a></span><span class="preprocessor">#define ENET_MACCFG_ACS_SHIFT (7U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adee9c13d8105463800950ba37fdd7ace">  411</a></span><span class="preprocessor">#define ENET_MACCFG_ACS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_ACS_SHIFT) &amp; ENET_MACCFG_ACS_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae836ef8f781efaba7b7c849f674f85a2">  412</a></span><span class="preprocessor">#define ENET_MACCFG_ACS_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_ACS_MASK) &gt;&gt; ENET_MACCFG_ACS_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * BL (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * Back-Off Limit</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> *  The Back-Off limit determines the random integer number (r) of slot time delays</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> *  (4,096 bit times for 1000 Mbps and 512 bit times for 10/100 Mbps) for which the MAC waits before rescheduling a transmission attempt during retries after a collision.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * This bit is applicable only in the half-duplex mode and is reserved (RO) in the full-duplex-only configuration.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * - 00: k= min (n, 10)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * - 01: k = min (n, 8)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * - 10: k = min (n, 4)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * - 11: k = min (n, 1) where n = retransmission attempt. The random integer r takes the value in the range 0  r &lt; 2k</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7c0ef8176ce0c2994340157e718edff4">  426</a></span><span class="preprocessor">#define ENET_MACCFG_BL_MASK (0x60U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a292afb9def3d459fd5fcadbc7d816c2e">  427</a></span><span class="preprocessor">#define ENET_MACCFG_BL_SHIFT (5U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3ac99cac353559e76fb409bc59cef4e">  428</a></span><span class="preprocessor">#define ENET_MACCFG_BL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_BL_SHIFT) &amp; ENET_MACCFG_BL_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1fe8ce28d204b7a2e1670befcaa38552">  429</a></span><span class="preprocessor">#define ENET_MACCFG_BL_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_BL_MASK) &gt;&gt; ENET_MACCFG_BL_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * DC (RW)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * Deferral Check</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> *  When this bit is set, the deferral check function is enabled in the MAC.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * The MAC issues a Frame Abort status, along with the excessive deferral error bit set in the transmit frame status,</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * when the transmit state machine is deferred for more than 24,288 bit times in the 10 or 100 Mbps mode.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> *  If the MAC is configured for 1000 Mbps operation or if the Jumbo frame mode is enabled in the 10 or 100 Mbps mode,</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> *  the threshold for deferral is 155,680 bits times. Deferral begins when the transmitter is ready to transmit,</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * but it is prevented because of an active carrier sense signal (CRS) on GMII or MII. The defer time is not cumulative.</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * For example, if the transmitter defers for 10,000 bit times because the CRS signal is active and then the CRS signal becomes inactive,</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * the transmitter transmits and collision happens.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * Because of collision, the transmitter needs to back off and then defer again after back off completion.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * In such a scenario, the deferral timer is reset to 0 and it is restarted.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afe19d2b204139f8729536ce9b2f28fe0">  446</a></span><span class="preprocessor">#define ENET_MACCFG_DC_MASK (0x10U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a193034ed4d14ef425cbdd527e84ace9f">  447</a></span><span class="preprocessor">#define ENET_MACCFG_DC_SHIFT (4U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a795cc2efd0514de25f4f3a0130288726">  448</a></span><span class="preprocessor">#define ENET_MACCFG_DC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_DC_SHIFT) &amp; ENET_MACCFG_DC_MASK)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19b4d8d17fe7da9101c5f3fd96625449">  449</a></span><span class="preprocessor">#define ENET_MACCFG_DC_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_DC_MASK) &gt;&gt; ENET_MACCFG_DC_SHIFT)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/*</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * TE (RW)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> *</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * Transmitter Enable</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *  When this bit is set, the transmit state machine of the MAC is enabled for transmission on the GMII or MII. When this bit is reset,</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> *  the MAC transmit state machine is disabled after the completion of the transmission of the current frame, and does not transmit any further frames.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab04568fe02184f2aad6742e5c8321543">  458</a></span><span class="preprocessor">#define ENET_MACCFG_TE_MASK (0x8U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad83f1d4e9aa6fde4ae038b1f292edee7">  459</a></span><span class="preprocessor">#define ENET_MACCFG_TE_SHIFT (3U)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d45454eceb7c6b091d3bcf187ef00a4">  460</a></span><span class="preprocessor">#define ENET_MACCFG_TE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_TE_SHIFT) &amp; ENET_MACCFG_TE_MASK)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3f461a934dcc819f9f801f74fd1fff3">  461</a></span><span class="preprocessor">#define ENET_MACCFG_TE_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_TE_MASK) &gt;&gt; ENET_MACCFG_TE_SHIFT)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/*</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * RE (RW)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> *</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * Receiver Enable</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> *  When this bit is set, the receiver state machine of the MAC is enabled for receiving frames from the GMII or MII. When this bit is reset,</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * the MAC receive state machine is disabled after the completion of the reception of the current frame, and does not receive any further frames from the GMII or MII.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5ba59d212ac56309fba832368de94ca">  470</a></span><span class="preprocessor">#define ENET_MACCFG_RE_MASK (0x4U)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a22e7a5b5dad0d7f971066989ccd56f62">  471</a></span><span class="preprocessor">#define ENET_MACCFG_RE_SHIFT (2U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa65b79182bbea14f16efe78136d86d79">  472</a></span><span class="preprocessor">#define ENET_MACCFG_RE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_RE_SHIFT) &amp; ENET_MACCFG_RE_MASK)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb9f75d1d2a46623106675d7882b1b3d">  473</a></span><span class="preprocessor">#define ENET_MACCFG_RE_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_RE_MASK) &gt;&gt; ENET_MACCFG_RE_SHIFT)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/*</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * PRELEN (RW)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> *</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * Preamble Length for Transmit frames</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> *  These bits control the number of preamble bytes that are added to the beginning of every Transmit frame.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *  The preamble reduction occurs only when the MAC is operating in the full-duplex mode.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * - 2&#39;b00: 7 bytes of preamble</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * - 2&#39;b01: 5 bytes of preamble</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * - 2&#39;b10: 3 bytes of preamble</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * - 2&#39;b11: Reserved</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a496ee0ae94db79f2d9566a4be33877f8">  486</a></span><span class="preprocessor">#define ENET_MACCFG_PRELEN_MASK (0x3U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a949976d97f33ab8a1663e2b54be29377">  487</a></span><span class="preprocessor">#define ENET_MACCFG_PRELEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae63a9769eaeeaf4c55ea8c5c73554e15">  488</a></span><span class="preprocessor">#define ENET_MACCFG_PRELEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACCFG_PRELEN_SHIFT) &amp; ENET_MACCFG_PRELEN_MASK)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a31137d4aee93815ea485ef9a945d8f6f">  489</a></span><span class="preprocessor">#define ENET_MACCFG_PRELEN_GET(x) (((uint32_t)(x) &amp; ENET_MACCFG_PRELEN_MASK) &gt;&gt; ENET_MACCFG_PRELEN_SHIFT)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">/* Bitfield definition for register: MACFF */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">/*</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * RA (RW)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> *</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * Receive All</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *  When this bit is set, the MAC Receiver module passes all received frames, irrespective of whether they pass the address filter or not, to the Application.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * The result of the SA or DA filtering is updated (pass or fail) in the corresponding bits in the Receive Status Word. When this bit is reset,</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * the Receiver module passes only those frames to the Application that pass the SA or DA address filter.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7095d22e3ef3235859e0bbcd3cdb5bef">  500</a></span><span class="preprocessor">#define ENET_MACFF_RA_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae63c68fed5e49d2693b38917220e6de9">  501</a></span><span class="preprocessor">#define ENET_MACFF_RA_SHIFT (31U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a118fe955e9bca2a3dac63ce3c4e9b9a3">  502</a></span><span class="preprocessor">#define ENET_MACFF_RA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_RA_SHIFT) &amp; ENET_MACFF_RA_MASK)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9fe89ba3f2abc1a19beed759527d92f6">  503</a></span><span class="preprocessor">#define ENET_MACFF_RA_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_RA_MASK) &gt;&gt; ENET_MACFF_RA_SHIFT)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/*</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * DNTU (RW)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> *</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * Drop non-TCP/UDP over IP Frames</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> *  When set, this bit enables the MAC to drop the non-TCP or UDP over IP frames. The MAC forward only those frames that are processed by the Layer 4 filter.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * When reset, this bit enables the MAC to forward all non-TCP or UDP over IP frames.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fefc266b3461b266f3d7b832126bc11">  512</a></span><span class="preprocessor">#define ENET_MACFF_DNTU_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac4cbfb76b24310c3cf6027d1d50bbb5">  513</a></span><span class="preprocessor">#define ENET_MACFF_DNTU_SHIFT (21U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb32f1fbac7066a2dc80aca654ca4a03">  514</a></span><span class="preprocessor">#define ENET_MACFF_DNTU_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_DNTU_SHIFT) &amp; ENET_MACFF_DNTU_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af6e1a29b185497252d2193b225bdcf8e">  515</a></span><span class="preprocessor">#define ENET_MACFF_DNTU_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_DNTU_MASK) &gt;&gt; ENET_MACFF_DNTU_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * IPFE (RW)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * Layer 3 and Layer 4 Filter Enable</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *  When set, this bit enables the MAC to drop frames that do not match the enabled Layer 3 and Layer 4 filters. If Layer 3 or Layer 4 filters are not enabled for matching,</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * this bit does not have any effect. When reset, the MAC forwards all frames irrespective of the match status of the Layer 3 and Layer 4 fields.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af01f7f7b0d6ce85767bdd01f8c5f0886">  524</a></span><span class="preprocessor">#define ENET_MACFF_IPFE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0035f6cab41311198a5eff4103bd2308">  525</a></span><span class="preprocessor">#define ENET_MACFF_IPFE_SHIFT (20U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a89171bd0cbfc695f1d9fc0ae7ffb0fc5">  526</a></span><span class="preprocessor">#define ENET_MACFF_IPFE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_IPFE_SHIFT) &amp; ENET_MACFF_IPFE_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92c836f3495dbfd8ba735bece26d804e">  527</a></span><span class="preprocessor">#define ENET_MACFF_IPFE_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_IPFE_MASK) &gt;&gt; ENET_MACFF_IPFE_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * VTFE (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * VLAN Tag Filter Enable</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *  When set, this bit enables the MAC to drop VLAN tagged frames that do not match the VLAN Tag comparison.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * When reset, the MAC forwards all frames irrespective of the match status of the VLAN Tag.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70d927b4f5abbc8f295bf895e2fb5d23">  536</a></span><span class="preprocessor">#define ENET_MACFF_VTFE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad3cc969ac3072c43f3fcad464652662">  537</a></span><span class="preprocessor">#define ENET_MACFF_VTFE_SHIFT (15U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3adc7a52fcffcda4c4d8edf1636b5f0b">  538</a></span><span class="preprocessor">#define ENET_MACFF_VTFE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_VTFE_SHIFT) &amp; ENET_MACFF_VTFE_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c1089bcbee322639b6266b1d4827e8b">  539</a></span><span class="preprocessor">#define ENET_MACFF_VTFE_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_VTFE_MASK) &gt;&gt; ENET_MACFF_VTFE_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * HPF (RW)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * Hash or Perfect Filter</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> *  When this bit is set, it configures the address filter to pass a frame if it matches either the perfect filtering or the hash filtering as set by the HMC or HUC bits.</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * When this bit is low and the HUC or HMC bit is set, the frame is passed only if it matches the Hash filter.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa0ecc7c850f478f320d97b3303d1edbd">  548</a></span><span class="preprocessor">#define ENET_MACFF_HPF_MASK (0x400U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab62bde8c75fab4361de1875ced5ae8c6">  549</a></span><span class="preprocessor">#define ENET_MACFF_HPF_SHIFT (10U)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa05416d8b4d1861d0316351f9ca60d17">  550</a></span><span class="preprocessor">#define ENET_MACFF_HPF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_HPF_SHIFT) &amp; ENET_MACFF_HPF_MASK)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad32ff3c386077d5fad8db005569f0929">  551</a></span><span class="preprocessor">#define ENET_MACFF_HPF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_HPF_MASK) &gt;&gt; ENET_MACFF_HPF_SHIFT)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * SAF (RW)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * Source Address Filter Enable</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *  When this bit is set, the MAC compares the SA field of the received frames with the values programmed in the enabled SA registers. If the comparison fails,</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> *  the MAC drops the frame. When this bit is reset, the MAC forwards the received frame to the application with updated SAF bit of the Rx Status depending on the SA address comparison.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adea0aedb5d4d4e14d513cf21330a9fc5">  560</a></span><span class="preprocessor">#define ENET_MACFF_SAF_MASK (0x200U)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93e6a44c2beb03cf7ef6a4dc1dfc87b7">  561</a></span><span class="preprocessor">#define ENET_MACFF_SAF_SHIFT (9U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ece6822903e0b245e20c531d7197854">  562</a></span><span class="preprocessor">#define ENET_MACFF_SAF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_SAF_SHIFT) &amp; ENET_MACFF_SAF_MASK)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae0d04fe90548b97d261435d234d387c7">  563</a></span><span class="preprocessor">#define ENET_MACFF_SAF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_SAF_MASK) &gt;&gt; ENET_MACFF_SAF_SHIFT)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/*</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * SAIF (RW)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> *</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * SA Inverse Filtering</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * When this bit is set, the Address Check block operates in inverse filtering mode for the SA address comparison. The frames whose SA matches the SA registers are marked as failing the SA Address filter.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * When this bit is reset, frames whose SA does not match the SA registers are marked as failing the SA Address filter.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aceca0afa6d7aeb952d61f8530fd710cf">  572</a></span><span class="preprocessor">#define ENET_MACFF_SAIF_MASK (0x100U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1288a091cdab60096f21f21e9d20bd9c">  573</a></span><span class="preprocessor">#define ENET_MACFF_SAIF_SHIFT (8U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a16ae9c57c61a36aa8ade4ebd1fcac1bf">  574</a></span><span class="preprocessor">#define ENET_MACFF_SAIF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_SAIF_SHIFT) &amp; ENET_MACFF_SAIF_MASK)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa711f9f34c4cd499945318e889c7787">  575</a></span><span class="preprocessor">#define ENET_MACFF_SAIF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_SAIF_MASK) &gt;&gt; ENET_MACFF_SAIF_SHIFT)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">/*</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * PCF (RW)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> *</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * Pass Control Frames</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> *  These bits control the forwarding of all control frames (including unicast and multicast Pause frames).</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * - 00: MAC filters all control frames from reaching the application.</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * - 01: MAC forwards all control frames except Pause frames to application even if they fail the Address filter.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * - 10: MAC forwards all control frames to application even if they fail the Address Filter.</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * - 11: MAC forwards control frames that pass the Address Filter.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * The following conditions should be true for the Pause frames processing:</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * - Condition 1: The MAC is in the full-duplex mode and flow control is enabled by setting Bit 2 (RFE) of Register 6 (Flow Control Register) to 1.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * - Condition 2: The destination address (DA) of the received frame matches the special multicast address or the MAC Address 0 when Bit 3 (UP) of the Register 6 (Flow Control Register) is set.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * - Condition 3: The Type field of the received frame is 0x8808 and the OPCODE field is 0x0001.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * Note: This field should be set to 01 only when the Condition 1 is true,</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * that is, the MAC is programmed to operate in the full-duplex mode and the RFE bit is enabled.</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * Otherwise, the Pause frame filtering may be inconsistent.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * When Condition 1 is false, the Pause frames are considered as generic control frames.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * Therefore, to pass all control frames (including Pause frames) when the full-duplex mode and flow control is not enabled,</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * you should set the PCF field to 10 or 11 (as required by the application).</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad228a9bdf5dfb62cdd13820e7ea1e755">  597</a></span><span class="preprocessor">#define ENET_MACFF_PCF_MASK (0xC0U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4d25f267d28815e522b969d4a2b71ff4">  598</a></span><span class="preprocessor">#define ENET_MACFF_PCF_SHIFT (6U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a832e95a91b44862cb476e18b3ca31498">  599</a></span><span class="preprocessor">#define ENET_MACFF_PCF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_PCF_SHIFT) &amp; ENET_MACFF_PCF_MASK)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a332879aa9eccb016a4b868079650fc39">  600</a></span><span class="preprocessor">#define ENET_MACFF_PCF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_PCF_MASK) &gt;&gt; ENET_MACFF_PCF_SHIFT)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/*</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * DBF (RW)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> *</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * Disable Broadcast Frames</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *  When this bit is set, the AFM module blocks all incoming broadcast frames. In addition, it overrides all other filter settings.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * When this bit is reset, the AFM module passes all received broadcast frames.</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a69c95c0335e24e644c20e8e445ffcb55">  609</a></span><span class="preprocessor">#define ENET_MACFF_DBF_MASK (0x20U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a28c0a1b4b7d3b4ff76949116838342ab">  610</a></span><span class="preprocessor">#define ENET_MACFF_DBF_SHIFT (5U)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a52090c305846d8cabe3338c9da10a6dc">  611</a></span><span class="preprocessor">#define ENET_MACFF_DBF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_DBF_SHIFT) &amp; ENET_MACFF_DBF_MASK)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa0d683befb3a14df9a119cac7bc52b3">  612</a></span><span class="preprocessor">#define ENET_MACFF_DBF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_DBF_MASK) &gt;&gt; ENET_MACFF_DBF_SHIFT)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/*</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * PM (RW)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> *</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * Pass All Multicast</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * When set, this bit indicates that all received frames with a multicast destination address (first bit in the destination address field is &#39;1&#39;) are passed.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * When reset, filtering of multicast frame depends on HMC bit.</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b6413487380c68cde2e911846690d2a">  621</a></span><span class="preprocessor">#define ENET_MACFF_PM_MASK (0x10U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3560c2bf3c95e4b4b3b902c8f2b7b81">  622</a></span><span class="preprocessor">#define ENET_MACFF_PM_SHIFT (4U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a52dffbc2e3e73947cc3de3e0018e1da1">  623</a></span><span class="preprocessor">#define ENET_MACFF_PM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_PM_SHIFT) &amp; ENET_MACFF_PM_MASK)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adb77d14dad2d6b7fcaee245aa8c18c65">  624</a></span><span class="preprocessor">#define ENET_MACFF_PM_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_PM_MASK) &gt;&gt; ENET_MACFF_PM_SHIFT)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">/*</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * DAIF (RW)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> *</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * DA Inverse Filtering</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *  When this bit is set, the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast frames.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * When reset, normal filtering of frames is performed.</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a606b77cd09e515dcf7dc472fa8156880">  633</a></span><span class="preprocessor">#define ENET_MACFF_DAIF_MASK (0x8U)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a84046957c1ee923ecfd54df69a91d34a">  634</a></span><span class="preprocessor">#define ENET_MACFF_DAIF_SHIFT (3U)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a64787320f64a99d8be76c7d78802ed86">  635</a></span><span class="preprocessor">#define ENET_MACFF_DAIF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_DAIF_SHIFT) &amp; ENET_MACFF_DAIF_MASK)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adb182ce58bd5d85b5c23b770c7a1ca8b">  636</a></span><span class="preprocessor">#define ENET_MACFF_DAIF_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_DAIF_MASK) &gt;&gt; ENET_MACFF_DAIF_SHIFT)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/*</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * HMC (RW)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> *</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * Hash Multicast</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * When set, the MAC performs destination address filtering of received multicast frames according to the hash table. When reset,</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * the MAC performs a perfect destination address filtering for multicast frames, that is, it compares the DA field with the values programmed in DA registers.</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3463d649decb437a2eb6c0899b145b0b">  645</a></span><span class="preprocessor">#define ENET_MACFF_HMC_MASK (0x4U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2d5d216d5d1fc2c8d5ee223363360f52">  646</a></span><span class="preprocessor">#define ENET_MACFF_HMC_SHIFT (2U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7fbcdf8be17762500a344ee0ef3a2f6">  647</a></span><span class="preprocessor">#define ENET_MACFF_HMC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_HMC_SHIFT) &amp; ENET_MACFF_HMC_MASK)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb002aa1de7e6c551df2bbc4ec513bf6">  648</a></span><span class="preprocessor">#define ENET_MACFF_HMC_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_HMC_MASK) &gt;&gt; ENET_MACFF_HMC_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * HUC (RW)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> *</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * Hash Unicast</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> *  When set, the MAC performs destination address filtering of unicast frames according to the hash table.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * When reset, the MAC performs a perfect destination address filtering for unicast frames, that is, it compares the DA field with the values programmed in DA registers.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a015f030807c0c4734f751ee91362e46e">  657</a></span><span class="preprocessor">#define ENET_MACFF_HUC_MASK (0x2U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a41b48ef6917655c5a2e3ccb23760961e">  658</a></span><span class="preprocessor">#define ENET_MACFF_HUC_SHIFT (1U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9864484fedd50e7e853fbb6ce29a8ca9">  659</a></span><span class="preprocessor">#define ENET_MACFF_HUC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_HUC_SHIFT) &amp; ENET_MACFF_HUC_MASK)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff96320f58561656873b8a0d1f0e4b1e">  660</a></span><span class="preprocessor">#define ENET_MACFF_HUC_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_HUC_MASK) &gt;&gt; ENET_MACFF_HUC_SHIFT)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/*</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * PR (RW)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> *</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * Promiscuous Mode</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * When this bit is set, the Address Filter module passes all incoming frames irrespective of the destination or source address.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> *  The SA or DA Filter Fails status bits of the Receive Status Word are always cleared when PR is set.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad7c78e42497aaf0fcb3f8ab4e519b958">  669</a></span><span class="preprocessor">#define ENET_MACFF_PR_MASK (0x1U)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af4174561b6873a0cfe5b70b24f6ed90a">  670</a></span><span class="preprocessor">#define ENET_MACFF_PR_SHIFT (0U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae551299c32edad9dd39d758e742afafe">  671</a></span><span class="preprocessor">#define ENET_MACFF_PR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MACFF_PR_SHIFT) &amp; ENET_MACFF_PR_MASK)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a633c73d11dfea18ab91b6d10d654b7ef">  672</a></span><span class="preprocessor">#define ENET_MACFF_PR_GET(x) (((uint32_t)(x) &amp; ENET_MACFF_PR_MASK) &gt;&gt; ENET_MACFF_PR_SHIFT)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/* Bitfield definition for register: HASH_H */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * HTH (RW)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * Hash Table High</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> *  This field contains the upper 32 bits of the Hash table.</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0b1f7df6be8428e6fc4122e68b524054">  681</a></span><span class="preprocessor">#define ENET_HASH_H_HTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf6a690a45231653c6e64efc82b9f83e">  682</a></span><span class="preprocessor">#define ENET_HASH_H_HTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1113f9a421b0fdbd8fd8f39eb3f8208f">  683</a></span><span class="preprocessor">#define ENET_HASH_H_HTH_SET(x) (((uint32_t)(x) &lt;&lt; ENET_HASH_H_HTH_SHIFT) &amp; ENET_HASH_H_HTH_MASK)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c3d86277dfed3e2586201b36970dcd7">  684</a></span><span class="preprocessor">#define ENET_HASH_H_HTH_GET(x) (((uint32_t)(x) &amp; ENET_HASH_H_HTH_MASK) &gt;&gt; ENET_HASH_H_HTH_SHIFT)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/* Bitfield definition for register: HASH_L */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/*</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * HTL (RW)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> *</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * Hash Table Low</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> *  This field contains the lower 32 bits of the Hash table.</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a09c4aded222072fdd7eda31800ef16ee">  693</a></span><span class="preprocessor">#define ENET_HASH_L_HTL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a276e816eb2372a8163a1f72ee7475aaa">  694</a></span><span class="preprocessor">#define ENET_HASH_L_HTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0d8c33fc9d4306462b745abf05a8fa75">  695</a></span><span class="preprocessor">#define ENET_HASH_L_HTL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_HASH_L_HTL_SHIFT) &amp; ENET_HASH_L_HTL_MASK)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76356ea65a6653af009a5788a6e03886">  696</a></span><span class="preprocessor">#define ENET_HASH_L_HTL_GET(x) (((uint32_t)(x) &amp; ENET_HASH_L_HTL_MASK) &gt;&gt; ENET_HASH_L_HTL_SHIFT)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/* Bitfield definition for register: GMII_ADDR */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/*</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * PA (RW)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> *</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * Physical Layer Address</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> *  This field indicates which of the 32 possible PHY devices are being accessed. For RevMII, this field gives the PHY Address of the RevMII module.</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6830931d67552c302613eb5a0fc24663">  705</a></span><span class="preprocessor">#define ENET_GMII_ADDR_PA_MASK (0xF800U)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0a49b60ab0a0c5dc3b3b4cee96d31e6d">  706</a></span><span class="preprocessor">#define ENET_GMII_ADDR_PA_SHIFT (11U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a064c7ea157a9a77d1cb1ae0f7f001464">  707</a></span><span class="preprocessor">#define ENET_GMII_ADDR_PA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_ADDR_PA_SHIFT) &amp; ENET_GMII_ADDR_PA_MASK)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd7a8cc50121aacb7c1de2d91a82e590">  708</a></span><span class="preprocessor">#define ENET_GMII_ADDR_PA_GET(x) (((uint32_t)(x) &amp; ENET_GMII_ADDR_PA_MASK) &gt;&gt; ENET_GMII_ADDR_PA_SHIFT)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/*</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * GR (RW)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> *</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * GMII Register</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> *  These bits select the desired GMII register in the selected PHY device. For RevMII, these bits select the desired CSR register in the RevMII Registers set.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae9b187888d1fa81c6049098274f4a288">  716</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GR_MASK (0x7C0U)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8eb829b2c1b13544c5a24c22c0240c71">  717</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GR_SHIFT (6U)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35a27c610bac62f4a879b6ce282c60dd">  718</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_ADDR_GR_SHIFT) &amp; ENET_GMII_ADDR_GR_MASK)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a1e7e324ea75502fec8330eb5193325">  719</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GR_GET(x) (((uint32_t)(x) &amp; ENET_GMII_ADDR_GR_MASK) &gt;&gt; ENET_GMII_ADDR_GR_SHIFT)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/*</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * CR (RW)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> *</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * CSR Clock Range</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *  The CSR Clock Range selection determines the frequency of the MDC clock according to the CSR clock frequency used in your design.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * The CSR clock corresponding to different GMAC configurations is given in Table 9-2 on page 564.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * The suggested range of CSR clock frequency applicable for each value (when Bit[5] = 0)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * ensures that the MDC clock is approximately between the frequency range 1.0 MHz2.5 MHz.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * - 0000: The CSR clock frequency is 60100 MHz and the MDC clock frequency is CSR clock/42.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * - 0001: The CSR clock frequency is 100150 MHz and the MDC clock frequency is CSR clock/62.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * - 0010: The CSR clock frequency is 2035 MHz and the MDC clock frequency is CSR clock/16.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * - 0011: The CSR clock frequency is 3560 MHz and the MDC clock frequency is CSR clock/26.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * - 0100: The CSR clock frequency is 150250 MHz and the MDC clock frequency is CSR clock/102.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * - 0101: The CSR clock frequency is 250300 MHz and the MDC clock is CSR clock/124.</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * - 0110, 0111: Reserved</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * When Bit 5 is set, you can achieve higher frequency of the MDC clock than the frequency limit of 2.5 MHz (specified in the IEEE Std 802.3) and program a clock divider of lower value.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * For example,</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * when CSR clock is of 100 MHz frequency and you program these bits as 1010,</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * then the resultant MDC clock is of 12.5 MHz which is outside the limit of IEEE 802.3 specified range.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * Program the following values only if the interfacing chips support faster MDC clocks.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * - 1000: CSR clock/4</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * - 1001: CSR clock/6</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * - 1010: CSR clock/8</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * - 1011: CSR clock/10</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * - 1100: CSR clock/12</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * - 1101: CSR clock/14</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * - 1110: CSR clock/16</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * - 1111: CSR clock/18 These bits are not used for accessing RevMII. These bits are read-only if the RevMII interface is selected as single PHY interface.</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3591cc3d59abd8251d4ee6e6689b5c27">  750</a></span><span class="preprocessor">#define ENET_GMII_ADDR_CR_MASK (0x3CU)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a986e4d17c6befde160d5eb24701ff4ec">  751</a></span><span class="preprocessor">#define ENET_GMII_ADDR_CR_SHIFT (2U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab8f3a22d2a70b413c87b10b561b84d98">  752</a></span><span class="preprocessor">#define ENET_GMII_ADDR_CR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_ADDR_CR_SHIFT) &amp; ENET_GMII_ADDR_CR_MASK)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9245df91fc461c860ecc1c0afd96cb76">  753</a></span><span class="preprocessor">#define ENET_GMII_ADDR_CR_GET(x) (((uint32_t)(x) &amp; ENET_GMII_ADDR_CR_MASK) &gt;&gt; ENET_GMII_ADDR_CR_SHIFT)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/*</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * GW (RW)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * GMII Write</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *  When set, this bit indicates to the PHY or RevMII that this is a Write operation using the GMII Data register. If this bit is not set,</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * it indicates that this is a Read operation, that is, placing the data in the GMII Data register.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a38d165f8b9c8035806450b3bf2c45994">  762</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GW_MASK (0x2U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e239847c52e624a61d968827e0ec97f">  763</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GW_SHIFT (1U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a491428661e68c9790f6b861008996860">  764</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GW_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_ADDR_GW_SHIFT) &amp; ENET_GMII_ADDR_GW_MASK)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a22653570638c60999e50b8bc9c6a8e8a">  765</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GW_GET(x) (((uint32_t)(x) &amp; ENET_GMII_ADDR_GW_MASK) &gt;&gt; ENET_GMII_ADDR_GW_SHIFT)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">/*</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * GB (RW)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> *</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * GMII Busy</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *  This bit should read logic 0 before writing to Register 4 and Register 5.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * During a PHY or RevMII register access, the software sets this bit to 1b1 to indicate that a Read or Write access is in progress.</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> *  Register 5 is invalid until this bit is cleared by the MAC.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * Therefore, Register 5 (GMII Data) should be kept valid until the MAC clears this bit during a PHY Write operation.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> * Similarly for a read operation, the contents of Register 5 are not valid until this bit is cleared.</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * The subsequent read or write operation should happen only after the previous operation is complete.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> * Because there is no acknowledgment from the PHY to MAC after a read or write operation is completed,</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * there is no change in the functionality of this bit even when the PHY is not present.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a55bdb3ae3555246d929ac17c0ccafb94">  780</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GB_MASK (0x1U)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac1917f7f86b48ec128c69b8b2c7cea4f">  781</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GB_SHIFT (0U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab97e9a855511632f46e1e81a3be70bcd">  782</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_ADDR_GB_SHIFT) &amp; ENET_GMII_ADDR_GB_MASK)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af2a67374d29856fd30681928966b1280">  783</a></span><span class="preprocessor">#define ENET_GMII_ADDR_GB_GET(x) (((uint32_t)(x) &amp; ENET_GMII_ADDR_GB_MASK) &gt;&gt; ENET_GMII_ADDR_GB_SHIFT)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/* Bitfield definition for register: GMII_DATA */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/*</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * GD (RW)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> *</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * GMII Data</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> *  This field contains the 16-bit data value read from the PHY or RevMII after a Management Read operation</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * or the 16-bit data value to be written to the PHY or RevMII before a Management Write operation.</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a60719d880622409cdac11276949c33ad">  793</a></span><span class="preprocessor">#define ENET_GMII_DATA_GD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a678c9e4278c9954d3e2820e2cedac68d">  794</a></span><span class="preprocessor">#define ENET_GMII_DATA_GD_SHIFT (0U)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab246c4da27a0f157cc48c739acbfea08">  795</a></span><span class="preprocessor">#define ENET_GMII_DATA_GD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_GMII_DATA_GD_SHIFT) &amp; ENET_GMII_DATA_GD_MASK)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a58db8f98f1984406fed7a97db3b56030">  796</a></span><span class="preprocessor">#define ENET_GMII_DATA_GD_GET(x) (((uint32_t)(x) &amp; ENET_GMII_DATA_GD_MASK) &gt;&gt; ENET_GMII_DATA_GD_SHIFT)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/* Bitfield definition for register: FLOWCTRL */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/*</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * PT (RW)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> *</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * Pause Time</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> *  This field holds the value to be used in the Pause Time field in the transmit control frame.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * If the Pause Time bits is configured to be double-synchronized to the (G)MII clock domain,</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> *  then consecutive writes to this register should be performed only after at least four clock cycles in the destination clock domain.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4010ff16585e19ff4e33b4b252ee24c">  807</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af02fb04b16c254b6d55cdf2c1452ba45">  808</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PT_SHIFT (16U)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a627cd47a87fa9c7b0813a9b7e8f71329">  809</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_PT_SHIFT) &amp; ENET_FLOWCTRL_PT_MASK)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a11116a381e6365a17674aca0f1753ff9">  810</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PT_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_PT_MASK) &gt;&gt; ENET_FLOWCTRL_PT_SHIFT)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/*</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * DZPQ (RW)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> *</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * Disable Zero-Quanta Pause</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> *  When this bit is set, it disables the automatic generation of the Zero-Quanta Pause frames on the de-assertion of</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * the flow-control signal from the FIFO layer (MTL or external sideband flow control signal sbd_flowctrl_i/mti_flowctrl_i).</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * When this bit is reset, normal operation with automatic Zero-Quanta Pause frame generation is enabled.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a054e73deb6039d8e5be0c2a6dad2f817">  820</a></span><span class="preprocessor">#define ENET_FLOWCTRL_DZPQ_MASK (0x80U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a34250e5c5adec96c697b0b1fb73371b3">  821</a></span><span class="preprocessor">#define ENET_FLOWCTRL_DZPQ_SHIFT (7U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7750a494e54eae5f2ba6c5f5ddeb1a6">  822</a></span><span class="preprocessor">#define ENET_FLOWCTRL_DZPQ_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_DZPQ_SHIFT) &amp; ENET_FLOWCTRL_DZPQ_MASK)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0442ea8ec1d9f6dda6ec51919169d33">  823</a></span><span class="preprocessor">#define ENET_FLOWCTRL_DZPQ_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_DZPQ_MASK) &gt;&gt; ENET_FLOWCTRL_DZPQ_SHIFT)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/*</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * PLT (RW)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> *</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * Pause Low Threshold</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *  This field configures the threshold of the Pause timer at which the input flow control signal mti_flowctrl_i (or sbd_flowctrl_i) is checked for automatic retransmission of the Pause frame.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * The threshold values should be always less than the Pause Time configured in Bits[31:16].</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> *  For example, if PT = 100H (256 slot-times), and PLT = 01,</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * then a second Pause frame is automatically transmitted if the mti_flowctrl_i signal is asserted at 228 (256  28) slot times after the first Pause frame is transmitted.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * The following list provides the threshold values for different values:</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * - 00: The threshold is Pause time minus 4 slot times (PT  4 slot times).</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> * - 01: The threshold is Pause time minus 28 slot times (PT  28 slot times).</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * - 10: The threshold is Pause time minus 144 slot times (PT  144 slot times).</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * - 11: The threshold is Pause time minus 256 slot times (PT  256 slot times). The slot time is defined as the time taken to transmit 512 bits (64 bytes) on the GMII or MII interface.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6154429c65a7bb5cdae0d27025eeb317">  839</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PLT_MASK (0x30U)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae4f02d243bd7415b7509d5ab8a83f932">  840</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PLT_SHIFT (4U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82b3f9c35f42a8fa7253fb15c8117714">  841</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PLT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_PLT_SHIFT) &amp; ENET_FLOWCTRL_PLT_MASK)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a623ffb3b3d274303c9176c942f03d675">  842</a></span><span class="preprocessor">#define ENET_FLOWCTRL_PLT_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_PLT_MASK) &gt;&gt; ENET_FLOWCTRL_PLT_SHIFT)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">/*</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * UP (RW)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> *</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * Unicast Pause Frame Detect A pause frame is processed when it has the unique multicast address specified in the IEEE Std 802.3.</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * When this bit is set, the MAC can also detect Pause frames with unicast address of the station.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * This unicast address should be as specified in the MAC Address0 High Register and MAC Address0 Low Register.</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * When this bit is reset, the MAC only detects Pause frames with unique multicast address.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a203aea6e1a5ce98f8094b857bab67378">  852</a></span><span class="preprocessor">#define ENET_FLOWCTRL_UP_MASK (0x8U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7806059b2ec1f00a1b2f4edb386f6ceb">  853</a></span><span class="preprocessor">#define ENET_FLOWCTRL_UP_SHIFT (3U)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3e38163e8130f9ea32c73d21346a9724">  854</a></span><span class="preprocessor">#define ENET_FLOWCTRL_UP_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_UP_SHIFT) &amp; ENET_FLOWCTRL_UP_MASK)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72471091f305ccb1eedf9cd952daeb52">  855</a></span><span class="preprocessor">#define ENET_FLOWCTRL_UP_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_UP_MASK) &gt;&gt; ENET_FLOWCTRL_UP_SHIFT)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/*</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * RFE (RW)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> *</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * Receive Flow Control Enable</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> *  When this bit is set, the MAC decodes the received Pause frame and disables its transmitter for a specified (Pause) time. When this bit is reset, the decode function of the Pause frame is disabled.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad57b3eef2d676cfb421560959121c8a6">  863</a></span><span class="preprocessor">#define ENET_FLOWCTRL_RFE_MASK (0x4U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a31beeab515916f2dc2897c88064af66f">  864</a></span><span class="preprocessor">#define ENET_FLOWCTRL_RFE_SHIFT (2U)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab8e5d833921685ba64214615a411b8ae">  865</a></span><span class="preprocessor">#define ENET_FLOWCTRL_RFE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_RFE_SHIFT) &amp; ENET_FLOWCTRL_RFE_MASK)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a397a77d7583b5442563444d968846a66">  866</a></span><span class="preprocessor">#define ENET_FLOWCTRL_RFE_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_RFE_MASK) &gt;&gt; ENET_FLOWCTRL_RFE_SHIFT)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">/*</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * TFE (RW)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> *</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * Transmit Flow Control Enable</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * In the full-duplex mode, when this bit is set, the MAC enables the flow control operation to transmit Pause frames.</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * When this bit is reset, the flow control operation in the MAC is disabled, and the MAC does not transmit any Pause frames.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * In the half-duplex mode, when this bit is set, the MAC enables the backpressure operation. When this bit is reset, the backpressure feature is disabled.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a74e579df36132822ba98518fd56817f8">  876</a></span><span class="preprocessor">#define ENET_FLOWCTRL_TFE_MASK (0x2U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aee38ce9e82c6292d0970f65a5675457e">  877</a></span><span class="preprocessor">#define ENET_FLOWCTRL_TFE_SHIFT (1U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35cc9d80a06680e954820d53fee947d0">  878</a></span><span class="preprocessor">#define ENET_FLOWCTRL_TFE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_TFE_SHIFT) &amp; ENET_FLOWCTRL_TFE_MASK)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad29e2783e2fd1ed3bc71117c0d99c868">  879</a></span><span class="preprocessor">#define ENET_FLOWCTRL_TFE_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_TFE_MASK) &gt;&gt; ENET_FLOWCTRL_TFE_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/*</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * FCB_BPA (RW)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> *</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * Flow Control Busy or Backpressure Activate</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *  This bit initiates a Pause frame in the full-duplex mode and activates the backpressure function in the half-duplex mode if the TFE bit is set.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * In the full-duplex mode, this bit should be read as 1&#39;b0 before writing to the Flow Control register.</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> *  To initiate a Pause frame, the Application must set this bit to 1&#39;b1.</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * During a transfer of the Control Frame, this bit continues to be set to signify that a frame transmission is in progress.</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> * After the completion of Pause frame transmission, the MAC resets this bit to 1&#39;b0.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * The Flow Control register should not be written to until this bit is cleared. In the half-duplex mode,</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * when this bit is set (and TFE is set), then backpressure is asserted by the MAC.</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * During backpressure, when the MAC receives a new frame, the transmitter starts sending a JAM pattern resulting in a collision.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * This control register bit is logically ORed with the mti_flowctrl_i input signal for the backpressure function.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * When the MAC is configured for the full-duplex mode, the BPA is automatically disabled.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac498ffe1bf69cbeb4447618242a36824">  896</a></span><span class="preprocessor">#define ENET_FLOWCTRL_FCB_BPA_MASK (0x1U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#accd0aee7aecf1f97ccf0a81f3d95ba2c">  897</a></span><span class="preprocessor">#define ENET_FLOWCTRL_FCB_BPA_SHIFT (0U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a42e99481244af9202816328637ed794f">  898</a></span><span class="preprocessor">#define ENET_FLOWCTRL_FCB_BPA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_FLOWCTRL_FCB_BPA_SHIFT) &amp; ENET_FLOWCTRL_FCB_BPA_MASK)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a618cd3becf736477b2f4c44c957c38ff">  899</a></span><span class="preprocessor">#define ENET_FLOWCTRL_FCB_BPA_GET(x) (((uint32_t)(x) &amp; ENET_FLOWCTRL_FCB_BPA_MASK) &gt;&gt; ENET_FLOWCTRL_FCB_BPA_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/* Bitfield definition for register: VLAN_TAG */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/*</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * VTHM (RW)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> *</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * VLAN Tag Hash Table Match Enable</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> *  When set, the most significant four bits of the VLAN tags CRC are used to index the content of Register 354 (VLAN Hash Table Register).</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * A value of 1 in the VLAN Hash Table register, corresponding to the index, indicates that the frame matched the VLAN hash table.</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * When Bit 16 (ETV) is set, the CRC of the 12-bit VLAN Identifier (VID) is used for comparison whereas when ETV is reset,</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * the CRC of the 16-bit VLAN tag is used for comparison. When reset, the VLAN Hash Match operation is not performed.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3c19825cc3586c0b6d280efc9c34fd1">  911</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTHM_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aec37e16b6a615a26ce8c5183b89c625a">  912</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTHM_SHIFT (19U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3693acccf0dc3dd1e99bbed23153b275">  913</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTHM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_VTHM_SHIFT) &amp; ENET_VLAN_TAG_VTHM_MASK)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a16f63da6aefd8cb518a14db14086c618">  914</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTHM_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_VTHM_MASK) &gt;&gt; ENET_VLAN_TAG_VTHM_SHIFT)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/*</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * ESVL (RW)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> *</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * Enable S-VLAN</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> *  When this bit is set, the MAC transmitter and receiver also consider the S-VLAN (Type = 0x88A8) frames as valid VLAN tagged frames.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a942afb50461fff5e30aea4255ccca983">  922</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ESVL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a81712750a6f9fa01c40cb315b25f36">  923</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ESVL_SHIFT (18U)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a94ad943dfe0b7791fc9b89e9b094d203">  924</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ESVL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_ESVL_SHIFT) &amp; ENET_VLAN_TAG_ESVL_MASK)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8f71b6047443ea7934295f44c13f3b39">  925</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ESVL_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_ESVL_MASK) &gt;&gt; ENET_VLAN_TAG_ESVL_SHIFT)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/*</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * VTIM (RW)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> *</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * VLAN Tag Inverse Match Enable</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * When set, this bit enables the VLAN Tag inverse matching. The frames that do not have matching VLAN Tag are marked as matched. When reset, this bit enables the VLAN Tag perfect matching.</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> *  The frames with matched VLAN Tag are marked as matched.</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa39209dfcf7cf3970ab9dd54624b2c85">  934</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTIM_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a11e47606e02d9754d4632cc6363bd96f">  935</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTIM_SHIFT (17U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9d772209209516eb200b46ca66a3f5a3">  936</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_VTIM_SHIFT) &amp; ENET_VLAN_TAG_VTIM_MASK)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb112a974f2d59d790d59fd38ef42b28">  937</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VTIM_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_VTIM_MASK) &gt;&gt; ENET_VLAN_TAG_VTIM_SHIFT)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">/*</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * ETV (RW)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> *</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * Enable 12-Bit VLAN Tag Comparison</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> *  When this bit is set, a 12-bit VLAN identifier is used for comparing and filtering instead of the complete 16-bit VLAN tag.</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> *  Bits [11:0] of VLAN tag are compared with the corresponding field in the received VLAN-tagged frame. Similarly, when enabled,</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * only 12 bits of the VLAN tag in the received frame are used for hash-based VLAN filtering.</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * When this bit is reset, all 16 bits of the 15th and 16th bytes of the received VLAN frame are used for comparison and VLAN hash filtering.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e246c009d470bd7a1f2f60da9aa882d">  948</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ETV_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed96fad53bb2b64c61a29f0f85a71796">  949</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ETV_SHIFT (16U)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9596af747b2d0ddcfa9ed381747e3861">  950</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ETV_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_ETV_SHIFT) &amp; ENET_VLAN_TAG_ETV_MASK)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad3621903d37494682340ba7fea8bc4ab">  951</a></span><span class="preprocessor">#define ENET_VLAN_TAG_ETV_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_ETV_MASK) &gt;&gt; ENET_VLAN_TAG_ETV_SHIFT)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">/*</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> * VL (RW)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> *</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> * VLAN Tag Identifier for Receive Frames</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> *  This field contains the 802.1Q VLAN tag to identify the VLAN frames and is compared to the 15th and 16th bytes of the frames being received for VLAN frames.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> * The following list describes the bits of this field:</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> *  - Bits [15:13]: User Priority</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * - Bit 12: Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * - Bits[11:0]: VLAN tags VLAN Identifier (VID) field When the ETV bit is set, only the VID (Bits[11:0]) is used for comparison.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> *    If VL (VL[11:0] if ETV is set) is all zeros, the MAC does not check the fifteenth and 16th bytes for VLAN tag comparison,</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> *   and declares all frames with a Type field value of 0x8100 or 0x88a8 as VLAN frames.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> */</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1bf7cee30cb29ead76e35a007e7403b2">  965</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3be8fe3c5b412a8e1057a7e28d85424">  966</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VL_SHIFT (0U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a77fba33251c648a842229e23d0e4fd37">  967</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_VL_SHIFT) &amp; ENET_VLAN_TAG_VL_MASK)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0dfb461f61069d4382b75a1751b5001d">  968</a></span><span class="preprocessor">#define ENET_VLAN_TAG_VL_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_VL_MASK) &gt;&gt; ENET_VLAN_TAG_VL_SHIFT)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/* Bitfield definition for register: RWKFRMFILT */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/*</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * WKUPFRMFILT (RW)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> *</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * This is the address through which the application writes or reads the remote wake-up frame filter registers (wkupfmfilter_reg).</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * The wkupfmfilter_reg register is a pointer to eight wkupfmfilter_reg registers.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * The wkupfmfilter_reg register is loaded by sequentially loading the eight register values.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * Eight sequential writes to this address (0x0028) write all wkupfmfilter_reg registers.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> *  Similarly, eight sequential reads from this address (0x0028) read all wkupfmfilter_reg registers</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3c34e236e08111e022c37a8309d2818d">  980</a></span><span class="preprocessor">#define ENET_RWKFRMFILT_WKUPFRMFILT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2390b2e16facd2b023623f0d1c4485b">  981</a></span><span class="preprocessor">#define ENET_RWKFRMFILT_WKUPFRMFILT_SHIFT (0U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa32f26472e68cab7099b8feadb7d5f44">  982</a></span><span class="preprocessor">#define ENET_RWKFRMFILT_WKUPFRMFILT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_RWKFRMFILT_WKUPFRMFILT_SHIFT) &amp; ENET_RWKFRMFILT_WKUPFRMFILT_MASK)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab671a5f4d4126db3352441b11bf65f5b">  983</a></span><span class="preprocessor">#define ENET_RWKFRMFILT_WKUPFRMFILT_GET(x) (((uint32_t)(x) &amp; ENET_RWKFRMFILT_WKUPFRMFILT_MASK) &gt;&gt; ENET_RWKFRMFILT_WKUPFRMFILT_SHIFT)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">/* Bitfield definition for register: PMT_CSR */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/*</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * RWKFILTRST (RW)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> *</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * Remote Wake-Up Frame Filter Register Pointer Reset</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * When this bit is set, it resets the remote wake-up frame filter register pointer to 3b000. It is automatically cleared after 1 clock cycle.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaabd66cd5a6cc7d9dea9e0e30e055f25">  992</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKFILTRST_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1e8a8cfdb8fb889f70e9dd257b9d19a">  993</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKFILTRST_SHIFT (31U)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3715cf16b929c2f31446806eb7f1b2d">  994</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKFILTRST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_RWKFILTRST_SHIFT) &amp; ENET_PMT_CSR_RWKFILTRST_MASK)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa8e5974a91feb45ea152b4f5e6e0372b">  995</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKFILTRST_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_RWKFILTRST_MASK) &gt;&gt; ENET_PMT_CSR_RWKFILTRST_SHIFT)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/*</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * RWKPTR (RW)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> *</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * Remote Wake-up FIFO Pointer</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * This field gives the current value (0 to 31) of the Remote Wake-up Frame filter register pointer. When the value of this pointer is equal to 7, 15, 23 or 31,</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * the contents of the Remote Wake-up Frame Filter Register are transferred to the clk_rx_i domain when a write occurs to that register.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> *  The maximum value of the pointer is 7, 15, 23 and 31 respectively depending on the number of Remote Wakeup Filters selected during configuration.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a686eea4574764a8b47372836a18c1584"> 1005</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPTR_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a471e5ec092aa173423aa837f32375002"> 1006</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPTR_SHIFT (24U)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad01c69303da9a9dcb8240c1d647f0de2"> 1007</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_RWKPTR_SHIFT) &amp; ENET_PMT_CSR_RWKPTR_MASK)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0bb335e06732cad7f2c02edbf21e7d82"> 1008</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPTR_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_RWKPTR_MASK) &gt;&gt; ENET_PMT_CSR_RWKPTR_SHIFT)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/*</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * GLBLUCAST (RW)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> *</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * Global Unicast</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * When set, enables any unicast packet filtered by the MAC (DAF) address recognition to be a remote wake-up frame.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3b110c8525c32e00a823f8e2c67d3762"> 1016</a></span><span class="preprocessor">#define ENET_PMT_CSR_GLBLUCAST_MASK (0x200U)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a60830e4fa344b7585a8cbb468519911a"> 1017</a></span><span class="preprocessor">#define ENET_PMT_CSR_GLBLUCAST_SHIFT (9U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe8d98843b0f4ddeb97e04089377340d"> 1018</a></span><span class="preprocessor">#define ENET_PMT_CSR_GLBLUCAST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_GLBLUCAST_SHIFT) &amp; ENET_PMT_CSR_GLBLUCAST_MASK)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a500ab0a91da9faba8811878cc00d50a8"> 1019</a></span><span class="preprocessor">#define ENET_PMT_CSR_GLBLUCAST_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_GLBLUCAST_MASK) &gt;&gt; ENET_PMT_CSR_GLBLUCAST_SHIFT)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">/*</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * RWKPRCVD (RW)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> *</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * Remote Wake-Up Frame Received</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * When set, this bit indicates the power management event is generated because of the reception of a remote wake-up frame. This bit is cleared by a Read into this register.</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a95091cc4283d1bb8865df3d9e5fc51c7"> 1027</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPRCVD_MASK (0x40U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab3b5699d03c3499e539cc7903c3e6a23"> 1028</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPRCVD_SHIFT (6U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaff0408e65870172e2817d5ae17f348c"> 1029</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPRCVD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_RWKPRCVD_SHIFT) &amp; ENET_PMT_CSR_RWKPRCVD_MASK)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abba5f8306ee384f139b1ac9ccb560559"> 1030</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPRCVD_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_RWKPRCVD_MASK) &gt;&gt; ENET_PMT_CSR_RWKPRCVD_SHIFT)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/*</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * MGKPRCVD (RW)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> *</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * Magic Packet Received</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * When set, this bit indicates that the power management event is generated because of the reception of a magic packet. This bit is cleared by a Read into this register.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac32732ac7dde8fb5c6d5098deabce169"> 1038</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPRCVD_MASK (0x20U)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaad8e844e691f3048302a6248d626ca7"> 1039</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPRCVD_SHIFT (5U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a789e7c9d8a98dc6fb6b8ccd59ec05d42"> 1040</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPRCVD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_MGKPRCVD_SHIFT) &amp; ENET_PMT_CSR_MGKPRCVD_MASK)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acfc0f63ae1e66c130eeb705e4a5b5719"> 1041</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPRCVD_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_MGKPRCVD_MASK) &gt;&gt; ENET_PMT_CSR_MGKPRCVD_SHIFT)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * RWKPKTEN (RW)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * Remote Wake-Up Frame Enable</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * When set, enables generation of a power management event because of remote wake-up frame reception.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7985263ab9258fa075f9c2a905cea54f"> 1049</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPKTEN_MASK (0x4U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa440f87c2786becec553a23ec2eeffc9"> 1050</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPKTEN_SHIFT (2U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a360c9fa81dd01a1fa8efdec194f67df3"> 1051</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPKTEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_RWKPKTEN_SHIFT) &amp; ENET_PMT_CSR_RWKPKTEN_MASK)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab9d7a030f6c78b545a8d77768823d7c9"> 1052</a></span><span class="preprocessor">#define ENET_PMT_CSR_RWKPKTEN_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_RWKPKTEN_MASK) &gt;&gt; ENET_PMT_CSR_RWKPKTEN_SHIFT)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">/*</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * MGKPKTEN (RW)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> *</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> * Magic Packet Enable</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * When set, enables generation of a power management event because of magic packet reception.</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acf08cef38228812d4e720fcf09a2c3ba"> 1060</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPKTEN_MASK (0x2U)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa332436844c596ccfe97e79274d1a094"> 1061</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPKTEN_SHIFT (1U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6482b51858418b6d7f811ece3325040c"> 1062</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPKTEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_MGKPKTEN_SHIFT) &amp; ENET_PMT_CSR_MGKPKTEN_MASK)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7e97a3577af60b108919bcfc9856f79"> 1063</a></span><span class="preprocessor">#define ENET_PMT_CSR_MGKPKTEN_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_MGKPKTEN_MASK) &gt;&gt; ENET_PMT_CSR_MGKPKTEN_SHIFT)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/*</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * PWRDWN (RW)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> *</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * Power Down</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * When set, the MAC receiver drops all received frames until it receives the expected magic packet or remote wake-up frame.</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * This bit is then self-cleared and the power-down mode is disabled.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * The Software can also clear this bit before the expected magic packet or remote wake-up frame is received.</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * The frames, received by the MAC after this bit is cleared, are forwarded to the application.</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * This bit must only be set when the Magic Packet Enable, Global Unicast, or Remote Wake-Upr Fame Enable bit is set high.</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * Note: You can gate-off the CSR clock during the power-down mode.</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> * However, when the CSR clock is gated-off, you cannot perform any read or write operations on this register. Therefore, the Software cannot clear this bit.</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> */</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaf6ddd093654662625cf9f4199189d15"> 1077</a></span><span class="preprocessor">#define ENET_PMT_CSR_PWRDWN_MASK (0x1U)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2f4e311f48fd7b9b51df097bd7b00696"> 1078</a></span><span class="preprocessor">#define ENET_PMT_CSR_PWRDWN_SHIFT (0U)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a04c4bbd77ddcc63ab06ceb77a67c99bd"> 1079</a></span><span class="preprocessor">#define ENET_PMT_CSR_PWRDWN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PMT_CSR_PWRDWN_SHIFT) &amp; ENET_PMT_CSR_PWRDWN_MASK)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a58efaa81d8d5899058cf3dccabde59aa"> 1080</a></span><span class="preprocessor">#define ENET_PMT_CSR_PWRDWN_GET(x) (((uint32_t)(x) &amp; ENET_PMT_CSR_PWRDWN_MASK) &gt;&gt; ENET_PMT_CSR_PWRDWN_SHIFT)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/* Bitfield definition for register: LPI_CSR */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">/*</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * LPITXA (RW)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> *</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * LPI TX Automate</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the transmit side.</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> * This bit is not functional in the GMAC-CORE configuration in which the Tx clock gating is done during the LPI mode. If the LPITXA and LPIEN bits are set to 1,</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * the MAC enters the LPI mode only after all outstanding frames (in the core) and pending frames (in the application interface) have been transmitted.</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * The MAC comes out of the LPI mode when the application sends any frame for transmission or the application issues a TX FIFO Flush command.</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> *  In addition, the MAC automatically clears the LPIEN bit when it exits the LPI state.</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * If TX FIFO Flush is set in Bit 20 of Register 6 (Operation Mode Register),</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * when the MAC is in the LPI mode, the MAC exits the LPI mode.</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * When this bit is 0, the LPIEN bit directly controls behavior of the MAC when it is entering or coming out of the LPI mode.</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d06a1ac28cac158a97a5f71c9ff1f1a"> 1096</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPITXA_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a67c374f0781dff1d6b5baef93455c1"> 1097</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPITXA_SHIFT (19U)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a23cda8b8e955eeb4404caf6515b5dc15"> 1098</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPITXA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_LPITXA_SHIFT) &amp; ENET_LPI_CSR_LPITXA_MASK)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaa1881cbdb4a628d1795e95ecbb8d414"> 1099</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPITXA_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_LPITXA_MASK) &gt;&gt; ENET_LPI_CSR_LPITXA_SHIFT)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">/*</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * PLSEN (RW)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> *</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * PHY Link Status Enable</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * This bit enables the link status received on the RGMII, SGMII, or SMII receive paths to be used for activating the LPI LS TIMER.</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * When set, the MAC uses the link-status bits of Register 54 (SGMII/RGMII/SMII Control and Status Register) and Bit 17 (PLS) for the LPI LS Timer trigger.</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> *  When cleared, the MAC ignores the link-status bits of Register 54 and takes only the PLS bit. This bit is RO and reserved if you have not selected the RGMII, SGMII, or SMII PHY interface.</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac541c36203932291a14814983492ce5f"> 1109</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLSEN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a214d866ec9462b88bf07b16896b879a9"> 1110</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLSEN_SHIFT (18U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5fe5b453a24529266a5d556e160f1a9f"> 1111</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLSEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_PLSEN_SHIFT) &amp; ENET_LPI_CSR_PLSEN_MASK)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbe105035dd981481741fd1081e6957b"> 1112</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLSEN_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_PLSEN_MASK) &gt;&gt; ENET_LPI_CSR_PLSEN_SHIFT)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/*</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * PLS (RW)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> *</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * PHY Link Status</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * This bit indicates the link status of the PHY. The MAC Transmitter asserts the LPI pattern only when the link status is up (okay) at least for the time indicated by the LPI LS TIMER.</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * When set, the link is considered to be okay (up) and when reset, the link is considered to be down.</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5d311d832eeb603ade78095ecfafc6b"> 1121</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLS_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0959ab7e807ddbc587f9b3d9b046ad87"> 1122</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLS_SHIFT (17U)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a57d060d7ed76e2da2291c5b8557d9c60"> 1123</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_PLS_SHIFT) &amp; ENET_LPI_CSR_PLS_MASK)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a280668658c0bf5e69d090b2d3bd0a296"> 1124</a></span><span class="preprocessor">#define ENET_LPI_CSR_PLS_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_PLS_MASK) &gt;&gt; ENET_LPI_CSR_PLS_SHIFT)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">/*</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * LPIEN (RW)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> *</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * LPI Enable</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * When set, this bit instructs the MAC Transmitter to enter the LPI state. When reset, this bit instructs the MAC to exit the LPI state and resume normal transmission.</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * This bit is cleared when the LPITXA bit is set and the MAC exits the LPI state because of the arrival of a new packet for transmission.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4579d0e4079e26d0c96569f499fdefbb"> 1133</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPIEN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8054cb3a80dd7492494fe98d6839075c"> 1134</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPIEN_SHIFT (16U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad84c7dd7f5eca3266d2fadf76b8d8f3b"> 1135</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPIEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_LPIEN_SHIFT) &amp; ENET_LPI_CSR_LPIEN_MASK)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af8e99d9b5bfc2014639704d6965f32c2"> 1136</a></span><span class="preprocessor">#define ENET_LPI_CSR_LPIEN_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_LPIEN_MASK) &gt;&gt; ENET_LPI_CSR_LPIEN_SHIFT)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/*</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * RLPIST (RW)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> *</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * Receive LPI State</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * When set, this bit indicates that the MAC is receiving the LPI pattern on the GMII or MII interface.</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff69f20bbcf227cfbc751dc35c49a61b"> 1144</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIST_MASK (0x200U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ced9845b93ec15141eff56c906a339c"> 1145</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIST_SHIFT (9U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a47b4bdaccc5f8f300318e7cf4d8d6116"> 1146</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_RLPIST_SHIFT) &amp; ENET_LPI_CSR_RLPIST_MASK)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adde31e195b61aa4cc1d0cdd06bd8e8d9"> 1147</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIST_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_RLPIST_MASK) &gt;&gt; ENET_LPI_CSR_RLPIST_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * TLPIST (RW)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * Transmit LPI State</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * When set, this bit indicates that the MAC is transmitting the LPI pattern on the GMII or MII interface.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> */</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fb669b53c16c603a8e3d15c802a8f3a"> 1155</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIST_MASK (0x100U)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d6435bf27cf924786973857023cf756"> 1156</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIST_SHIFT (8U)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af23deae98d9e0cbecea141f2e191636a"> 1157</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_TLPIST_SHIFT) &amp; ENET_LPI_CSR_TLPIST_MASK)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a135ea44b5848335db3f0e4e3a3ed7178"> 1158</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIST_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_TLPIST_MASK) &gt;&gt; ENET_LPI_CSR_TLPIST_SHIFT)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/*</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> * RLPIEX (RW)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> *</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * Receive LPI Exit</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * When set, this bit indicates that the MAC Receiver has stopped receiving the LPI pattern on the GMII or MII interface, exited the LPI state, and resumed the normal reception.</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * This bit is cleared by a read into this register.</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> * Note: This bit may not get set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than 3 clock cycles of CSR clock.</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b33d03a15450454cb0d903d556ea12b"> 1168</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEX_MASK (0x8U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab4a2c49ccc394bf82751d0985403e3bf"> 1169</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEX_SHIFT (3U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a07567f8968dd57a499bf872baead0b32"> 1170</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEX_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_RLPIEX_SHIFT) &amp; ENET_LPI_CSR_RLPIEX_MASK)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae5c08e13bfc3be8e34bc36a83da1754f"> 1171</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEX_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_RLPIEX_MASK) &gt;&gt; ENET_LPI_CSR_RLPIEX_SHIFT)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/*</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * RLPIEN (RW)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> *</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * Receive LPI Entry</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * When set, this bit indicates that the MAC Receiver has received an LPI pattern and entered the LPI state. This bit is cleared by a read into this register.</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> * Note: This bit may not get set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than 3 clock cycles of CSR clock.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a941a12215c43936c4d0a163f82714a43"> 1180</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEN_MASK (0x4U)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7727f161e3a4a21fad1c7f40930a1c0"> 1181</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEN_SHIFT (2U)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab5d659cd3c464d00fbdc8adb9d492372"> 1182</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_RLPIEN_SHIFT) &amp; ENET_LPI_CSR_RLPIEN_MASK)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3447f124fa9b0531d9cab18619422586"> 1183</a></span><span class="preprocessor">#define ENET_LPI_CSR_RLPIEN_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_RLPIEN_MASK) &gt;&gt; ENET_LPI_CSR_RLPIEN_SHIFT)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">/*</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * TLPIEX (RW)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> *</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * Transmit LPI Exit</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> * When set, this bit indicates that the MAC transmitter has exited the LPI state after the user has cleared the LPIEN bit and the LPI TW Timer has expired. This bit is cleared by a read into this register.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> */</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a279c519d0e9f8e944234f7be6b067ac9"> 1191</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEX_MASK (0x2U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac0491d1087d1c59f3c9eabb4ab078ebe"> 1192</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEX_SHIFT (1U)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2ec76a955f3597832709cb3edb521b8"> 1193</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEX_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_TLPIEX_SHIFT) &amp; ENET_LPI_CSR_TLPIEX_MASK)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70f1df7cf9398a01037c9d91eb05a4f8"> 1194</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEX_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_TLPIEX_MASK) &gt;&gt; ENET_LPI_CSR_TLPIEX_SHIFT)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">/*</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * TLPIEN (RW)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> *</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * Transmit LPI Entry</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> *  When set, this bit indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit. This bit is cleared by a read into this register.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> */</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a271895fb78ffdb55e5a775007d6939c0"> 1202</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEN_MASK (0x1U)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf3ad47e9fad171c76b3b6976bebc8e0"> 1203</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEN_SHIFT (0U)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46accb8e8676eaaddfc950773abc9497"> 1204</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_CSR_TLPIEN_SHIFT) &amp; ENET_LPI_CSR_TLPIEN_MASK)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab3d06150a728fe69f1510eb1b0a04a2e"> 1205</a></span><span class="preprocessor">#define ENET_LPI_CSR_TLPIEN_GET(x) (((uint32_t)(x) &amp; ENET_LPI_CSR_TLPIEN_MASK) &gt;&gt; ENET_LPI_CSR_TLPIEN_SHIFT)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">/* Bitfield definition for register: LPI_TCR */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/*</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * LST (RW)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> *</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * LPI LS TIMER</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY.</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> *  The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count.</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> * The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5e855b415a3a42d05d931b4875769aff"> 1216</a></span><span class="preprocessor">#define ENET_LPI_TCR_LST_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a10a675788fe3908f1025f3b732fe0f27"> 1217</a></span><span class="preprocessor">#define ENET_LPI_TCR_LST_SHIFT (16U)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad5ec1cbf2439ec561a79aee8cd61ab8d"> 1218</a></span><span class="preprocessor">#define ENET_LPI_TCR_LST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_TCR_LST_SHIFT) &amp; ENET_LPI_TCR_LST_MASK)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6c99186d080e7dfeee9a103d842a99e"> 1219</a></span><span class="preprocessor">#define ENET_LPI_TCR_LST_GET(x) (((uint32_t)(x) &amp; ENET_LPI_TCR_LST_MASK) &gt;&gt; ENET_LPI_TCR_LST_SHIFT)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">/*</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * TWT (RW)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> *</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * LPI TW TIMER</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> * This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> *  the LPI pattern to the PHY and before it resumes the normal transmission.</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * The TLPIEX status bit is set after the expiry of this timer.</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> */</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8731ae7841b52b6d8a16f0bdc86d94b3"> 1229</a></span><span class="preprocessor">#define ENET_LPI_TCR_TWT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aadd94f47c3f56e8a6367c5f753035d91"> 1230</a></span><span class="preprocessor">#define ENET_LPI_TCR_TWT_SHIFT (0U)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad15b4cbdde9581dcdf412726d6d719d6"> 1231</a></span><span class="preprocessor">#define ENET_LPI_TCR_TWT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_LPI_TCR_TWT_SHIFT) &amp; ENET_LPI_TCR_TWT_MASK)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a75fc2abfd159cc7f83b63e7d7e3f58"> 1232</a></span><span class="preprocessor">#define ENET_LPI_TCR_TWT_GET(x) (((uint32_t)(x) &amp; ENET_LPI_TCR_TWT_MASK) &gt;&gt; ENET_LPI_TCR_TWT_SHIFT)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">/* Bitfield definition for register: INTR_STATUS */</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">/*</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> * GPIIS (RO)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> *</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> * GPI Interrupt Status</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * When the GPIO feature is enabled, this bit is set when any active event (LL or LH) occurs on the GPIS field (Bits [3:0])</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> *  of Register 56 (General Purpose IO Register) and the corresponding GPIE bit is enabled.</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * This bit is cleared on reading lane 0 (GPIS) of Register 56 (General Purpose IO Register).</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> *  When the GPIO feature is not enabled, this bit is reserved.</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aebd908269b76ab88711e72a9c5e02fb5"> 1244</a></span><span class="preprocessor">#define ENET_INTR_STATUS_GPIIS_MASK (0x800U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7806578c1d2637752a2a6d01bfb186ab"> 1245</a></span><span class="preprocessor">#define ENET_INTR_STATUS_GPIIS_SHIFT (11U)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a83e2c499a4248761d9335f41268d37b9"> 1246</a></span><span class="preprocessor">#define ENET_INTR_STATUS_GPIIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_GPIIS_MASK) &gt;&gt; ENET_INTR_STATUS_GPIIS_SHIFT)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/*</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * LPIIS (RO)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> *</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * LPI Interrupt Status</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> * When the Energy Efficient Ethernet feature is enabled, this bit is set for any LPI state entry or exit in the MAC Transmitter or Receiver.</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * This bit is cleared on reading Bit 0 of Register 12 (LPI Control and Status Register). In all other modes, this bit is reserved.</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad4922f94451e04fe552d242addb96c74"> 1255</a></span><span class="preprocessor">#define ENET_INTR_STATUS_LPIIS_MASK (0x400U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a08c0b3528caff6b0acc496b8dca9fa42"> 1256</a></span><span class="preprocessor">#define ENET_INTR_STATUS_LPIIS_SHIFT (10U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4ce9f76128dd64e3937eb1515f8f5e25"> 1257</a></span><span class="preprocessor">#define ENET_INTR_STATUS_LPIIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_LPIIS_MASK) &gt;&gt; ENET_INTR_STATUS_LPIIS_SHIFT)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * TSIS (RO)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * Timestamp Interrupt Status</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * When the Advanced Timestamp feature is enabled, this bit is set when any of the following conditions is true:</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> * - The system time value equals or exceeds the value specified in the Target Time High and Low registers.</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * - There is an overflow in the seconds register.</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> *  - The Auxiliary snapshot trigger is asserted. This bit is cleared on reading Bit 0 of Register 458 (Timestamp Status Register).</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab430b2238746bc3b912a944dfffadac4"> 1268</a></span><span class="preprocessor">#define ENET_INTR_STATUS_TSIS_MASK (0x200U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3d656b729fbb9426a2b52dea790cf63"> 1269</a></span><span class="preprocessor">#define ENET_INTR_STATUS_TSIS_SHIFT (9U)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3be9a30d042c77326e3b705fc50a9d3"> 1270</a></span><span class="preprocessor">#define ENET_INTR_STATUS_TSIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_TSIS_MASK) &gt;&gt; ENET_INTR_STATUS_TSIS_SHIFT)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">/*</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * MMCRXIPIS (RO)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> *</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> * MMC Receive Checksum Offload Interrupt Status</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> * This bit is set high when an interrupt is generated in the MMC Receive Checksum Offload Interrupt Register. This bit is cleared when all the bits in this interrupt register are cleared.</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a57b5e0eb057d16eed95faf2d5092c932"> 1278</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIPIS_MASK (0x80U)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7c400769e26fd72eef53655ccb161fbb"> 1279</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIPIS_SHIFT (7U)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af86a833f1f336d4e66cbaf4595dfa254"> 1280</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIPIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_MMCRXIPIS_MASK) &gt;&gt; ENET_INTR_STATUS_MMCRXIPIS_SHIFT)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">/*</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> * MMCTXIS (RO)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> *</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> * MMC Transmit Interrupt Status</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"> * This bit is set high when an interrupt is generated in the MMC Transmit Interrupt Register. This bit is cleared when all the bits in this interrupt register are cleared.</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> */</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad5094ccbbf0c515b2acbc98ab18623b9"> 1288</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCTXIS_MASK (0x40U)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afda55806f5d9f187f8372c65a44c1f1e"> 1289</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCTXIS_SHIFT (6U)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20ed2d973d8ec029cc36f1f60c73a77f"> 1290</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCTXIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_MMCTXIS_MASK) &gt;&gt; ENET_INTR_STATUS_MMCTXIS_SHIFT)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/*</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * MMCRXIS (RO)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> *</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * MMC Receive Interrupt Status</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * This bit is set high when an interrupt is generated in the MMC Receive Interrupt Register. This bit is cleared when all the bits in this interrupt register are cleared.</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> */</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbdee58b6fc0b0a73f387b2f6fee8935"> 1298</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIS_MASK (0x20U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a33cc5d70ed47c7484f3dcc1a058ec426"> 1299</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIS_SHIFT (5U)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af60a1881714161682c879d1451d242b5"> 1300</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCRXIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_MMCRXIS_MASK) &gt;&gt; ENET_INTR_STATUS_MMCRXIS_SHIFT)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/*</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * MMCIS (RO)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> *</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * MMC Interrupt Status</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * This bit is set high when any of the Bits [7:5] is set high and cleared only when all of these bits are low.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> */</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2640883ad611e20965ff1205f3024a35"> 1308</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCIS_MASK (0x10U)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac8012466e4b629ff27a426b1473adbed"> 1309</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCIS_SHIFT (4U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae9068bf59494da501a34546c63888155"> 1310</a></span><span class="preprocessor">#define ENET_INTR_STATUS_MMCIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_MMCIS_MASK) &gt;&gt; ENET_INTR_STATUS_MMCIS_SHIFT)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span> </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">/*</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> * PMTIS (RO)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> *</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * PMT Interrupt Status</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> * This bit is set when a magic packet or remote wake-up frame is received in the power-down mode (see Bits 5 and 6 in the PMT Control and Status Register).</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * This bit is cleared when both Bits[6:5] are cleared because of a read operation to the PMT Control and Status register.</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59b7fa03ef64c8eb166807557cf577d7"> 1319</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PMTIS_MASK (0x8U)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59b62a1aacdb761ad1711ffb99ca8d0a"> 1320</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PMTIS_SHIFT (3U)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8f6fd7602569d458508fa78b7cd3d856"> 1321</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PMTIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_PMTIS_MASK) &gt;&gt; ENET_INTR_STATUS_PMTIS_SHIFT)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span> </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">/*</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> * PCSANCIS (RO)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> *</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> * PCS Auto-Negotiation Complete</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * This bit is set when the Auto-negotiation is completed in the TBI, RTBI, or SGMII PHY interface (Bit 5 in Register 49 (AN Status Register)).</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> * This bit is cleared when you perform a read operation to the AN Status register.</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af5d5efaa8f419a77f9ca9c6ad3490da1"> 1330</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSANCIS_MASK (0x4U)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5e878caf6e5ac34def6b874e8d274cd7"> 1331</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSANCIS_SHIFT (2U)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4bd9faf3c3e7b9457d5f92ab8dc62f7e"> 1332</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSANCIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_PCSANCIS_MASK) &gt;&gt; ENET_INTR_STATUS_PCSANCIS_SHIFT)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">/*</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * PCSLCHGIS (RO)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> *</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment"> * PCS Link Status Changed</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * This bit is set because of any change in Link Status in the TBI, RTBI, or SGMII PHY interface (Bit 2 in Register 49 (AN Status Register)).</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> * This bit is cleared when you perform a read operation on the AN Status register.</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12454fa61cbbbeb33a8dd6939c4911e3"> 1341</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSLCHGIS_MASK (0x2U)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a13b137da2ca6223809b1c82f1c7836d2"> 1342</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSLCHGIS_SHIFT (1U)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afdb24414907a2280950ab0e39d3775ff"> 1343</a></span><span class="preprocessor">#define ENET_INTR_STATUS_PCSLCHGIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_PCSLCHGIS_MASK) &gt;&gt; ENET_INTR_STATUS_PCSLCHGIS_SHIFT)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">/*</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * RGSMIIIS (RO)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> *</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> * RGMII or SMII Interrupt Status</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment"> * This bit is set because of any change in value of the Link Status of RGMII or SMII interface (Bit 3 in Register 54 (SGMII/RGMII/SMII Control and Status Register)).</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"> * This bit is cleared when you perform a read operation on the SGMII/RGMII/SMII Control and Status Register.</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> */</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a825752a7bb952682ca38b59dff824ae7"> 1352</a></span><span class="preprocessor">#define ENET_INTR_STATUS_RGSMIIIS_MASK (0x1U)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3a0d8e173a238f1541da2af4feed71f9"> 1353</a></span><span class="preprocessor">#define ENET_INTR_STATUS_RGSMIIIS_SHIFT (0U)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30685759eb678065a0e540973aa494df"> 1354</a></span><span class="preprocessor">#define ENET_INTR_STATUS_RGSMIIIS_GET(x) (((uint32_t)(x) &amp; ENET_INTR_STATUS_RGSMIIIS_MASK) &gt;&gt; ENET_INTR_STATUS_RGSMIIIS_SHIFT)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">/* Bitfield definition for register: INTR_MASK */</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">/*</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * LPIIM (RW)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> *</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> * LPI Interrupt Mask</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment"> * When set, this bit disables the assertion of the interrupt signal because of the setting of the LPI Interrupt Status bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment"> */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad5bb796d239270617e0da9fef3e5a4ed"> 1363</a></span><span class="preprocessor">#define ENET_INTR_MASK_LPIIM_MASK (0x400U)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad99b48dbf060acc4ad9d5648c4c52094"> 1364</a></span><span class="preprocessor">#define ENET_INTR_MASK_LPIIM_SHIFT (10U)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1271fc0d2a267bd071776c0f4371ea32"> 1365</a></span><span class="preprocessor">#define ENET_INTR_MASK_LPIIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_LPIIM_SHIFT) &amp; ENET_INTR_MASK_LPIIM_MASK)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af54e2815ecacd4ce3fba4bbddc9c8e83"> 1366</a></span><span class="preprocessor">#define ENET_INTR_MASK_LPIIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_LPIIM_MASK) &gt;&gt; ENET_INTR_MASK_LPIIM_SHIFT)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">/*</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * TSIM (RW)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> *</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> * Timestamp Interrupt Mask</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> *  When set, this bit disables the assertion of the interrupt signal because of the setting of Timestamp Interrupt Status bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment"> */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1d20203da974df294fa89b9a39cc1b37"> 1374</a></span><span class="preprocessor">#define ENET_INTR_MASK_TSIM_MASK (0x200U)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1cad7d5c5c33c84ea35cf967e930b3c6"> 1375</a></span><span class="preprocessor">#define ENET_INTR_MASK_TSIM_SHIFT (9U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a88a6aa093acd9c3be59cb3b709326644"> 1376</a></span><span class="preprocessor">#define ENET_INTR_MASK_TSIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_TSIM_SHIFT) &amp; ENET_INTR_MASK_TSIM_MASK)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab40073db09c353c34a8ea14507147d76"> 1377</a></span><span class="preprocessor">#define ENET_INTR_MASK_TSIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_TSIM_MASK) &gt;&gt; ENET_INTR_MASK_TSIM_SHIFT)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/*</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> * PMTIM (RW)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> *</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> * PMT Interrupt Mask</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> *  When set, this bit disables the assertion of the interrupt signal because of the setting of PMT Interrupt Status bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> */</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa42827d688e02765f33d34baeb2cf12d"> 1385</a></span><span class="preprocessor">#define ENET_INTR_MASK_PMTIM_MASK (0x8U)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7d451c6f90db19187e780e93a7c9885"> 1386</a></span><span class="preprocessor">#define ENET_INTR_MASK_PMTIM_SHIFT (3U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b2eee0d5459f8d375a25928c7935c33"> 1387</a></span><span class="preprocessor">#define ENET_INTR_MASK_PMTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_PMTIM_SHIFT) &amp; ENET_INTR_MASK_PMTIM_MASK)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa1c55542c6085debc6a82b67a58de8ee"> 1388</a></span><span class="preprocessor">#define ENET_INTR_MASK_PMTIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_PMTIM_MASK) &gt;&gt; ENET_INTR_MASK_PMTIM_SHIFT)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/*</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"> * PCSANCIM (RW)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> *</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> * PCS AN Completion Interrupt Mask</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment"> * When set, this bit disables the assertion of the interrupt signal because of the setting of PCS Auto-negotiation complete bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> */</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a78c43bcc83a9b5aadd304d1b5eb68f3d"> 1396</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSANCIM_MASK (0x4U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c0ab2ca96d6e64a83f5aa93445ce599"> 1397</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSANCIM_SHIFT (2U)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe6e94328afa9c9172ed708e9b7f012b"> 1398</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSANCIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_PCSANCIM_SHIFT) &amp; ENET_INTR_MASK_PCSANCIM_MASK)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a863e47792552d07458b7bb619caec7ee"> 1399</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSANCIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_PCSANCIM_MASK) &gt;&gt; ENET_INTR_MASK_PCSANCIM_SHIFT)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">/*</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> * PCSLCHGIM (RW)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"> *</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * PCS Link Status Interrupt Mask</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> * When set, this bit disables the assertion of the interrupt signal because of the setting of the PCS Link-status changed bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> */</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e94a48bdbc19c141bc8d3be28b3ed8b"> 1407</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSLCHGIM_MASK (0x2U)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a377746d81447a2480cd696a1cbfa8b75"> 1408</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSLCHGIM_SHIFT (1U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf9a456fc5ebd4ee0fb9d2941923d597"> 1409</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSLCHGIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_PCSLCHGIM_SHIFT) &amp; ENET_INTR_MASK_PCSLCHGIM_MASK)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a566a3e11b04ba11b21101ef95ce7e614"> 1410</a></span><span class="preprocessor">#define ENET_INTR_MASK_PCSLCHGIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_PCSLCHGIM_MASK) &gt;&gt; ENET_INTR_MASK_PCSLCHGIM_SHIFT)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">/*</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * RGSMIIIM (RW)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> *</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * RGMII or SMII Interrupt Mask</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> * When set, this bit disables the assertion of the interrupt signal because of the setting of the RGMII or SMII Interrupt Status bit in Register 14 (Interrupt Status Register).</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment"> */</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a09c51c93154f7ff50806eafa4f3d1064"> 1418</a></span><span class="preprocessor">#define ENET_INTR_MASK_RGSMIIIM_MASK (0x1U)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#add68ca5fe8174ed55e6ca6a7282e9940"> 1419</a></span><span class="preprocessor">#define ENET_INTR_MASK_RGSMIIIM_SHIFT (0U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a77a39f4116073a85235db435198b35"> 1420</a></span><span class="preprocessor">#define ENET_INTR_MASK_RGSMIIIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_INTR_MASK_RGSMIIIM_SHIFT) &amp; ENET_INTR_MASK_RGSMIIIM_MASK)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a43d0e3affaec5d173a4bc8501985c696"> 1421</a></span><span class="preprocessor">#define ENET_INTR_MASK_RGSMIIIM_GET(x) (((uint32_t)(x) &amp; ENET_INTR_MASK_RGSMIIIM_MASK) &gt;&gt; ENET_INTR_MASK_RGSMIIIM_SHIFT)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/* Bitfield definition for register: MAC_ADDR_0_HIGH */</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/*</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * AE (RO)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> *</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> * Address Enable</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"> *  This bit is RO. The bit value is fixed at 1.</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment"> */</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a25ca43809effed84ae3338db21ce7624"> 1430</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_AE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a381735440155ce38f500d34fa02920d4"> 1431</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_AE_SHIFT (31U)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a95b2cab0495d46774bbd9a6a5de6bee2"> 1432</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_AE_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_0_HIGH_AE_MASK) &gt;&gt; ENET_MAC_ADDR_0_HIGH_AE_SHIFT)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">/*</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * ADDRHI (RW)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> *</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * MAC Address0 [47:32]</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> *  This field contains the upper 16 bits (47:32) of the first 6-byte MAC address. The MAC uses this field for filtering the received frames and inserting the MAC address in the Transmit Flow Control (Pause) Frames.</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> */</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a55180bf461a43aab18fb401ef542a54f"> 1440</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_ADDRHI_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a29bc1b884a0e9044433a8c93c2975f66"> 1441</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_ADDRHI_SHIFT (0U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5abec000d0114e05508421a0e13bc125"> 1442</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_ADDRHI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_0_HIGH_ADDRHI_SHIFT) &amp; ENET_MAC_ADDR_0_HIGH_ADDRHI_MASK)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9395194e8f736812d8309eb7b2709150"> 1443</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_HIGH_ADDRHI_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_0_HIGH_ADDRHI_MASK) &gt;&gt; ENET_MAC_ADDR_0_HIGH_ADDRHI_SHIFT)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span> </div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/* Bitfield definition for register: MAC_ADDR_0_LOW */</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">/*</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> * ADDRLO (RW)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> *</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> * MAC Address0 [31:0]</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> *  This field contains the lower 32 bits of the first 6-byte MAC address. This is used by the MAC for filtering the received frames and inserting the MAC address in the Transmit Flow Control (Pause) Frames.</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> */</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a17316367cad8c7f409ae865adff27206"> 1452</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_LOW_ADDRLO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a355d8c94ce465f5c4a0f5415ccaf99c4"> 1453</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_LOW_ADDRLO_SHIFT (0U)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a429ca73ef722726f7792e45c37b71bd1"> 1454</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_LOW_ADDRLO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_0_LOW_ADDRLO_SHIFT) &amp; ENET_MAC_ADDR_0_LOW_ADDRLO_MASK)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae357056eee11e6be37461e712b381c2f"> 1455</a></span><span class="preprocessor">#define ENET_MAC_ADDR_0_LOW_ADDRLO_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_0_LOW_ADDRLO_MASK) &gt;&gt; ENET_MAC_ADDR_0_LOW_ADDRLO_SHIFT)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">/* Bitfield definition for register of struct array MAC_ADDR: HIGH */</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/*</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * AE (RW)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> *</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> * Address Enable</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * When this bit is set, the address filter module uses the second MAC address for perfect filtering. When this bit is reset, the address filter module ignores the address for filtering.</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8be021f82fb0d1b9eec909707bbb3464"> 1464</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_AE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf4f5809caccea2ca657ce11b2f44537"> 1465</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_AE_SHIFT (31U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4717a5e70f10c398411c4e5c7749abb5"> 1466</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_AE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_HIGH_AE_SHIFT) &amp; ENET_MAC_ADDR_HIGH_AE_MASK)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aae8adf31f6bdd62e5235988f4422ff72"> 1467</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_AE_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_HIGH_AE_MASK) &gt;&gt; ENET_MAC_ADDR_HIGH_AE_SHIFT)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">/*</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> * SA (RW)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> *</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> * Source Address</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment"> * When this bit is set, the MAC Address1[47:0] is used to compare with the SA fields of the received frame. When this bit is reset, the MAC Address1[47:0] is used to compare with the DA fields of the received frame.</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment"> */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ace7be22cdffe3b886474206fb9cda5"> 1475</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_SA_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acee27306d1b14adc7f8885c55bee264e"> 1476</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_SA_SHIFT (30U)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a981b836a7df3b9985b00cf73e1094c11"> 1477</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_SA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_HIGH_SA_SHIFT) &amp; ENET_MAC_ADDR_HIGH_SA_MASK)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa86f632b972d3ab5da14065a814117d7"> 1478</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_SA_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_HIGH_SA_MASK) &gt;&gt; ENET_MAC_ADDR_HIGH_SA_SHIFT)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">/*</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> * MBC (RW)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment"> *</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment"> * Mask Byte Control</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"> * These bits are mask control bits for comparison of each of the MAC Address bytes.</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment"> * When set high, the MAC does not compare the corresponding byte of received DA or SA with the contents of MAC Address1 registers.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * Each bit controls the masking of the bytes as follows:</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * - Bit 29: Register 18[15:8]</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * - Bit 28: Register 18[7:0]</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> * - Bit 27: Register 19[31:24] -</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment"> * - Bit 24: Register 19[7:0]</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment"> * You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address.</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment"> */</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad52943b7bf491cb6b8ce05f4c507b863"> 1494</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_MBC_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a704c48aaa80de2157c3d5b35b82f0767"> 1495</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_MBC_SHIFT (24U)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abc7518c5750cf3febd12a85aa1a15c95"> 1496</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_MBC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_HIGH_MBC_SHIFT) &amp; ENET_MAC_ADDR_HIGH_MBC_MASK)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a957a005842b1d6363d58e4e7d926ea22"> 1497</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_MBC_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_HIGH_MBC_MASK) &gt;&gt; ENET_MAC_ADDR_HIGH_MBC_SHIFT)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">/*</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * ADDRHI (RW)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> *</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> * MAC Address1 [47:32]</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"> * This field contains the upper 16 bits (47:32) of the second 6-byte MAC address.</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment"> */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c488e8f8dd48f803d6f314799da6086"> 1505</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_ADDRHI_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14407441684acb7a61b55202fe9abfa5"> 1506</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_ADDRHI_SHIFT (0U)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a652f4f6cbb761f4c010a88c71578b108"> 1507</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_ADDRHI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_HIGH_ADDRHI_SHIFT) &amp; ENET_MAC_ADDR_HIGH_ADDRHI_MASK)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd18391d667d2a5e71b1472caf44c9d1"> 1508</a></span><span class="preprocessor">#define ENET_MAC_ADDR_HIGH_ADDRHI_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_HIGH_ADDRHI_MASK) &gt;&gt; ENET_MAC_ADDR_HIGH_ADDRHI_SHIFT)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/* Bitfield definition for register of struct array MAC_ADDR: LOW */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">/*</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * ADDRLO (RW)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> *</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * MAC Address1 [31:0]</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> * This field contains the lower 32 bits of the second 6-byte MAC address. The content of this field is undefined until loaded by the Application after the initialization process.</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3aacf59f390c52f9ffa08e1426c2dfc"> 1517</a></span><span class="preprocessor">#define ENET_MAC_ADDR_LOW_ADDRLO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa332bdbe1c1a00ae3f6b2f55ca386af"> 1518</a></span><span class="preprocessor">#define ENET_MAC_ADDR_LOW_ADDRLO_SHIFT (0U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3f9dc4d7317d8ae5b198645328b909f5"> 1519</a></span><span class="preprocessor">#define ENET_MAC_ADDR_LOW_ADDRLO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MAC_ADDR_LOW_ADDRLO_SHIFT) &amp; ENET_MAC_ADDR_LOW_ADDRLO_MASK)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6e64739ab02f618860bf444d4d48808b"> 1520</a></span><span class="preprocessor">#define ENET_MAC_ADDR_LOW_ADDRLO_GET(x) (((uint32_t)(x) &amp; ENET_MAC_ADDR_LOW_ADDRLO_MASK) &gt;&gt; ENET_MAC_ADDR_LOW_ADDRLO_SHIFT)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">/* Bitfield definition for register: XMII_CSR */</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/*</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * FALSCARDET (RW)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> *</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> * False Carrier Detected</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment"> *  This bit indicates whether the SMII PHY detected false carrier (1&#39;b1). This bit is reserved when the MAC is configured for the SGMII or RGMII PHY interface.</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment"> */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad922f6ff76dd09eb80fab977832b42fa"> 1529</a></span><span class="preprocessor">#define ENET_XMII_CSR_FALSCARDET_MASK (0x20U)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af509dadb06ec7925417a125df12a6e7c"> 1530</a></span><span class="preprocessor">#define ENET_XMII_CSR_FALSCARDET_SHIFT (5U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a313f0487bc79183e1dc4b8d2ccbf6220"> 1531</a></span><span class="preprocessor">#define ENET_XMII_CSR_FALSCARDET_SET(x) (((uint32_t)(x) &lt;&lt; ENET_XMII_CSR_FALSCARDET_SHIFT) &amp; ENET_XMII_CSR_FALSCARDET_MASK)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a948946daa706074908873c3bfee4b291"> 1532</a></span><span class="preprocessor">#define ENET_XMII_CSR_FALSCARDET_GET(x) (((uint32_t)(x) &amp; ENET_XMII_CSR_FALSCARDET_MASK) &gt;&gt; ENET_XMII_CSR_FALSCARDET_SHIFT)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">/*</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> * JABTO (RW)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> *</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> * Jabber Timeout</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> *  This bit indicates whether there is jabber timeout error (1&#39;b1) in the received frame. This bit is reserved when the MAC is configured for the SGMII or RGMII PHY interface.</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment"> */</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76fb4e02490fc7a746bf4c043ee9cfb8"> 1540</a></span><span class="preprocessor">#define ENET_XMII_CSR_JABTO_MASK (0x10U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6c77be2d870a2a3cd6d567a76efd1c9"> 1541</a></span><span class="preprocessor">#define ENET_XMII_CSR_JABTO_SHIFT (4U)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a054f39a26c21bc82f38e7bdb358b4fa1"> 1542</a></span><span class="preprocessor">#define ENET_XMII_CSR_JABTO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_XMII_CSR_JABTO_SHIFT) &amp; ENET_XMII_CSR_JABTO_MASK)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e26c49e354815057afbae896c4daf49"> 1543</a></span><span class="preprocessor">#define ENET_XMII_CSR_JABTO_GET(x) (((uint32_t)(x) &amp; ENET_XMII_CSR_JABTO_MASK) &gt;&gt; ENET_XMII_CSR_JABTO_SHIFT)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span> </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">/*</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"> * LNKSTS (RW)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"> *</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> * Link Status</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"> *  This bit indicates whether the link between the local PHY and the remote PHY is up or down.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> * It gives the status of the link between the SGMII of MAC and the SGMII of the local PHY.</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> * The status bits are received from the local PHY during ANEG betweent he MAC and PHY on the SGMII link.</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> */</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb6e4a916dbc98253eadd4045533d9db"> 1553</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSTS_MASK (0x8U)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab38db9f19f1e8156e06d32794772bb14"> 1554</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSTS_SHIFT (3U)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5f649bad59ce3a533c7398229815e5a7"> 1555</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSTS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_XMII_CSR_LNKSTS_SHIFT) &amp; ENET_XMII_CSR_LNKSTS_MASK)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a98db0967d9df0a60fbbb59958bf1a5fb"> 1556</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSTS_GET(x) (((uint32_t)(x) &amp; ENET_XMII_CSR_LNKSTS_MASK) &gt;&gt; ENET_XMII_CSR_LNKSTS_SHIFT)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">/*</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * LNKSPEED (RW)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> *</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * Link Speed</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> *  This bit indicates the current speed of the link:</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> * - 00: 2.5 MHz</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment"> * - 01: 25 MHz</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment"> * - 10: 125 MHz Bit 2 is reserved when the MAC is configured for the SMII PHY interface.</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment"> */</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0a38af2017c09e4d2e60c79290175442"> 1567</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSPEED_MASK (0x6U)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ea5fdd4fb2599f57516d233dba3e1ac"> 1568</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSPEED_SHIFT (1U)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af10dcec0f3a3c07e236c63c4d4d160e1"> 1569</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSPEED_SET(x) (((uint32_t)(x) &lt;&lt; ENET_XMII_CSR_LNKSPEED_SHIFT) &amp; ENET_XMII_CSR_LNKSPEED_MASK)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a95754f0866200e56f4d0afd20f0148af"> 1570</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKSPEED_GET(x) (((uint32_t)(x) &amp; ENET_XMII_CSR_LNKSPEED_MASK) &gt;&gt; ENET_XMII_CSR_LNKSPEED_SHIFT)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">/*</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment"> * LNKMOD (RW)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"> *</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> * Link Mode</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment"> *  This bit indicates the current mode of operation of the link:</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * - 1b0: Half-duplex mode</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> * - 1b1: Full-duplex mode</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> */</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abafba8dc0bc31b255a418f883d0ca824"> 1580</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKMOD_MASK (0x1U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1e8624afd4a2d7b0cb2725ae615ca6c3"> 1581</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKMOD_SHIFT (0U)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3dbc169719b3580534ae751ecd37897"> 1582</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKMOD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_XMII_CSR_LNKMOD_SHIFT) &amp; ENET_XMII_CSR_LNKMOD_MASK)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9bb72a256642ef2b01878d792db22b9e"> 1583</a></span><span class="preprocessor">#define ENET_XMII_CSR_LNKMOD_GET(x) (((uint32_t)(x) &amp; ENET_XMII_CSR_LNKMOD_MASK) &gt;&gt; ENET_XMII_CSR_LNKMOD_SHIFT)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">/* Bitfield definition for register: WDOG_WTO */</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">/*</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> * PWE (RW)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> *</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> * Programmable Watchdog Enable</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"> *  When this bit is set and Bit 23 (WD) of Register 0 (MAC Configuration Register) is reset,</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment"> * the WTO field (Bits[13:0]) is used as watchdog timeout for a received frame.</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"> * When this bit is cleared, the watchdog timeout for a received frame is controlled by the setting of Bit 23 (WD) and Bit 20 (JE) in Register 0 (MAC Configuration Register).</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> */</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a24983974f45f6040608c3492d9648e91"> 1594</a></span><span class="preprocessor">#define ENET_WDOG_WTO_PWE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad89eda36777a1a8d3030e6c40ddc5e4d"> 1595</a></span><span class="preprocessor">#define ENET_WDOG_WTO_PWE_SHIFT (16U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a01e856c1d83c29645f091cdb05fd602d"> 1596</a></span><span class="preprocessor">#define ENET_WDOG_WTO_PWE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_WDOG_WTO_PWE_SHIFT) &amp; ENET_WDOG_WTO_PWE_MASK)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6379ed75078b38557dd84a62cfe2ad4b"> 1597</a></span><span class="preprocessor">#define ENET_WDOG_WTO_PWE_GET(x) (((uint32_t)(x) &amp; ENET_WDOG_WTO_PWE_MASK) &gt;&gt; ENET_WDOG_WTO_PWE_SHIFT)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">/*</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"> * WTO (RW)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment"> *</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment"> * Watchdog Timeout</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment"> * When Bit 16 (PWE) is set and Bit 23 (WD) of Register 0 (MAC Configuration Register) is reset,</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"> * this field is used as watchdog timeout for a received frame.</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> *  If the length of a received frame exceeds the value of this field, such frame is terminated and declared as an error frame.</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> * Note: When Bit 16 (PWE) is set, the value in this field should be more than 1,522 (0x05F2).</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> * Otherwise, the IEEE Std 802.3-specified valid tagged frames are declared as error frames and are dropped.</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> */</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7481bd40634277abcaf446453088968"> 1609</a></span><span class="preprocessor">#define ENET_WDOG_WTO_WTO_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5773c0073d06da58281261434c8f2902"> 1610</a></span><span class="preprocessor">#define ENET_WDOG_WTO_WTO_SHIFT (0U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a24499dd9b57160553d875b8fcd000fba"> 1611</a></span><span class="preprocessor">#define ENET_WDOG_WTO_WTO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_WDOG_WTO_WTO_SHIFT) &amp; ENET_WDOG_WTO_WTO_MASK)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb2cc14db8ab574208c733033e53a933"> 1612</a></span><span class="preprocessor">#define ENET_WDOG_WTO_WTO_GET(x) (((uint32_t)(x) &amp; ENET_WDOG_WTO_WTO_MASK) &gt;&gt; ENET_WDOG_WTO_WTO_SHIFT)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">/* Bitfield definition for register: MMC_CNTRL */</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">/*</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * UCDBC (RW)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> *</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> * Update MMC Counters for Dropped Broadcast Frames</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> * When set, the MAC updates all related MMC Counters for Broadcast frames that are dropped because of the setting of Bit 5 (DBF) of Register 1 (MAC Frame Filter).</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> *  When reset, the MMC Counters are not updated for dropped Broadcast frames.</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment"> */</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9f3d839480e4dc094fce2fb019735457"> 1622</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_UCDBC_MASK (0x100U)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbb92d547e9eb70ca3b4e3ad1414d56d"> 1623</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_UCDBC_SHIFT (8U)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a116ec4c49ab216a62467c579e8751db4"> 1624</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_UCDBC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_UCDBC_SHIFT) &amp; ENET_MMC_CNTRL_UCDBC_MASK)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a791735d8b4305c22e094f13477ba1f18"> 1625</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_UCDBC_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_UCDBC_MASK) &gt;&gt; ENET_MMC_CNTRL_UCDBC_SHIFT)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">/*</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> * CNTPRSTLVL (RW)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> *</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment"> * Full-Half Preset</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"> * When this bit is low and Bit 4 is set, all MMC counters get preset to almost-half value. All octet counters get preset to 0x7FFF_F800 (half</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> * - 2KBytes) and all frame-counters gets preset to 0x7FFF_FFF0 (half</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> * - 16). When this bit is high and Bit 4 is set, all MMC counters get preset to almost-full value. All octet counters get preset to 0xFFFF_F800 (full</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> * - 2KBytes) and all frame-counters gets preset to 0xFFFF_FFF0 (full</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> * - 16). For 16-bit counters, the almost-half preset values are 0x7800 and 0x7FF0 for the respective octet and frame counters. Similarly, the almost-full preset values for the 16-bit counters are 0xF800 and 0xFFF0.</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> */</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a304b62a794259e016625ae5e9a94cab6"> 1637</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRSTLVL_MASK (0x20U)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a10d227a5d58ecb82482a14fe0ed342c1"> 1638</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRSTLVL_SHIFT (5U)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5848713242f2d2bff211cbd2c4f0b79"> 1639</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRSTLVL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_CNTPRSTLVL_SHIFT) &amp; ENET_MMC_CNTRL_CNTPRSTLVL_MASK)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a04764536b0aa33ec33ecf2be0529f398"> 1640</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRSTLVL_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_CNTPRSTLVL_MASK) &gt;&gt; ENET_MMC_CNTRL_CNTPRSTLVL_SHIFT)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">/*</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * CNTPRST (RW)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> *</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * Counters Preset</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> * When this bit is set, all counters are initialized or preset to almost full or almost half according to Bit 5. This bit is cleared automatically after 1 clock cycle.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * This bit, along with Bit 5, is useful for debugging and testing the assertion of interrupts because of MMC counter becoming half-full or full.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad99c0c4dd15214916b50c85cc073d8ce"> 1649</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRST_MASK (0x10U)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a829f304261ec462477a7551ce46b89c5"> 1650</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRST_SHIFT (4U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d7f69fb68e64b52b920f22d730abc6e"> 1651</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_CNTPRST_SHIFT) &amp; ENET_MMC_CNTRL_CNTPRST_MASK)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a41282fe307bf0ef11d03deb90061af57"> 1652</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTPRST_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_CNTPRST_MASK) &gt;&gt; ENET_MMC_CNTRL_CNTPRST_SHIFT)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">/*</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> * CNTFREEZ (RW)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> *</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * MMC Counter Freeze</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> * When this bit is set, it freezes all MMC counters to their current value.</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * Until this bit is reset to 0, no MMC counter is updated because of any transmitted or received frame.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> *  If any MMC counter is read with the Reset on Read bit set, then that counter is also cleared in this mode.</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment"> */</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2730c1b9a84b4d9c010b4a0b95304dff"> 1662</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTFREEZ_MASK (0x8U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac8a62ecc3ba0d92c62e9c7fcffb00c0c"> 1663</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTFREEZ_SHIFT (3U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae6ee8c0a8a2e980540201acaeb783fd0"> 1664</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTFREEZ_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_CNTFREEZ_SHIFT) &amp; ENET_MMC_CNTRL_CNTFREEZ_MASK)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7abb233a52ff00c826051ea25fba0008"> 1665</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTFREEZ_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_CNTFREEZ_MASK) &gt;&gt; ENET_MMC_CNTRL_CNTFREEZ_SHIFT)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">/*</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> * RSTONRD (RW)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> *</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> * Reset on Read</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> * When this bit is set, the MMC counters are reset to zero after Read (self-clearing after reset). The counters are cleared when the least significant byte lane (Bits[7:0]) is read.</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment"> */</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3db94bb2923e93b784a6752c577d53c"> 1673</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_RSTONRD_MASK (0x4U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0c7ad3b22a903a5050a54fa094162736"> 1674</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_RSTONRD_SHIFT (2U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9edbe5db2d340d41a764418f2b3e6661"> 1675</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_RSTONRD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_RSTONRD_SHIFT) &amp; ENET_MMC_CNTRL_RSTONRD_MASK)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2fe90a79dfdd3c6ca10c962580a2da8"> 1676</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_RSTONRD_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_RSTONRD_MASK) &gt;&gt; ENET_MMC_CNTRL_RSTONRD_SHIFT)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">/*</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> * CNTSTOPRO (RW)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> *</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"> * Counter Stop Rollover</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment"> * When this bit is set, the counter does not roll over to zero after reaching the maximum value.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> */</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa90b782535c3e76a851c4f65724c0d92"> 1684</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTSTOPRO_MASK (0x2U)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe0c2cc9b4fdb594e658fe1bb503de18"> 1685</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTSTOPRO_SHIFT (1U)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0173b66b8809bf6acfe87b2bb6c461de"> 1686</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTSTOPRO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_CNTSTOPRO_SHIFT) &amp; ENET_MMC_CNTRL_CNTSTOPRO_MASK)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4b160f6b974b2e7b3757418d533fe252"> 1687</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTSTOPRO_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_CNTSTOPRO_MASK) &gt;&gt; ENET_MMC_CNTRL_CNTSTOPRO_SHIFT)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">/*</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> * CNTRST (RW)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> *</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> * Counters Reset</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> * When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"> */</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa387cd9b6fe3b7c9424b704fc6a5e0ac"> 1695</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTRST_MASK (0x1U)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afd010d23ca26457788fc14af213714f6"> 1696</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTRST_SHIFT (0U)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a97f9b60ea2835db400ecbda6e627c5ef"> 1697</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTRST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_CNTRL_CNTRST_SHIFT) &amp; ENET_MMC_CNTRL_CNTRST_MASK)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b66eb9e56d3f6f2a3c14c081b951a0e"> 1698</a></span><span class="preprocessor">#define ENET_MMC_CNTRL_CNTRST_GET(x) (((uint32_t)(x) &amp; ENET_MMC_CNTRL_CNTRST_MASK) &gt;&gt; ENET_MMC_CNTRL_CNTRST_SHIFT)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/* Bitfield definition for register: MMC_INTR_RX */</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">/*</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> * RXCTRLFIS (RW)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment"> *</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * MMC Receive Control Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> * This bit is set when the rxctrlframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"> */</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afe8c2993e81c354c1a40602a05c679c9"> 1707</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCTRLFIS_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a726ec01c498fe3623741eb432b9eb889"> 1708</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCTRLFIS_SHIFT (25U)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6566bebae9377b4e58992796f41936cc"> 1709</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCTRLFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXCTRLFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXCTRLFIS_MASK)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a942ca7f0fc3fb2064310c3d77a3e1aae"> 1710</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCTRLFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXCTRLFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXCTRLFIS_SHIFT)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">/*</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"> * RXRCVERRFIS (RW)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> *</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment"> * MMC Receive Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> * This bit is set when the rxrcverror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"> */</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afcc84ad3c261d28608a0ee4d9781ca56"> 1718</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRCVERRFIS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff86e05dded5e8edba295b92ede10b35"> 1719</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRCVERRFIS_SHIFT (24U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac58340273ca399dcdba85cfd14cdd5b9"> 1720</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRCVERRFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXRCVERRFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXRCVERRFIS_MASK)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac326e5bbcaa0bdc96d73a1c2461b934e"> 1721</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRCVERRFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXRCVERRFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXRCVERRFIS_SHIFT)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/*</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> * RXWDOGFIS (RW)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment"> *</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment"> * MMC Receive Watchdog Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment"> * This bit is set when the rxwatchdog error counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment"> */</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aafd2657447d2284527753a205f551adc"> 1729</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXWDOGFIS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7475cacbeb45001f7ea82fb088155d19"> 1730</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXWDOGFIS_SHIFT (23U)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aeb32ceb0e936688374aa4c4013326a1a"> 1731</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXWDOGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXWDOGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXWDOGFIS_MASK)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0ac549014d34cf9e2cabd15b7b8e5196"> 1732</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXWDOGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXWDOGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXWDOGFIS_SHIFT)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">/*</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment"> * RXVLANGBFIS (RW)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment"> *</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment"> * MMC Receive VLAN Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment"> * This bit is set when the rxvlanframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> */</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a23d7d7f5ae4d7a090f1efdcd05472e1c"> 1740</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXVLANGBFIS_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1308cb323427de11fd0ffdd6af6e9b8"> 1741</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXVLANGBFIS_SHIFT (22U)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac86e798ef6a46f52b721a91b32e6d090"> 1742</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXVLANGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXVLANGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXVLANGBFIS_MASK)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a989560d44f6c06498b5c53992f125522"> 1743</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXVLANGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXVLANGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXVLANGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">/*</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment"> * RXFOVFIS (RW)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment"> *</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment"> * MMC Receive FIFO Overflow Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * This bit is set when the rxfifooverflow counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> */</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a98b9e8e329710533fe30c6acd0756324"> 1751</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXFOVFIS_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abbcff87669296fd1d79da75eea1dd5a5"> 1752</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXFOVFIS_SHIFT (21U)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90af2d8fbe0009b4642fd535f0bdeb6b"> 1753</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXFOVFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXFOVFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXFOVFIS_MASK)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5af8576b8a87c410eefb90a08cb96941"> 1754</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXFOVFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXFOVFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXFOVFIS_SHIFT)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">/*</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment"> * RXPAUSFIS (RW)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment"> *</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment"> * MMC Receive Pause Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> * This bit is set when the rxpauseframes counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> */</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc588ac98c75aaa507ebaa1ebaefbeb9"> 1762</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXPAUSFIS_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a469417e39fd680c10a041ec2c8f7cf"> 1763</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXPAUSFIS_SHIFT (20U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a31e24c4ba3f3bdf5bf2b4c2419e083fd"> 1764</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXPAUSFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXPAUSFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXPAUSFIS_MASK)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3500d569810aa6a4d1af225f4b1c8f5d"> 1765</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXPAUSFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXPAUSFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXPAUSFIS_SHIFT)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">/*</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment"> * RXORANGEFIS (RW)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> *</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> * MMC Receive Out Of Range Error Frame Counter Interrupt Status.</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment"> * This bit is set when the rxoutofrangetype counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment"> */</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab561e7d046a872b61b9aca38d71b29a6"> 1773</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXORANGEFIS_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a99be17b5892e517e23251894f5bbb22b"> 1774</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXORANGEFIS_SHIFT (19U)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a83104d58684b69b181d1ac96024b728e"> 1775</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXORANGEFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXORANGEFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXORANGEFIS_MASK)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab1dbfc89a9de56f08c0c32b9f259e360"> 1776</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXORANGEFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXORANGEFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXORANGEFIS_SHIFT)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">/*</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> * RXLENERFIS (RW)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment"> *</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"> * MMC Receive Length Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> * This bit is set when the rxlengtherror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment"> */</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3fe21353629a9dd6c7332060c1c09b4a"> 1784</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXLENERFIS_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b53ee85582ad2bda62bfeec53e81edb"> 1785</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXLENERFIS_SHIFT (18U)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a84785c0ac730d78f143094015415f21d"> 1786</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXLENERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXLENERFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXLENERFIS_MASK)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19c35f4ea048a42a962cc6f95b76c070"> 1787</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXLENERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXLENERFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXLENERFIS_SHIFT)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span> </div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">/*</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * RXUCGFIS (RW)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> *</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * MMC Receive Unicast Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> * This bit is set when the rxunicastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> */</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa3204ae60786db9d176e8e73e9dd494e"> 1795</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUCGFIS_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9464adfe373ee74dd92b1094fdbef26d"> 1796</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUCGFIS_SHIFT (17U)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aedad677f89540086779a25d0fdebf601"> 1797</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUCGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXUCGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXUCGFIS_MASK)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acdb74d920f09494af2d96b83bdc69788"> 1798</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUCGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXUCGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXUCGFIS_SHIFT)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">/*</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment"> * RX1024TMAXOCTGBFIS (RW)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment"> *</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * MMC Receive 1024 to Maximum Octet Good Bad Frame Counter Interrupt Status.</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> * This bit is set when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> */</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7d524a14396312780995c0b3eed1388"> 1806</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a943afe753bdc550a9aa82c3f6dc19035"> 1807</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_SHIFT (16U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad1b2b83f072c4243c92974c0899e9995"> 1808</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8586c0a60f0b10b9ec7c5630fc8f290f"> 1809</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX1024TMAXOCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">/*</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment"> * RX512T1023OCTGBFIS (RW)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"> *</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> * MMC Receive 512 to 1023 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> * This bit is set when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> */</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2569b110e5d4ae016df05a6af42a452"> 1817</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_MASK (0x8000U)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4bb5ff6be3ecfbcaabd942b768229ffc"> 1818</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_SHIFT (15U)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf44b9c86a8d85191448c33492022387"> 1819</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9421700952086ad874e01b26209dc8c8"> 1820</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX512T1023OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span> </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">/*</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"> * RX256T511OCTGBFIS (RW)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> *</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> * MMC Receive 256 to 511 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * This bit is set when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a462d84b1d4c4e4262b4989bdffa33f0b"> 1828</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX256T511OCTGBFIS_MASK (0x4000U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b2fb8e12e14346bac5f749dc772cf69"> 1829</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX256T511OCTGBFIS_SHIFT (14U)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe286330a651cbe8571588ec01c4e3d4"> 1830</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX256T511OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX256T511OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX256T511OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a087925e46816bec66d524846aafb66f0"> 1831</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX256T511OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX256T511OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX256T511OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/*</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment"> * RX128T255OCTGBFIS (RW)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment"> *</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment"> * MMC Receive 128 to 255 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> * This bit is set when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment"> */</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19316fbed36169909074257e2348a4d4"> 1839</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX128T255OCTGBFIS_MASK (0x2000U)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a81272a0675ec59c9780b43242941b622"> 1840</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX128T255OCTGBFIS_SHIFT (13U)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6913e70953e9ac2eb6a2363ef6b47733"> 1841</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX128T255OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX128T255OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX128T255OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a26b975d6321bc9ef32f498b35c269442"> 1842</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX128T255OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX128T255OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX128T255OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">/*</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment"> * RX65T127OCTGBFIS (RW)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment"> *</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment"> * MMC Receive 65 to 127 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment"> * This bit is set when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> */</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a91067864603c389775a59ad89567dafe"> 1850</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX65T127OCTGBFIS_MASK (0x1000U)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a99a4ab708ff104244dc5c9e0e8ba8cc2"> 1851</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX65T127OCTGBFIS_SHIFT (12U)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ada2be853bfd16077bba9f547643cf3ec"> 1852</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX65T127OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX65T127OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX65T127OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7ab775051812f3bc42452c0433eac4ad"> 1853</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX65T127OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX65T127OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX65T127OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">/*</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment"> * RX64OCTGBFIS (RW)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment"> *</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment"> * MMC Receive 64 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment"> * This bit is set when the rx64octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment"> */</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a884b10c19d17d4b2985e0946d9f14dc7"> 1861</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX64OCTGBFIS_MASK (0x800U)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4ae21579a5e2a0b19d38e3ac2c4d81ca"> 1862</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX64OCTGBFIS_SHIFT (11U)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad3bc053dc1e8cf1df004bc8e2da06c68"> 1863</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX64OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RX64OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RX64OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4969cc87dddea2da8411fdcef8d91768"> 1864</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RX64OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RX64OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RX64OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">/*</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> * RXOSIZEGFIS (RW)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment"> *</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> * MMC Receive Oversize Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment"> * This bit is set when the rxoversize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> */</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40d84c21137e521dc6b6f5e5cf00925b"> 1872</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXOSIZEGFIS_MASK (0x400U)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a125838db1d7e22a02eb96e4668d7a141"> 1873</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXOSIZEGFIS_SHIFT (10U)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af91bb7d3bf948a5738b45a4161e93ce0"> 1874</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXOSIZEGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXOSIZEGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXOSIZEGFIS_MASK)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a61bdfc83e3435a0d034896fba728d03c"> 1875</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXOSIZEGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXOSIZEGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXOSIZEGFIS_SHIFT)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span> </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">/*</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment"> * RXUSIZEGFIS (RW)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment"> *</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment"> * MMC Receive Undersize Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment"> * This bit is set when the rxundersize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> */</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cbe6ec9dc2cc129c88bd9c548d0ce02"> 1883</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUSIZEGFIS_MASK (0x200U)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a9103ec660a730c068ebae1e05e6c7e"> 1884</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUSIZEGFIS_SHIFT (9U)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d46b6dd35df0efe17f0f4a89114aece"> 1885</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUSIZEGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXUSIZEGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXUSIZEGFIS_MASK)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf3680c8eb310c48ffc9d6c8788d71f9"> 1886</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXUSIZEGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXUSIZEGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXUSIZEGFIS_SHIFT)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">/*</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment"> * RXJABERFIS (RW)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment"> *</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * MMC Receive Jabber Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> * This bit is set when the rxjabbererror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> */</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67cac011f479fc65c0939f96bdbb551b"> 1894</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXJABERFIS_MASK (0x100U)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67fddc50cf3ca5657cccf053c91370ce"> 1895</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXJABERFIS_SHIFT (8U)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8d6aef8b94a247f2933406859ed9f979"> 1896</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXJABERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXJABERFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXJABERFIS_MASK)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab9afd88cbf88c7205be54656f4e9d77b"> 1897</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXJABERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXJABERFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXJABERFIS_SHIFT)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">/*</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment"> * RXRUNTFIS (RW)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"> *</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> * MMC Receive Runt Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> * This bit is set when the rxrunterror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> */</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3e5618bfe0093fe920e1a0ddb506c039"> 1905</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRUNTFIS_MASK (0x80U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd1aedd7c7011b871f1e00bea168ac0c"> 1906</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRUNTFIS_SHIFT (7U)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0323f6ff4744f000f7f143137d04e8fc"> 1907</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRUNTFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXRUNTFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXRUNTFIS_MASK)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a253e22cc55bae230fb6ba6fbf1d3deb5"> 1908</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXRUNTFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXRUNTFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXRUNTFIS_SHIFT)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">/*</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"> * RXALGNERFIS (RW)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> *</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment"> * MMC Receive Alignment Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> * This bit is set when the rxalignmenterror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"> */</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa48a8bc31a5c2558717301602cb399e8"> 1916</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXALGNERFIS_MASK (0x40U)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e593893a44bde72f4505bdd63af6a88"> 1917</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXALGNERFIS_SHIFT (6U)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40cb5e1812447920646b04713d5f8aa0"> 1918</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXALGNERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXALGNERFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXALGNERFIS_MASK)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a94975262149df9f81a3239dbf4e3445c"> 1919</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXALGNERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXALGNERFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXALGNERFIS_SHIFT)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">/*</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment"> * RXCRCERFIS (RW)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> *</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * MMC Receive CRC Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> * This bit is set when the rxcrcerror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> */</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a364b394c622b41ab974fb304286daa25"> 1927</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCRCERFIS_MASK (0x20U)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3516ab255ec15dc2b372ae2ba8d4b0c4"> 1928</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCRCERFIS_SHIFT (5U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4add9368e6fc7ff08bafe7c32b2167db"> 1929</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCRCERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXCRCERFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXCRCERFIS_MASK)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a85b51566e782902917822cb98b2ae550"> 1930</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXCRCERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXCRCERFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXCRCERFIS_SHIFT)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">/*</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment"> * RXMCGFIS (RW)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> *</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> * MMC Receive Multicast Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"> * This bit is set when the rxmulticastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"> */</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0aa8ba8e80e67c428e1742b720058f9e"> 1938</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXMCGFIS_MASK (0x10U)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa2f49e74e50bd986047067b055cfe15f"> 1939</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXMCGFIS_SHIFT (4U)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa521aff9a241aa2859d0627a0cdf40a1"> 1940</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXMCGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXMCGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXMCGFIS_MASK)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#affe8cce7346fc1cdda2ee9d7b3940c29"> 1941</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXMCGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXMCGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXMCGFIS_SHIFT)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">/*</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> * RXBCGFIS (RW)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> *</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> * MMC Receive Broadcast Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * This bit is set when the rxbroadcastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> */</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a579b0fa606b612a45f8e0f51d8a315a2"> 1949</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXBCGFIS_MASK (0x8U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a48b19a43dc1e3d1703fcc3ee65bc308d"> 1950</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXBCGFIS_SHIFT (3U)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b1eb7ff2558cc65d26dc3838bfe3be6"> 1951</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXBCGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXBCGFIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXBCGFIS_MASK)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b7d55cbfa0dd6cbe8bbc5161fc5d348"> 1952</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXBCGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXBCGFIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXBCGFIS_SHIFT)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">/*</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> * RXGOCTIS (RW)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> *</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> * MMC Receive Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment"> * This bit is set when the rxoctetcount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> */</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a45d558e5c2b8e58026aa9b0f31f539c1"> 1960</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGOCTIS_MASK (0x4U)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a79c27a5de49c992fb875addfe041c7ac"> 1961</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGOCTIS_SHIFT (2U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67a8fe64abb456c93bfca4c346b76005"> 1962</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGOCTIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXGOCTIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXGOCTIS_MASK)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab533e5c9f5d33681ee14f3b7a18e0f27"> 1963</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGOCTIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXGOCTIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXGOCTIS_SHIFT)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">/*</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment"> * RXGBOCTIS (RW)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment"> *</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> * MMC Receive Good Bad Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"> * This bit is set when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"> */</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3096b704d6a5fd30dcf9743cc418fb47"> 1971</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBOCTIS_MASK (0x2U)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a71ff7148f094b26538cfdf560006a768"> 1972</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBOCTIS_SHIFT (1U)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a489a0886d11048c8d46dbfd708fc1814"> 1973</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBOCTIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXGBOCTIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXGBOCTIS_MASK)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf3d40af621288ead0202815aaed363e"> 1974</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBOCTIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXGBOCTIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXGBOCTIS_SHIFT)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">/*</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> * RXGBFRMIS (RW)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment"> *</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> * MMC Receive Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment"> * This bit is set when the rxframecount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment"> */</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0adfb38683ab7206f79a77ee6543e568"> 1982</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBFRMIS_MASK (0x1U)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1c4acc618fcdf3a88d37df9ce202d4e"> 1983</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBFRMIS_SHIFT (0U)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad82ae874f33c377f3762cbbdb18091e1"> 1984</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBFRMIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_RX_RXGBFRMIS_SHIFT) &amp; ENET_MMC_INTR_RX_RXGBFRMIS_MASK)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7e1ccbe6aa39cb346ddc709ed63446fc"> 1985</a></span><span class="preprocessor">#define ENET_MMC_INTR_RX_RXGBFRMIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_RX_RXGBFRMIS_MASK) &gt;&gt; ENET_MMC_INTR_RX_RXGBFRMIS_SHIFT)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">/* Bitfield definition for register: MMC_INTR_TX */</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">/*</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * TXOSIZEGFIS (RW)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> *</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment"> * MMC Transmit Oversize Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment"> * This bit is set when the txoversize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment"> */</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2263827b7cfe7ed46be0edccc24c44a8"> 1994</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXOSIZEGFIS_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92c59ee24caec82a6e3d8367a9a2d880"> 1995</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXOSIZEGFIS_SHIFT (25U)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d42a816078d15cce7fb3f49c360dd31"> 1996</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXOSIZEGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXOSIZEGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXOSIZEGFIS_MASK)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40eed62cf61a6e74e1252e39b0829118"> 1997</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXOSIZEGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXOSIZEGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXOSIZEGFIS_SHIFT)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">/*</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * TXVLANGFIS (RW)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> *</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> * MMC Transmit VLAN Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment"> * This bit is set when the txvlanframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment"> */</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8669f71312bd470638892576c48709d9"> 2005</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXVLANGFIS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a292c0b600c7d44e867ce039fb990b1a6"> 2006</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXVLANGFIS_SHIFT (24U)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4df99399acb02532f7451cd737aceb50"> 2007</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXVLANGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXVLANGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXVLANGFIS_MASK)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9aa3c85704366602ef4ff4efa75a2854"> 2008</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXVLANGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXVLANGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXVLANGFIS_SHIFT)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span> </div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment">/*</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> * TXPAUSFIS (RW)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> *</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> * MMC Transmit Pause Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment"> * This bit is set when the txpauseframeserror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment"> */</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a60b4cd0a9973406f7a773db792425d2d"> 2016</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXPAUSFIS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a18365873fc0f9891b82b614dc55585d4"> 2017</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXPAUSFIS_SHIFT (23U)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa8f987c6d70ad8daab70c8cd9bb656e0"> 2018</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXPAUSFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXPAUSFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXPAUSFIS_MASK)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0fe6b1d2d3d49f9d7ad00a7b9f0b2f49"> 2019</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXPAUSFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXPAUSFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXPAUSFIS_SHIFT)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span> </div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">/*</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * TXEXDEFFIS (RW)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> *</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * MMC Transmit Excessive Deferral Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> * This bit is set when the txexcessdef counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment"> */</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a937a88e0063100d576772a47707f06ed"> 2027</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXDEFFIS_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a908bd99eda35d90a9f6e6f54eae087f1"> 2028</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXDEFFIS_SHIFT (22U)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0d220a5db030ee114c336b745da1e530"> 2029</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXDEFFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXEXDEFFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXEXDEFFIS_MASK)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a55691139618eb901a559b666621b5a"> 2030</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXDEFFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXEXDEFFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXEXDEFFIS_SHIFT)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span> </div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">/*</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> * TXGFRMIS (RW)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> *</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> * MMC Transmit Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * This bit is set when the txframecount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> */</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a368dd93a32a98ae5a44815ecc287e492"> 2038</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGFRMIS_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59ce700170c83ce6e7fc9e464716e37b"> 2039</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGFRMIS_SHIFT (21U)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1b884649199cb64258101b86e6306a4"> 2040</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGFRMIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXGFRMIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXGFRMIS_MASK)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5a88250cf2afb0a619de5dfa10344cc5"> 2041</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGFRMIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXGFRMIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXGFRMIS_SHIFT)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">/*</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment"> * TXGOCTIS (RW)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> *</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> * MMC Transmit Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> * This bit is set when the txoctetcount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment"> */</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a98cb6b78bd1811daa80f79d687136d9c"> 2049</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGOCTIS_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3a159d288f9f92738e3caf654929a1b4"> 2050</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGOCTIS_SHIFT (20U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a654f0d5167a7a13d1436ddd8667aa6d3"> 2051</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGOCTIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXGOCTIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXGOCTIS_MASK)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30c7aa13f6099d41582bd1a329f7ae96"> 2052</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGOCTIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXGOCTIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXGOCTIS_SHIFT)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">/*</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> * TXCARERFIS (RW)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment"> *</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * MMC Transmit Carrier Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> * This bit is set when the txcarriererror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment"> */</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1fc60cbd03d8d722de0177140096eb85"> 2060</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXCARERFIS_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac379f2690a1ad7a309e171b9d39c58b1"> 2061</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXCARERFIS_SHIFT (19U)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67ed723030d1df223a92b55fa3eadcd8"> 2062</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXCARERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXCARERFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXCARERFIS_MASK)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adea11f8b8f82732fd7d37e12e841c85b"> 2063</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXCARERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXCARERFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXCARERFIS_SHIFT)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">/*</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment"> * TXEXCOLFIS (RW)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment"> *</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment"> * MMC Transmit Excessive Collision Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment"> * This bit is set when the txexesscol counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment"> */</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c6641440752be5301172b74241a99f3"> 2071</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXCOLFIS_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad7b0d4f684cee7a586a5b931b0f35786"> 2072</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXCOLFIS_SHIFT (18U)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5515ff6ff61957db4c0743fa893c633b"> 2073</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXCOLFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXEXCOLFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXEXCOLFIS_MASK)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab808defc868762e6cc741b7b131af53d"> 2074</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXEXCOLFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXEXCOLFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXEXCOLFIS_SHIFT)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">/*</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * TXLATCOLFIS (RW)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> *</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment"> * MMC Transmit Late Collision Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * This bit is set when the txlatecol counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a84f69e9e4f176ea4af9cc63464018c2d"> 2082</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXLATCOLFIS_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afafa4b8d5b0d8ce7074b99c1a2b2400d"> 2083</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXLATCOLFIS_SHIFT (17U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a327002df0512bbd88d0ad00a110c9279"> 2084</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXLATCOLFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXLATCOLFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXLATCOLFIS_MASK)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4680031b92033c94d07ba76c127e6a6d"> 2085</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXLATCOLFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXLATCOLFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXLATCOLFIS_SHIFT)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/*</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> * TXDEFFIS (RW)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> *</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> * MMC Transmit Deferred Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * This bit is set when the txdeferred counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> */</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c5d292da204963d13ef0c60ffb818db"> 2093</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXDEFFIS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a331ff1f310e1f3076b9f7d5e781dde1b"> 2094</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXDEFFIS_SHIFT (16U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abeb421fa5f5cfa5be06e18b0734f8568"> 2095</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXDEFFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXDEFFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXDEFFIS_MASK)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a39e00278d69eb665f4cdc752147f0b49"> 2096</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXDEFFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXDEFFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXDEFFIS_SHIFT)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span> </div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">/*</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment"> * TXMCOLGFIS (RW)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment"> *</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> * MMC Transmit Multiple Collision Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> * This bit is set when the txmulticol_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> */</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5d6a1792999696d000ab72d0604b3b9b"> 2104</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCOLGFIS_MASK (0x8000U)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a229c7388eb20697a093bc1ee517d3ae4"> 2105</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCOLGFIS_SHIFT (15U)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acbac10d6e473ae84689c46fba82df5b6"> 2106</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCOLGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXMCOLGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXMCOLGFIS_MASK)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3fdcef15fe22a81b14be3132e4ea7a1"> 2107</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCOLGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXMCOLGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXMCOLGFIS_SHIFT)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">/*</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment"> * TXSCOLGFIS (RW)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"> *</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment"> * MMC Transmit Single Collision Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment"> * This bit is set when the txsinglecol_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment"> */</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af5f6aad10ffbc002ee21d2aba47108ed"> 2115</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXSCOLGFIS_MASK (0x4000U)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa0621f3b6659e407a6a923fb298143b2"> 2116</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXSCOLGFIS_SHIFT (14U)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a74eb6a1fe30c53f81286577317874a6d"> 2117</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXSCOLGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXSCOLGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXSCOLGFIS_MASK)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3f4e0350ba41cd6907ff9f5f7e25271f"> 2118</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXSCOLGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXSCOLGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXSCOLGFIS_SHIFT)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment">/*</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment"> * TXUFLOWERFIS (RW)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment"> *</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment"> * MMC Transmit Underflow Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment"> * This bit is set when the txunderflowerror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> */</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a7390c87f38fe07fcd52842deb1fc76"> 2126</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUFLOWERFIS_MASK (0x2000U)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adaca040d39f20881e03b0f90e3bf28f1"> 2127</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUFLOWERFIS_SHIFT (13U)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3dbd8618512393db6f5c0887741af081"> 2128</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUFLOWERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXUFLOWERFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXUFLOWERFIS_MASK)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af6d1fdc139f296179617ddf8f11de2b2"> 2129</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUFLOWERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXUFLOWERFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXUFLOWERFIS_SHIFT)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment">/*</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment"> * TXBCGBFIS (RW)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment"> *</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment"> * MMC Transmit Broadcast Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> * This bit is set when the txbroadcastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> */</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5f581d5b272a015a28804d072b641b6c"> 2137</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGBFIS_MASK (0x1000U)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5d990c7e7c1a563ec66fb30414ed85c9"> 2138</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGBFIS_SHIFT (12U)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4fd089040a5a9ec0c0dc123cf30149f"> 2139</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXBCGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXBCGBFIS_MASK)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a29b366f2766ea1e6037ed9823c98c3ab"> 2140</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXBCGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXBCGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">/*</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment"> * TXMCGBFIS (RW)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment"> *</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment"> * MMC Transmit Multicast Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> * The bit is set when the txmulticastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"> */</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0af861084929dffa4ac66709e57e807a"> 2148</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGBFIS_MASK (0x800U)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac878140980097b7c9187cd9c4eeac478"> 2149</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGBFIS_SHIFT (11U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a526dffb31418cd14e07d3548ddbe257f"> 2150</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXMCGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXMCGBFIS_MASK)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3fe8818659bd8fab1a537673a6f899e6"> 2151</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXMCGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXMCGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment">/*</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment"> * TXUCGBFIS (RW)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> *</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> * MMC Transmit Unicast Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * This bit is set when the txunicastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> */</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3836da3b195fdc307f44a157270bff5c"> 2159</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUCGBFIS_MASK (0x400U)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a350dd14a70dc59c0259f5f86be12e3f9"> 2160</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUCGBFIS_SHIFT (10U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a36093719b1eec6e0b6e13c0dd336f69d"> 2161</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUCGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXUCGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXUCGBFIS_MASK)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3814b71842a23bdd5c7dab6decb5ff5a"> 2162</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXUCGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXUCGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXUCGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">/*</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment"> * TX1024TMAXOCTGBFIS (RW)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> *</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> * MMC Transmit 1024 to Maximum Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> * This bit is set when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment"> */</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad140084fe7aa60068814295801eb1be5"> 2170</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_MASK (0x200U)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8eb1196fb1fc8c4cb63a343b1d361751"> 2171</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_SHIFT (9U)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a11268abf7709ffe7593ce266c246fcc8"> 2172</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a60e00bfff2112af517532385d5e7d9"> 2173</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX1024TMAXOCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">/*</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment"> * TX512T1023OCTGBFIS (RW)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"> *</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment"> * MMC Transmit 512 to 1023 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment"> * This bit is set when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment"> */</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab2352b562fd9f864b470b603cb0470df"> 2181</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_MASK (0x100U)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a21d254c5c443e8078748e3ce3994f4b0"> 2182</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_SHIFT (8U)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a847aa12e9d2643c0ba9c62b9677044cb"> 2183</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0ebc5aa77b5e1895349a8e793e8138d6"> 2184</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX512T1023OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span> </div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">/*</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> * TX256T511OCTGBFIS (RW)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> *</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment"> * MMC Transmit 256 to 511 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment"> * This bit is set when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment"> */</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af2f4c669c3223a4f0952526f4d02ef4f"> 2192</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX256T511OCTGBFIS_MASK (0x80U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a174ec90216528cd333c668baa0784f8d"> 2193</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX256T511OCTGBFIS_SHIFT (7U)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff2650ebf5ae0a2ac7a5410abb8493a1"> 2194</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX256T511OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX256T511OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX256T511OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ada1ea9765843dbecd05b683de079358c"> 2195</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX256T511OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX256T511OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX256T511OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">/*</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> * TX128T255OCTGBFIS (RW)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> *</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment"> * MMC Transmit 128 to 255 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment"> * This bit is set when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment"> */</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aec55669e1e259a21b51d2e49468631f8"> 2203</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX128T255OCTGBFIS_MASK (0x40U)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e0a14bfde98f4a79af342f943089407"> 2204</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX128T255OCTGBFIS_SHIFT (6U)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad9e5028050250eba1713a2d92b0eca45"> 2205</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX128T255OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX128T255OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX128T255OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae7c759c220cd79b7c15a9adc556fe617"> 2206</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX128T255OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX128T255OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX128T255OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">/*</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment"> * TX65T127OCTGBFIS (RW)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> *</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment"> * MMC Transmit 65 to 127 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment"> * This bit is set when the tx65to127octets_gb counter reaches half the maximum value, and also when it reaches the maximum value.</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment"> */</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19452fd6a5b8b9c2239bf3076d61f0da"> 2214</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX65T127OCTGBFIS_MASK (0x20U)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20f4afdb8575bf2eb06fc743eaac449a"> 2215</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX65T127OCTGBFIS_SHIFT (5U)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1e8abecb20be0c6a54ff08f003a5c288"> 2216</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX65T127OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX65T127OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX65T127OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a23c8bbe254967fa13e6b8be787e8281e"> 2217</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX65T127OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX65T127OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX65T127OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">/*</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> * TX64OCTGBFIS (RW)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> *</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment"> * MMC Transmit 64 Octet Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment"> * This bit is set when the tx64octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment"> */</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae961253c9eed49377c053f753e59020d"> 2225</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX64OCTGBFIS_MASK (0x10U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a24697b78d4c9f24eb137b3adc76a6a00"> 2226</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX64OCTGBFIS_SHIFT (4U)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b2d54b714e38b1aeda0789f1eae9361"> 2227</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX64OCTGBFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TX64OCTGBFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TX64OCTGBFIS_MASK)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a75bac2d61c7e8fe3d91c1569253921c0"> 2228</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TX64OCTGBFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TX64OCTGBFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TX64OCTGBFIS_SHIFT)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span> </div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">/*</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment"> * TXMCGFIS (RW)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> *</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment"> * MMC Transmit Multicast Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment"> * This bit is set when the txmulticastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> */</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a16b067aff3f09f649bc7002eb97efb"> 2236</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGFIS_MASK (0x8U)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aece0d7187176119cb3bc1b8c0fffefeb"> 2237</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGFIS_SHIFT (3U)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a85227253d161ee49491b13f28d950d07"> 2238</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXMCGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXMCGFIS_MASK)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a005ba2251930292a48fc226afe0e3575"> 2239</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXMCGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXMCGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXMCGFIS_SHIFT)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span> </div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">/*</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> * TXBCGFIS (RW)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment"> *</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment"> * MMC Transmit Broadcast Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment"> * This bit is set when the txbroadcastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"> */</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e957577d27f557701dbe16d21fb94f7"> 2247</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGFIS_MASK (0x4U)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a97ce8f3649d331f7296ddccdbc631a8b"> 2248</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGFIS_SHIFT (2U)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8cd92e93285bb8e66aac6014cbbfc07b"> 2249</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXBCGFIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXBCGFIS_MASK)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8363dbf861f983720beb58793378179c"> 2250</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXBCGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXBCGFIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXBCGFIS_SHIFT)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span> </div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">/*</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> * TXGBFRMIS (RW)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment"> *</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment"> * MMC Transmit Good Bad Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment"> * This bit is set when the txframecount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment"> */</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad73d66431c3c94dedc792d1337a284b4"> 2258</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBFRMIS_MASK (0x2U)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a368f2194035eba595b1794ecf488c2d4"> 2259</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBFRMIS_SHIFT (1U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae04274f250ac13e874c5ce63895fca2c"> 2260</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBFRMIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXGBFRMIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXGBFRMIS_MASK)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3ec8be54f41534b89820bd188cd9d41"> 2261</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBFRMIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXGBFRMIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXGBFRMIS_SHIFT)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span> </div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">/*</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment"> * TXGBOCTIS (RW)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment"> *</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment"> * MMC Transmit Good Bad Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment"> * This bit is set when the txoctetcount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> */</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6027a945318aad01e32b82ed41b3509f"> 2269</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBOCTIS_MASK (0x1U)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a573014522ab61f15644543c7033a0c68"> 2270</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBOCTIS_SHIFT (0U)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93b6fbdef08cf86c6dbf1f35fbae22b2"> 2271</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBOCTIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_TX_TXGBOCTIS_SHIFT) &amp; ENET_MMC_INTR_TX_TXGBOCTIS_MASK)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3cffcfe92b6ec6590f0c8cb9c3d43a4"> 2272</a></span><span class="preprocessor">#define ENET_MMC_INTR_TX_TXGBOCTIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_TX_TXGBOCTIS_MASK) &gt;&gt; ENET_MMC_INTR_TX_TXGBOCTIS_SHIFT)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment">/* Bitfield definition for register: MMC_INTR_MASK_RX */</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment">/*</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment"> * RXCTRLFIM (RW)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment"> *</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment"> * MMC Receive Control Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment"> * Setting this bit masks the interrupt when the rxctrlframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> */</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35ec2f4ee00e3e856e278fe0ccb2f0c2"> 2281</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCTRLFIM_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30e3e249fcf4f6d4a43e63aaf6c09de1"> 2282</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCTRLFIM_SHIFT (25U)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ffa1a40f38d6e9f7ad431c3d5306182"> 2283</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCTRLFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXCTRLFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXCTRLFIM_MASK)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a622b2a0ef2f7bf65e1ed73389521ecfa"> 2284</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCTRLFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXCTRLFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXCTRLFIM_SHIFT)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span> </div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">/*</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment"> * RXRCVERRFIM (RW)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment"> *</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment"> * MMC Receive Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment"> * Setting this bit masks the interrupt when the rxrcverror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> */</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a345db97c3f1c2ca73c94667d58f3f45b"> 2292</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92427f49db71e39f6bea0e534386654b"> 2293</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_SHIFT (24U)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a37abe4536c0392cc16d6906f3ec63752"> 2294</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_MASK)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46e5fa7c4b6eebdaeaf771d3f130aab0"> 2295</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXRCVERRFIM_SHIFT)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment">/*</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> * RXWDOGFIM (RW)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment"> *</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment"> * MMC Receive Watchdog Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment"> * Setting this bit masks the interrupt when the rxwatchdog counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment"> */</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afee60e203069ae00b491cbf975b5d5ca"> 2303</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXWDOGFIM_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4326ec5cdcaf6576f5414c89644a76d"> 2304</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXWDOGFIM_SHIFT (23U)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a18c5c8f1c056eb576299628f3f3321bd"> 2305</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXWDOGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXWDOGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXWDOGFIM_MASK)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1182bfb43d3cf9468b5d9c6d04171671"> 2306</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXWDOGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXWDOGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXWDOGFIM_SHIFT)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">/*</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment"> * RXVLANGBFIM (RW)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment"> *</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment"> * MMC Receive VLAN Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment"> * Setting this bit masks the interrupt when the rxvlanframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment"> */</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ce01628702562e05b57141b73d5c82b"> 2314</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3d1f3f211bdd32b09b2842f306b4b8e7"> 2315</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_SHIFT (22U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aae5fcf29943afdb51e59fe17aa452d83"> 2316</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_MASK)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa1f3405af896001f7c750ca5d43058f6"> 2317</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXVLANGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">/*</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> * RXFOVFIM (RW)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment"> *</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment"> * MMC Receive FIFO Overflow Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment"> * Setting this bit masks the interrupt when the rxfifooverflow counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment"> */</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#add61ec8d896efb99612a1286b01adc2e"> 2325</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXFOVFIM_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af4aa25f2bfdede47a28299594c500e71"> 2326</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXFOVFIM_SHIFT (21U)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1471518c7b45f63036fe085985eeddf5"> 2327</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXFOVFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXFOVFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXFOVFIM_MASK)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae01237f41b8ebd363dee71edc551b4e7"> 2328</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXFOVFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXFOVFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXFOVFIM_SHIFT)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">/*</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment"> * RXPAUSFIM (RW)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment"> *</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment"> * MMC Receive Pause Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment"> * Setting this bit masks the interrupt when the rxpauseframes counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment"> */</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9cde1dca2a30387a470a49964e60bf81"> 2336</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXPAUSFIM_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3234cd59f3d07b0bd596470104ca8a88"> 2337</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXPAUSFIM_SHIFT (20U)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abfa352a8305ade4eee3aead589d1e49f"> 2338</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXPAUSFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXPAUSFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXPAUSFIM_MASK)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9b1c6ed2ecbb3645c2a6651f17df4237"> 2339</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXPAUSFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXPAUSFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXPAUSFIM_SHIFT)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">/*</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * RXORANGEFIM (RW)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> *</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment"> * MMC Receive Out Of Range Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment"> * Setting this bit masks the interrupt when the rxoutofrangetype counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment"> */</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac056cb7a232f31dcf68f8dee8661d9a9"> 2347</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXORANGEFIM_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a054bbe136e0ffc99ddca9046ea65496d"> 2348</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXORANGEFIM_SHIFT (19U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab9243165232b427c8df4555f060b2b7f"> 2349</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXORANGEFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXORANGEFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXORANGEFIM_MASK)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad860668cbeb1f5e4dcaae42f06e094e3"> 2350</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXORANGEFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXORANGEFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXORANGEFIM_SHIFT)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">/*</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * RXLENERFIM (RW)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> *</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment"> * MMC Receive Length Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment"> * Setting this bit masks the interrupt when the rxlengtherror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment"> */</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af2382ddb87afaf4772e0686ae6bc3c35"> 2358</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXLENERFIM_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5273ad79cc8a7d76a2faf2daf23bcea4"> 2359</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXLENERFIM_SHIFT (18U)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a260989eee7b2eccdf758d5172528055b"> 2360</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXLENERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXLENERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXLENERFIM_MASK)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a150168d852f14a6f8b98a2defd181a3b"> 2361</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXLENERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXLENERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXLENERFIM_SHIFT)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span> </div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">/*</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment"> * RXUCGFIM (RW)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment"> *</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment"> * MMC Receive Unicast Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment"> * Setting this bit masks the interrupt when the rxunicastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment"> */</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa61232e98601035c2184a5fb48674c6a"> 2369</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUCGFIM_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a468e403b707757bd6f23104a26c63d"> 2370</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUCGFIM_SHIFT (17U)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3c6e6087e2a036b7a9fce15ea7ea26e"> 2371</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUCGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXUCGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXUCGFIM_MASK)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a96fbd34407744c67a36d7310bf8b5a00"> 2372</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUCGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXUCGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXUCGFIM_SHIFT)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">/*</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment"> * RX1024TMAXOCTGBFIM (RW)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment"> *</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment"> * MMC Receive 1024 to Maximum Octet Good Bad Frame Counter Interrupt Mask.</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment"> * Setting this bit masks the interrupt when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment"> */</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c41cb6651f7d35617430659e8572633"> 2380</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a539f3142b2a4dbb76eae5c6a614c8355"> 2381</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_SHIFT (16U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a64e3121336ebe5e8e8c014f4c2c5bbce"> 2382</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a039560f52d9b559cbab1504f9e6d8c27"> 2383</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span> </div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">/*</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment"> * RX512T1023OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment"> *</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment"> * MMC Receive 512 to 1023 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment"> * Setting this bit masks the interrupt when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment"> */</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3c8b7a19af648d189af7486070e73f8e"> 2391</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_MASK (0x8000U)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3e940b5fa423bff49bba89019a0889af"> 2392</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_SHIFT (15U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa472bef78795564750c531ecafda25ba"> 2393</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae5dfeced2f681de891f4da1fbf2a4555"> 2394</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">/*</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment"> * RX256T511OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> *</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment"> * MMC Receive 256 to 511 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment"> * Setting this bit masks the interrupt when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> */</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa50ebfcb35e0ab05d5c3f04e84a2d7b"> 2402</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_MASK (0x4000U)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac946f8f69b72bad4d89bba5225593dc0"> 2403</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_SHIFT (14U)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b77b784701434c9a7cee550c7969b60"> 2404</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40eef0460c39ad1b88f949092ceb27ef"> 2405</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">/*</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment"> * RX128T255OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment"> *</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment"> * MMC Receive 128 to 255 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * Setting this bit masks the interrupt when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> */</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0ec7a26df5eb9f133dc1cb8506d8d1a9"> 2413</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_MASK (0x2000U)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad7cf75c2c9886709ce33bb9b2b1a3785"> 2414</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_SHIFT (13U)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae92ab03232d4a21ffc9b09700634e1ec"> 2415</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed4a4f9abf8999d2233fed3fa5ccf116"> 2416</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span> </div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment">/*</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment"> * RX65T127OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment"> *</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> * MMC Receive 65 to 127 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> * Setting this bit masks the interrupt when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> */</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad88af2a16f8cadb9c93dbe8836bb0ea0"> 2424</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_MASK (0x1000U)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cb606c296fa6dd9cb048ac7c675b3e9"> 2425</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_SHIFT (12U)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abeaf61de482090e94d172be535b67b14"> 2426</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a64e0631f5691231b4ed216e966bc2451"> 2427</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">/*</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment"> * RX64OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> *</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment"> * MMC Receive 64 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment"> * Setting this bit masks the interrupt when the rx64octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment"> */</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9c0877474d2163dcf6d5330c8e6d5bb3"> 2435</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_MASK (0x800U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad98ef371ed264d7c0b436b7007a03c3d"> 2436</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_SHIFT (11U)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae4bbc57548a96a2852a00da651433c34"> 2437</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8d414d1d9647aa521eba9bd9d6cd76ae"> 2438</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RX64OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">/*</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * RXOSIZEGFIM (RW)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> *</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * MMC Receive Oversize Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> * Setting this bit masks the interrupt when the rxoversize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment"> */</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a454469c3ac97a42852379c55b60689be"> 2446</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_MASK (0x400U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a003aa4def8e2a21b131e5b4c2e84ed4f"> 2447</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_SHIFT (10U)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a278e364c67c2e0e9dc81f4b116c7b976"> 2448</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_MASK)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab4e3924e5924b5af026e29997a9bc787"> 2449</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXOSIZEGFIM_SHIFT)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">/*</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> * RXUSIZEGFIM (RW)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> *</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment"> * MMC Receive Undersize Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment"> * Setting this bit masks the interrupt when the rxundersize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment"> */</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9383923d75c680d507df83711216aeea"> 2457</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_MASK (0x200U)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0a4eda7d950c7b881a98cd0cfb237963"> 2458</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_SHIFT (9U)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9762dc83661d8d960f8051cfb8be3767"> 2459</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_MASK)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a523afae8fbd4552944de9e6854d1cc"> 2460</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXUSIZEGFIM_SHIFT)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">/*</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> * RXJABERFIM (RW)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment"> *</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment"> * MMC Receive Jabber Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment"> * Setting this bit masks the interrupt when the rxjabbererror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment"> */</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a079c0752bc02c26f91944d4d7826a37f"> 2468</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXJABERFIM_MASK (0x100U)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#addfe85595ac68f2b036688fe1a218108"> 2469</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXJABERFIM_SHIFT (8U)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a06f12ba105292de05d46152d2e5f9a1f"> 2470</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXJABERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXJABERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXJABERFIM_MASK)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae6f98c9851a7cd29fefa09f727f1df37"> 2471</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXJABERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXJABERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXJABERFIM_SHIFT)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment">/*</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> * RXRUNTFIM (RW)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment"> *</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment"> * MMC Receive Runt Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> * Setting this bit masks the interrupt when the rxrunterror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment"> */</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5871fbb7394771f87d111b081c77702f"> 2479</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRUNTFIM_MASK (0x80U)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf127b321b4c77c0a850d6cead503ec8"> 2480</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRUNTFIM_SHIFT (7U)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b412e04b85edb715c3b93cd1cdcb58f"> 2481</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRUNTFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXRUNTFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXRUNTFIM_MASK)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aab58b042f6ea4b06cac947aecb6db713"> 2482</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXRUNTFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXRUNTFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXRUNTFIM_SHIFT)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span> </div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">/*</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment"> * RXALGNERFIM (RW)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment"> *</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment"> * MMC Receive Alignment Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment"> * Setting this bit masks the interrupt when the rxalignmenterror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment"> */</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa28d399b133e7cc076582bb5a5ba9eac"> 2490</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXALGNERFIM_MASK (0x40U)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0f21dd66c675bc9b1d540f75f41bac83"> 2491</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXALGNERFIM_SHIFT (6U)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad24b4ea6924b28e5261170aded8f0dd5"> 2492</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXALGNERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXALGNERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXALGNERFIM_MASK)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab502d9407e00b29d23825b7047ea286d"> 2493</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXALGNERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXALGNERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXALGNERFIM_SHIFT)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span> </div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment">/*</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="comment"> * RXCRCERFIM (RW)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment"> *</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment"> * MMC Receive CRC Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment"> * Setting this bit masks the interrupt when the rxcrcerror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment"> */</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0b7b6ea6084ae81f95b7e794a13e2c4"> 2501</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCRCERFIM_MASK (0x20U)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac340de479248a3d47136fa913bf4ac2c"> 2502</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCRCERFIM_SHIFT (5U)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b0af007340361eef71d0700eb2c0f83"> 2503</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCRCERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXCRCERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXCRCERFIM_MASK)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3220286967903afd405fd24faa2398b5"> 2504</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXCRCERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXCRCERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXCRCERFIM_SHIFT)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="comment">/*</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment"> * RXMCGFIM (RW)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment"> *</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment"> * MMC Receive Multicast Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment"> * Setting this bit masks the interrupt when the rxmulticastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment"> */</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e6c56c8da81a66c8e64b6e87078beb1"> 2512</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXMCGFIM_MASK (0x10U)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aea4236a210b4633d416653e8d7fa9da5"> 2513</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXMCGFIM_SHIFT (4U)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa0c97f7a16f58ff6139e0bc90272fea2"> 2514</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXMCGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXMCGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXMCGFIM_MASK)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a81c8a3ef83d0328819245a8a7fd52303"> 2515</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXMCGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXMCGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXMCGFIM_SHIFT)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span> </div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment">/*</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment"> * RXBCGFIM (RW)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment"> *</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment"> * MMC Receive Broadcast Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment"> * Setting this bit masks the interrupt when the rxbroadcastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment"> */</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4dee29850bce512f27cb17938ad0c81f"> 2523</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXBCGFIM_MASK (0x8U)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf1b8feeec26dec3f3810c0c049c6640"> 2524</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXBCGFIM_SHIFT (3U)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2470aca7a66f064c5e7602dcfce59446"> 2525</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXBCGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXBCGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXBCGFIM_MASK)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b97d413829e3f80566aa60b4b3e6a6a"> 2526</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXBCGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXBCGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXBCGFIM_SHIFT)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span> </div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment">/*</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment"> * RXGOCTIM (RW)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment"> *</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment"> * MMC Receive Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment"> * Setting this bit masks the interrupt when the rxoctetcount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment"> */</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1aa1865794cb99b0a1a30eb2c5c36cec"> 2534</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGOCTIM_MASK (0x4U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af4e859271c3a90714dbd16b29701ac80"> 2535</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGOCTIM_SHIFT (2U)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad7fb71464c66a65ecb9dde850b08107"> 2536</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGOCTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXGOCTIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXGOCTIM_MASK)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa261767b799cab69d06730f229842f23"> 2537</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGOCTIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXGOCTIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXGOCTIM_SHIFT)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">/*</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment"> * RXGBOCTIM (RW)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> *</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> * MMC Receive Good Bad Octet Counter Interrupt Mask.</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment"> * Setting this bit masks the interrupt when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment"> */</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3762adc16e46909a8c058f23a0252300"> 2545</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGBOCTIM_MASK (0x2U)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa67e29276a5c7609ff0d6a548353629f"> 2546</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGBOCTIM_SHIFT (1U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac5bebc58cd23e17092f852003063246"> 2547</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGBOCTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_RX_RXGBOCTIM_SHIFT) &amp; ENET_MMC_INTR_MASK_RX_RXGBOCTIM_MASK)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a89fa30a3522b5af02d2918c8f22645"> 2548</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_RX_RXGBOCTIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_RX_RXGBOCTIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_RX_RXGBOCTIM_SHIFT)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/* Bitfield definition for register: MMC_INTR_MASK_TX */</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">/*</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> * TXOSIZEGFIM (RW)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> *</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> * MMC Transmit Oversize Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment"> * Setting this bit masks the interrupt when the txoversize_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment"> */</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab2aa9a5d52b980cc7539d0b5cd79ef3e"> 2557</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7acae62ce44a2a6223816aed70739d66"> 2558</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_SHIFT (25U)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a053df66f0408f54fd5e5218451944aa5"> 2559</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_MASK)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a396bd3d4011c4e6831946410131a29f0"> 2560</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXOSIZEGFIM_SHIFT)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment">/*</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> * TXVLANGFIM (RW)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> *</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> * MMC Transmit VLAN Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment"> * Setting this bit masks the interrupt when the txvlanframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment"> */</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a62032ab74921de7f79271bcd5a5a440f"> 2568</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXVLANGFIM_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9608f94e1875dba32e4b608ff63b1b77"> 2569</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXVLANGFIM_SHIFT (24U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a055d06fbc985b52faecb01b6dafe4ec3"> 2570</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXVLANGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXVLANGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXVLANGFIM_MASK)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa5ad296310fbca04afe72ba4b2748095"> 2571</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXVLANGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXVLANGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXVLANGFIM_SHIFT)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">/*</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment"> * TXPAUSFIM (RW)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment"> *</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment"> * MMC Transmit Pause Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment"> * Setting this bit masks the interrupt when the txpauseframes counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment"> */</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a2a9096b009f6a1c999890e5804be5e"> 2579</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXPAUSFIM_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a03dfedacb3503be707e238f8ab2600cc"> 2580</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXPAUSFIM_SHIFT (23U)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a422042d3e53eb84227ae61f2f7c63e5d"> 2581</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXPAUSFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXPAUSFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXPAUSFIM_MASK)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a123201061ef6d86c7bd0935b91f16311"> 2582</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXPAUSFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXPAUSFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXPAUSFIM_SHIFT)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">/*</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment"> * TXEXDEFFIM (RW)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="comment"> *</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment"> * MMC Transmit Excessive Deferral Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment"> * Setting this bit masks the interrupt when the txexcessdef counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment"> */</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a73d0ea41feb03b1245028228dcad0232"> 2590</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad817519990d37a32fa5c24923253d1a8"> 2591</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_SHIFT (22U)</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3966acbf58616f529f44298bd96ad9ba"> 2592</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_MASK)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6f59ec6a18db89373f5630c30110a9f5"> 2593</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXEXDEFFIM_SHIFT)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span> </div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">/*</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment"> * TXGFRMIM (RW)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment"> *</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment"> * MMC Transmit Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment"> * Setting this bit masks the interrupt when the txframecount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment"> */</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af2fb47c83e9c6c5c82e9c4e81d86170d"> 2601</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGFRMIM_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7506334cdd58d503fc0ceb3dc62e4cc2"> 2602</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGFRMIM_SHIFT (21U)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40f3525f66c8ca73288a7bf564185174"> 2603</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGFRMIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXGFRMIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXGFRMIM_MASK)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3f5efcd690fb5fd4a19097d9faf6940c"> 2604</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGFRMIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXGFRMIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXGFRMIM_SHIFT)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">/*</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment"> * TXGOCTIM (RW)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment"> *</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment"> * MMC Transmit Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment"> * Setting this bit masks the interrupt when the txoctetcount_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment"> */</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa8b84c5e0e8d6eecf2294df2fe39b321"> 2612</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGOCTIM_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a47d66f47734f184eabe7d327ac5985b0"> 2613</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGOCTIM_SHIFT (20U)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed376966216231de78ea3e4bf0f2cd9e"> 2614</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGOCTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXGOCTIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXGOCTIM_MASK)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a871a26be3dc8314a0b22cc151b059aee"> 2615</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGOCTIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXGOCTIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXGOCTIM_SHIFT)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span> </div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment">/*</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment"> * TXCARERFIM (RW)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment"> *</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment"> * MMC Transmit Carrier Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment"> * Setting this bit masks the interrupt when the txcarriererror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> */</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae07100fe923d4f48b83277d59b95fb65"> 2623</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXCARERFIM_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a01eef5db6437a88efb59eeb81021de14"> 2624</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXCARERFIM_SHIFT (19U)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a589a8c026dffc5eaebbde1bf50a17348"> 2625</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXCARERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXCARERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXCARERFIM_MASK)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1749370aea4f9e751f956be919d54a94"> 2626</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXCARERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXCARERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXCARERFIM_SHIFT)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span> </div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment">/*</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment"> * TXEXCOLFIM (RW)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment"> *</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment"> * MMC Transmit Excessive Collision Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment"> * Setting this bit masks the interrupt when the txexcesscol counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment"> */</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab12f417a5766589b0dd96f5581f2cf33"> 2634</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9c45fb7ffe3dd3a806cc76b3e3bddc11"> 2635</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_SHIFT (18U)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93b25617035d39c5123b907f4a6ea026"> 2636</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_MASK)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90c7e24006e9bd4c1a7ec2fe739aa525"> 2637</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXEXCOLFIM_SHIFT)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment">/*</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment"> * TXLATCOLFIM (RW)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment"> *</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> * MMC Transmit Late Collision Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> * Setting this bit masks the interrupt when the txlatecol counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> */</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a25dad4e401f764ae2e4d99344b96019e"> 2645</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a930dc9dea7ee798736f88cf151e909e8"> 2646</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_SHIFT (17U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6242ea8cfd032079728c7299a263385"> 2647</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_MASK)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a072cfba5e47e3e186a115fd419e9ad34"> 2648</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXLATCOLFIM_SHIFT)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment">/*</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment"> * TXDEFFIM (RW)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> *</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> * MMC Transmit Deferred Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * Setting this bit masks the interrupt when the txdeferred counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac9060605e3b1605af0486e6f73d0879a"> 2656</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXDEFFIM_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7ace4dee6d2d86199e96031321e06d8"> 2657</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXDEFFIM_SHIFT (16U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abdbb23e7b3bdef6ce819c8f91dcff4a7"> 2658</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXDEFFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXDEFFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXDEFFIM_MASK)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd9fc5e7f60cab5806dcea32ad2103f4"> 2659</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXDEFFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXDEFFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXDEFFIM_SHIFT)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span> </div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">/*</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> * TXMCOLGFIM (RW)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> *</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> * MMC Transmit Multiple Collision Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> * Setting this bit masks the interrupt when the txmulticol_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment"> */</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae526cf52403761d3782e9e6b1f7ad330"> 2667</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_MASK (0x8000U)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad81dc6d24680bedaf0af6194a7c3c55f"> 2668</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_SHIFT (15U)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5f346c58f182d20b333c3e3f5fcc8b43"> 2669</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_MASK)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af6cfbeff7cb9cf45566b118c2c9f2fdb"> 2670</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXMCOLGFIM_SHIFT)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span> </div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">/*</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> * TXSCOLGFIM (RW)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> *</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment"> * MMC Transmit Single Collision Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment"> * Setting this bit masks the interrupt when the txsinglecol_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment"> */</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aab620a2e1c35b164b45d98e5a14b5089"> 2678</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_MASK (0x4000U)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ed1ab4fee6605b25a7f059882a39962"> 2679</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_SHIFT (14U)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae007bccbb7bab45a6d8f4c3d0726ffb2"> 2680</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_MASK)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a063e49390fcda2bda603deb607922988"> 2681</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXSCOLGFIM_SHIFT)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment">/*</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> * TXUFLOWERFIM (RW)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment"> *</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment"> * MMC Transmit Underflow Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment"> * Setting this bit masks the interrupt when the txunderflowerror counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment"> */</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad9ee9eca9589ec570a23e50b87f421c7"> 2689</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_MASK (0x2000U)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acce6264042cd8033328195d465482efc"> 2690</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_SHIFT (13U)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b59da0b552120b509feb8c7c984fb7f"> 2691</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_MASK)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae37b68def20fa8c24d0614b2e271d6e2"> 2692</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXUFLOWERFIM_SHIFT)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">/*</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment"> * TXBCGBFIM (RW)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment"> *</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment"> * MMC Transmit Broadcast Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment"> * Setting this bit masks the interrupt when the txbroadcastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment"> */</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8ebbbf113c5a20b4d9c2e3bb1cad6c64"> 2700</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGBFIM_MASK (0x1000U)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a26d42e64df026ecef4fe8c7c8c3d26bf"> 2701</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGBFIM_SHIFT (12U)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd834a6bdefc23e2dac3060ad77bb9bd"> 2702</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXBCGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXBCGBFIM_MASK)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0a20a9fd604a40a65b8922173b2f9e9"> 2703</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXBCGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXBCGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span> </div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">/*</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment"> * TXMCGBFIM (RW)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment"> *</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="comment"> * MMC Transmit Multicast Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment"> * Setting this bit masks the interrupt when the txmulticastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment"> */</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acb350ef813c11097e69a84a21171e0cf"> 2711</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGBFIM_MASK (0x800U)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a48d97a2c9fa0e72b4683a343bacc31"> 2712</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGBFIM_SHIFT (11U)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a827d44bf69d605f129a4e8252f356dd8"> 2713</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXMCGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXMCGBFIM_MASK)</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5bd7b0de05d9b2a5325fed53e87315f5"> 2714</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXMCGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXMCGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment">/*</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment"> * TXUCGBFIM (RW)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment"> *</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> * MMC Transmit Unicast Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment"> * Setting this bit masks the interrupt when the txunicastframes_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment"> */</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac64c6165d21a3b13c09f1e5374ad19a1"> 2722</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUCGBFIM_MASK (0x400U)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad553b1f0fef028c73d5399f217ea198e"> 2723</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUCGBFIM_SHIFT (10U)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a346626bcc0c6ff497eb1a2613c24e84d"> 2724</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUCGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXUCGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXUCGBFIM_MASK)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ec0176b9d25d27419b4c1894f94e359"> 2725</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXUCGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXUCGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXUCGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">/*</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> * TX1024TMAXOCTGBFIM (RW)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment"> *</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment"> * MMC Transmit 1024 to Maximum Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> * Setting this bit masks the interrupt when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment"> */</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afd0cffd7a0e7682bf6f85ff8dcd5c09f"> 2733</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_MASK (0x200U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6c6934e54da5ac477eae8c5d42a5651"> 2734</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_SHIFT (9U)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a47eb74e4c3cd90dbd1b1ebdb707d48b5"> 2735</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0857186b75b37f106ffdb50cd35a5a84"> 2736</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span> </div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">/*</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment"> * TX512T1023OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> *</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment"> * MMC Transmit 512 to 1023 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment"> * Setting this bit masks the interrupt when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment"> */</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7ff657a1083f60305d6aa876c5b4a583"> 2744</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_MASK (0x100U)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3cbd23e1f61040ef25fca74bfa69b4ec"> 2745</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_SHIFT (8U)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ff4f52fd3451a0e047f73b639b37eb5"> 2746</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a97239d87a8c7969c329a5087fab3f536"> 2747</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">/*</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment"> * TX256T511OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment"> *</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment"> * MMC Transmit 256 to 511 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment"> * Setting this bit masks the interrupt when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment"> */</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6873ab67263ab86a0e4e4c18135d4268"> 2755</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_MASK (0x80U)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b8344f1437f37478fee1330569abf26"> 2756</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_SHIFT (7U)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d53a1792ab40c296c13c25e28670dae"> 2757</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a10c650caab2a82d831b1948f11229ad8"> 2758</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">/*</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment"> * TX128T255OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment"> *</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment"> * MMC Transmit 128 to 255 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> * Setting this bit masks the interrupt when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment"> */</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3368786f41318681529e9297d0259b5"> 2766</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_MASK (0x40U)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c7a9f1fcf387fe44cbff1c04867c0b6"> 2767</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_SHIFT (6U)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb7c6ea30bf391e95f6792b77f61b345"> 2768</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ce185b16dbc2d8a7538785ad509dd95"> 2769</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span> </div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">/*</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment"> * TX65T127OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment"> *</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment"> * MMC Transmit 65 to 127 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"> * Setting this bit masks the interrupt when the tx65to127octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment"> */</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7cc8f2cf653ccbcc50348ae3fc26bd45"> 2777</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_MASK (0x20U)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5583c4ae5c1be92c57a4b52bdce6d799"> 2778</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_SHIFT (5U)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70c0de67adcba3bb5206a92c3b09d93f"> 2779</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4235030e64c2fc556a2b9c627fde3e2b"> 2780</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span> </div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">/*</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment"> * TX64OCTGBFIM (RW)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment"> *</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment"> * MMC Transmit 64 Octet Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment"> * Setting this bit masks the interrupt when the tx64octets_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment"> */</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac802ac8eae640327fc8d0169107ceb78"> 2788</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_MASK (0x10U)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af21a765dc5999ad01c6145151457b3c7"> 2789</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_SHIFT (4U)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa5ede0574b3f72fc4ad658aef67b247b"> 2790</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_MASK)</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a24d0e70838cad662ca9ccdec2e7ee8b9"> 2791</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TX64OCTGBFIM_SHIFT)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">/*</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> * TXMCGFIM (RW)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment"> *</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment"> * MMC Transmit Multicast Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment"> * Setting this bit masks the interrupt when the txmulticastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment"> */</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adb8ba35e43fd631d6b0d2219c20aa18a"> 2799</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGFIM_MASK (0x8U)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a28bf2608f9f9b068030680b10a452c21"> 2800</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGFIM_SHIFT (3U)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a002065f2f83dd38e8270fdb0c1c82981"> 2801</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXMCGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXMCGFIM_MASK)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a061b9be25777fcc27d5d944512dcfeba"> 2802</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXMCGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXMCGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXMCGFIM_SHIFT)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span> </div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">/*</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> * TXBCGFIM (RW)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment"> *</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment"> * MMC Transmit Broadcast Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment"> * Setting this bit masks the interrupt when the txbroadcastframes_g counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment"> */</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c5640601b1cdb290558fd82ed84ade1"> 2810</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGFIM_MASK (0x4U)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaa14f26c1475d37b3dab61cf48875358"> 2811</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGFIM_SHIFT (2U)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ba97ab562301c6b0e101a63db536a22"> 2812</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXBCGFIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXBCGFIM_MASK)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a937013317ee4d09e2bc24e01a5fb0e10"> 2813</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXBCGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXBCGFIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXBCGFIM_SHIFT)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">/*</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment"> * TXGBFRMIM (RW)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment"> *</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> * MMC Transmit Good Bad Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment"> * Setting this bit masks the interrupt when the txframecount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment"> */</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a322632234ce77966c17aa5f9c86d601f"> 2821</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBFRMIM_MASK (0x2U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a43f708ce65f51a83be08e8efa7a5a160"> 2822</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBFRMIM_SHIFT (1U)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cfb208c05e6b0495c35ae695dc7cadb"> 2823</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBFRMIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXGBFRMIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXGBFRMIM_MASK)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0f1aef451290d35a9f0031d9c4326c66"> 2824</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBFRMIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXGBFRMIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXGBFRMIM_SHIFT)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span> </div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">/*</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment"> * TXGBOCTIM (RW)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment"> *</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"> * MMC Transmit Good Bad Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment"> * Setting this bit masks the interrupt when the txoctetcount_gb counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment"> */</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad668da93ee81a8ca8b41529c83c3d669"> 2832</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBOCTIM_MASK (0x1U)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5e09612013a822f96a1200297c18ac45"> 2833</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBOCTIM_SHIFT (0U)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a07cdb417b24068db4e4f0080838920a8"> 2834</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBOCTIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_INTR_MASK_TX_TXGBOCTIM_SHIFT) &amp; ENET_MMC_INTR_MASK_TX_TXGBOCTIM_MASK)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a042c44239dbe616635b58eba56840055"> 2835</a></span><span class="preprocessor">#define ENET_MMC_INTR_MASK_TX_TXGBOCTIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_INTR_MASK_TX_TXGBOCTIM_MASK) &gt;&gt; ENET_MMC_INTR_MASK_TX_TXGBOCTIM_SHIFT)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span> </div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">/* Bitfield definition for register: TX64OCTETS_GB */</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">/*</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment"> *</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment"> * Number of good and bad frames transmitted with length 64 bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment"> */</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a39bbef857149ae5165aa70e61c53977e"> 2843</a></span><span class="preprocessor">#define ENET_TX64OCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46d8596b64bd2614432a9c9867d19ebd"> 2844</a></span><span class="preprocessor">#define ENET_TX64OCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93bc74085721ea719bac2800074a3c34"> 2845</a></span><span class="preprocessor">#define ENET_TX64OCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX64OCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX64OCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab645805bf9211d2cb8a1f366b9aab987"> 2846</a></span><span class="preprocessor">#define ENET_TX64OCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX64OCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX64OCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">/* Bitfield definition for register: TX65TO127OCTETS_GB */</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">/*</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> *</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> * Number of good and bad frames transmitted with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> */</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6cbad43523d85734a2556cc6d4fb91e9"> 2854</a></span><span class="preprocessor">#define ENET_TX65TO127OCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e5522b7c2a01f0c3b7c1765885ce609"> 2855</a></span><span class="preprocessor">#define ENET_TX65TO127OCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a42a795fae8850f0bc7dc3e7427dca29d"> 2856</a></span><span class="preprocessor">#define ENET_TX65TO127OCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX65TO127OCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX65TO127OCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aff7f94dadc29ac62689bbb7776fde350"> 2857</a></span><span class="preprocessor">#define ENET_TX65TO127OCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX65TO127OCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX65TO127OCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">/* Bitfield definition for register: TX128TO255OCTETS_GB */</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment">/*</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> *</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> * Number of good and bad frames transmitted with length between 128 and 255 (inclusive) bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> */</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0ca454fbb4430fe4a00096bf772c0de6"> 2865</a></span><span class="preprocessor">#define ENET_TX128TO255OCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acaa60ca5f1e48dfea8a00c69741d9c5a"> 2866</a></span><span class="preprocessor">#define ENET_TX128TO255OCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2867e9504520dd7fc89ee962ca36834a"> 2867</a></span><span class="preprocessor">#define ENET_TX128TO255OCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX128TO255OCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX128TO255OCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a49c97e8dae1f3d7f82b9b48dff5cf317"> 2868</a></span><span class="preprocessor">#define ENET_TX128TO255OCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX128TO255OCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX128TO255OCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">/* Bitfield definition for register: TX256TO511OCTETS_GB */</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment">/*</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment"> *</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment"> * Number of good and bad frames transmitted with length between 256 and 511 (inclusive) bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment"> */</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af349d3b26bd0223191e7d8e8f045b557"> 2876</a></span><span class="preprocessor">#define ENET_TX256TO511OCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a412463305b0ba2d1e1cbf60fb6073274"> 2877</a></span><span class="preprocessor">#define ENET_TX256TO511OCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acf394977b421c58a9c7b8b4a5b7a23db"> 2878</a></span><span class="preprocessor">#define ENET_TX256TO511OCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX256TO511OCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX256TO511OCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a564a9666e839515bb5dbd67a5e9726ce"> 2879</a></span><span class="preprocessor">#define ENET_TX256TO511OCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX256TO511OCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX256TO511OCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span> </div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">/* Bitfield definition for register: TX512TO1023OCTETS_GB */</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">/*</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment"> *</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment"> * Number of good and bad frames transmitted with length between 512 and 1,023 (inclusive) bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment"> */</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a307fe805e5cc6ad88edfa0a07a5221e0"> 2887</a></span><span class="preprocessor">#define ENET_TX512TO1023OCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab9f126f93414c611296102ab60c7aac3"> 2888</a></span><span class="preprocessor">#define ENET_TX512TO1023OCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aef328ca928cbd86f922aa2c79246ae0a"> 2889</a></span><span class="preprocessor">#define ENET_TX512TO1023OCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX512TO1023OCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX512TO1023OCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0c9cea0f31d65d6bc7e26d383b9a98b2"> 2890</a></span><span class="preprocessor">#define ENET_TX512TO1023OCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX512TO1023OCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX512TO1023OCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span> </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">/* Bitfield definition for register: TX1024TOMAXOCTETS_GB */</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment">/*</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment"> *</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment"> * Number of good and bad frames transmitted with length between 1,024 and maxsize (inclusive) bytes, exclusive of preamble and retried frames.</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment"> */</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbaae258486e3d17dbb463a302d2db2f"> 2898</a></span><span class="preprocessor">#define ENET_TX1024TOMAXOCTETS_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9262ed928455a53bd0eaa87a541d2348"> 2899</a></span><span class="preprocessor">#define ENET_TX1024TOMAXOCTETS_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a452ed3bba5e3d68c80cbbfa74aaead6e"> 2900</a></span><span class="preprocessor">#define ENET_TX1024TOMAXOCTETS_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TX1024TOMAXOCTETS_GB_FRMCNT_SHIFT) &amp; ENET_TX1024TOMAXOCTETS_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad3bfa7040c1dc6b3852d95fbaf7294e4"> 2901</a></span><span class="preprocessor">#define ENET_TX1024TOMAXOCTETS_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_TX1024TOMAXOCTETS_GB_FRMCNT_MASK) &gt;&gt; ENET_TX1024TOMAXOCTETS_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">/* Bitfield definition for register: RXFRAMECOUNT_GB */</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">/*</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment"> *</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment"> * Number of good and bad frames received.</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment"> */</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a553ef25b70a201b078d84b5c2d472ddc"> 2909</a></span><span class="preprocessor">#define ENET_RXFRAMECOUNT_GB_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aec5e157090915cc7ce537aa92b0718cc"> 2910</a></span><span class="preprocessor">#define ENET_RXFRAMECOUNT_GB_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20aa7ea6f9c5527da827b922b0331173"> 2911</a></span><span class="preprocessor">#define ENET_RXFRAMECOUNT_GB_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_RXFRAMECOUNT_GB_FRMCNT_SHIFT) &amp; ENET_RXFRAMECOUNT_GB_FRMCNT_MASK)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac1156807fe20248af7a59d6f78e0ede9"> 2912</a></span><span class="preprocessor">#define ENET_RXFRAMECOUNT_GB_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_RXFRAMECOUNT_GB_FRMCNT_MASK) &gt;&gt; ENET_RXFRAMECOUNT_GB_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span> </div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">/* Bitfield definition for register: MMC_IPC_INTR_MASK_RX */</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">/*</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment"> * RXICMPEROIM (RW)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment"> *</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment"> * MMC Receive ICMP Error Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment"> * Setting this bit masks the interrupt when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment"> */</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1eafa21e7770db3f4c5af78edb9aea32"> 2921</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90b28555b7ffcad2ad7b490061f60cd5"> 2922</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_SHIFT (29U)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa620d25018f6bd18ccc30d2b6470205"> 2923</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_MASK)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac192291f8604039286e9548ddd65b389"> 2924</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPEROIM_SHIFT)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span> </div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">/*</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment"> * RXICMPGOIM (RW)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment"> *</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment"> * MMC Receive ICMP Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment"> * Setting this bit masks the interrupt when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment"> */</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1b3ae980165c36d485c338502c85984"> 2932</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4c437abc1c3e1abca13cb2254459fef0"> 2933</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_SHIFT (28U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adfc8783648ec09aed736f57e25e7315b"> 2934</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_MASK)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5324b55b5edd22092eb0c242b80ef1e4"> 2935</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGOIM_SHIFT)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">/*</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment"> * RXTCPEROIM (RW)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment"> *</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment"> * MMC Receive TCP Error Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment"> * Setting this bit masks the interrupt when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment"> */</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9ccc084f369329e1799ebccec15c061d"> 2943</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9d8e7ddbca2f233f68c6cbb6d1829d5f"> 2944</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_SHIFT (27U)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82c2c10d8787745cdbc80113f57180b5"> 2945</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_MASK)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a003c3e2bdd0505a6fa1fa96f2485e2d8"> 2946</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPEROIM_SHIFT)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment">/*</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment"> * RXTCPGOIM (RW)</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment"> *</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment"> * MMC Receive TCP Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment"> * Setting this bit masks the interrupt when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment"> */</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c0d6145f50435c6b65589a33d975d8e"> 2954</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5f17baeb1eec24db2ee1b010e5447a4"> 2955</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_SHIFT (26U)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a09e874711741556656eac3edf0fa2955"> 2956</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_MASK)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6fbe00205ca3f8eba51b4e9a2a1fe192"> 2957</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGOIM_SHIFT)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span> </div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment">/*</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment"> * RXUDPEROIM (RW)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment"> *</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment"> * MMC Receive UDP Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment"> * Setting this bit masks the interrupt when the rxudp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment"> */</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a95c78c63b3402506d8d99e6acdb14a77"> 2965</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad0c031bbc1b92109d2861bb392d66e78"> 2966</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_SHIFT (25U)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30245d21f19d7b207941de825201210a"> 2967</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_MASK)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4ea26cfa2995a5927a5bfe65e164631e"> 2968</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPEROIM_SHIFT)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span> </div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment">/*</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment"> * RXUDPGOIM (RW)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment"> *</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment"> * MMC Receive IPV6 No Payload Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment"> * Setting this bit masks the interrupt when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment"> */</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4b326d1d535d471fdd8dd4c676211117"> 2976</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30e53d772c2df6429df6d8f31d177136"> 2977</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_SHIFT (24U)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a720676ec3fde57054ea2b47faca97f9a"> 2978</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_MASK)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7d5adf36d052e7c7079b9966274e858"> 2979</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGOIM_SHIFT)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span> </div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment">/*</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment"> * RXIPV6NOPAYOIM (RW)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment"> *</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment"> * MMC Receive IPV6 Header Error Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment"> */</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af44b51822bceca12c6f8c893cc416312"> 2987</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a074effd8ebb43254e5d43336c73587f6"> 2988</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_SHIFT (23U)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aeeb094f3cb701e78690bb1e594ec85c1"> 2989</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_MASK)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4b7f83c7d0bb869766fa687f877b3df"> 2990</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYOIM_SHIFT)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span> </div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment">/*</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment"> * RXIPV6HEROIM (RW)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment"> *</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment"> * MMC Receive IPV6 Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment"> */</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e8aea6d37e15848521098c90ec8c188"> 2998</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6e5a7067eddc8fabf134065e904b6dfc"> 2999</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_SHIFT (22U)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acb92eae507aeff2167acf28d81d7dccc"> 3000</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_MASK)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0bfca081b570c2a28340499db538bfe"> 3001</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HEROIM_SHIFT)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment">/*</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment"> * RXIPV6GOIM (RW)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment"> *</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment"> * MMC Receive IPV6 Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment"> */</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed1a55fd9f79bdcec1c4cfab7a0b8dbe"> 3009</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_MASK (0x200000UL)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adfa3f281bfe268bbf5b35d591fbf7171"> 3010</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_SHIFT (21U)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1b6fa4a6df689194eddf7f97e17b4221"> 3011</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_MASK)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aecc56c600f28f1a4e7c68a8508a38bd7"> 3012</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GOIM_SHIFT)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span> </div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment">/*</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment"> * RXIPV4UDSBLOIM (RW)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment"> *</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment"> * MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment"> */</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8ed0fcc0ea294aa1f881326be9671df0"> 3020</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_MASK (0x100000UL)</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a98c468b4f1bb9e8b4b6548918f65aeb1"> 3021</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_SHIFT (20U)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a65aad1ea97cc12f983cef7eb5e63243d"> 3022</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_MASK)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c08dc474cbdb7852844b11f6f7bccd5"> 3023</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLOIM_SHIFT)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span> </div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment">/*</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment"> * RXIPV4FRAGOIM (RW)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment"> *</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment"> * MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment"> */</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a840900ae729ed2718a3d0896024f122f"> 3031</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aef9e459065ca52f308656c4285563611"> 3032</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_SHIFT (19U)</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9590c022d18dfb7488204450b244b45a"> 3033</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_MASK)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a9224126bf72b48ef95bcdb0bbbd174"> 3034</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGOIM_SHIFT)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span> </div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment">/*</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment"> * RXIPV4NOPAYOIM (RW)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment"> *</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment"> * MMC Receive IPV4 No Payload Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> */</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7139cdc878dc7ac8ffcb2a6a2ce44159"> 3042</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af10e327cc1c0abbcbf20e4f5d9b3ba3f"> 3043</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_SHIFT (18U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad1ea73fbdbbbb347537358e644fa8e4a"> 3044</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_MASK)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adfe357b3a515f11fd7d9443fc12c4194"> 3045</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYOIM_SHIFT)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">/*</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment"> * RXIPV4HEROIM (RW)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"> *</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment"> * MMC Receive IPV4 Header Error Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> */</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae51fd812b637e13a44f3099eacb6cccf"> 3053</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_MASK (0x20000UL)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa89de340a5135891eaab36e7d3a15fd6"> 3054</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_SHIFT (17U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af58a34a97ba5f3b7440ed74e2264226b"> 3055</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_MASK)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c7cc7a97ea57e4c70648208c30d8ba1"> 3056</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HEROIM_SHIFT)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span> </div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">/*</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment"> * RXIPV4GOIM (RW)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment"> *</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> * MMC Receive IPV4 Good Octet Counter Interrupt Mask</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment"> */</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70ec13e36438444ce497eb80d0de9b53"> 3064</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a73fae8a5899cf4349ba48e6b0d02a2bc"> 3065</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_SHIFT (16U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5aae2ed758642bf1f2c6933b1814ccd"> 3066</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_MASK)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae5e5118ca8e4e800a6ee5d63b5d16535"> 3067</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GOIM_SHIFT)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">/*</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment"> * RXICMPERFIM (RW)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment"> *</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment"> * MMC Receive ICMP Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment"> * Setting this bit masks the interrupt when the rxicmp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> */</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a3e3ffff4e9988c5fc9c6e25298d440"> 3075</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_MASK (0x2000U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0090ce498a16f708d20f6de62faa4def"> 3076</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_SHIFT (13U)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aafc05c318de1d473b47ae68a2bd278c2"> 3077</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_MASK)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a471e31635d581e3be9527867b65149a7"> 3078</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPERFIM_SHIFT)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span> </div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">/*</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment"> * RXICMPGFIM (RW)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> *</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment"> * MMC Receive ICMP Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment"> * Setting this bit masks the interrupt when the rxicmp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment"> */</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa64519d9fc9c5dd09f66a6d92903ec08"> 3086</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_MASK (0x1000U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7745ae9a1164f2b49fb31afd92b00379"> 3087</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_SHIFT (12U)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf2e008e1afba0d825d613a09295e253"> 3088</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_MASK)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6f5744984cd495da261fef7d380f4628"> 3089</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXICMPGFIM_SHIFT)</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span> </div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">/*</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> * RXTCPERFIM (RW)</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> *</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment"> * MMC Receive TCP Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="comment"> * Setting this bit masks the interrupt when the rxtcp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="comment"> */</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab2368c6d51356284a004d531629388f9"> 3097</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_MASK (0x800U)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7a62d577e83fc715fb16140b6702ea96"> 3098</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_SHIFT (11U)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4d00d61a7696e8a248f95142e985b86a"> 3099</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_MASK)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf67393a7716444685085360962e6ec8"> 3100</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPERFIM_SHIFT)</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span> </div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">/*</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> * RXTCPGFIM (RW)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> *</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment"> * MMC Receive TCP Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment"> * Setting this bit masks the interrupt when the rxtcp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span><span class="comment"> */</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa48ffe0d2107d12dab6ee2106999088a"> 3108</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_MASK (0x400U)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0952c56119cce9c68863fda99b6772bf"> 3109</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_SHIFT (10U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a48d9fd0da29842f9a0cccaa9b42d5938"> 3110</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_MASK)</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ebcfaf5aa1eda26274f70ab1b9040ef"> 3111</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXTCPGFIM_SHIFT)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span> </div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">/*</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> * RXUDPERFIM (RW)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment"> *</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="comment"> * MMC Receive UDP Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment"> * Setting this bit masks the interrupt when the rxudp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment"> */</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3b6af61e9eecb6f4e46ac57947e6b8e9"> 3119</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_MASK (0x200U)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a150065cc1d57f1597246285d023be7ae"> 3120</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_SHIFT (9U)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaafeb7fc82d64a7b70d183bcafd03bfa"> 3121</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_MASK)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac87ecdcb8ef68a0020ef4e016159058"> 3122</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPERFIM_SHIFT)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">/*</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment"> * RXUDPGFIM (RW)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="comment"> *</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="comment"> * MMC Receive UDP Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment"> * Setting this bit masks the interrupt when the rxudp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment"> */</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a56b1613e03f76b87c7478b3275565b65"> 3130</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_MASK (0x100U)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7ddc247b956e477375a10028abe37fcd"> 3131</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_SHIFT (8U)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a069a3f337355f50d65c79ee53a849b43"> 3132</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_MASK)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93370c43ad279b4179d3c26d000c30c0"> 3133</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXUDPGFIM_SHIFT)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span> </div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment">/*</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment"> * RXIPV6NOPAYFIM (RW)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment"> *</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment"> * MMC Receive IPV6 No Payload Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_nopay_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment"> */</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b0c384fdb9492d3c92914fc3774f30b"> 3141</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_MASK (0x80U)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa67f95a14b5594305bbdac502247a0b5"> 3142</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_SHIFT (7U)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab5a532f60ba467984b3bcf5e1b4b1b9e"> 3143</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_MASK)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab3c4176f1bbfbfd0e51b6010c7606450"> 3144</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6NOPAYFIM_SHIFT)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment">/*</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment"> * RXIPV6HERFIM (RW)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment"> *</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment"> * MMC Receive IPV6 Header Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_hdrerr_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment"> */</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35f1c1095425c2e4496fa9c71fdb507a"> 3152</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_MASK (0x40U)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a61d831183b59c64fd3c92eb47d1aa617"> 3153</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_SHIFT (6U)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af1f119703d09652b1a58b251b6b6f8f1"> 3154</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_MASK)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1c09594b31a326ee6a71570014ab4acf"> 3155</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6HERFIM_SHIFT)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span> </div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment">/*</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment"> * RXIPV6GFIM (RW)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment"> *</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment"> * MMC Receive IPV6 Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv6_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> */</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac8b71d3761dcc63d13f9f3757eef43ff"> 3163</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_MASK (0x20U)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3dfab5a8207ce838475cf4754de829e5"> 3164</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_SHIFT (5U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a675ebcd4e39463863cd142045b0f226a"> 3165</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_MASK)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a230f62b6b0d0117c2bac86bb6628e299"> 3166</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV6GFIM_SHIFT)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span> </div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">/*</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment"> * RXIPV4UDSBLFIM (RW)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment"> *</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> * MMC Receive IPV4 UDP Checksum Disabled Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_udsbl_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> */</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac0a769f449d59b8a614b670b05409621"> 3174</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_MASK (0x10U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b1f9495c4723ce255a1128617259e40"> 3175</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_SHIFT (4U)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afba99059008b3bb638fbc40a03a9a065"> 3176</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_MASK)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70b67db12080a2265402e3e7f4a80ad2"> 3177</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4UDSBLFIM_SHIFT)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment">/*</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment"> * RXIPV4FRAGFIM (RW)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment"> *</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment"> * MMC Receive IPV4 Fragmented Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_frag_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment"> */</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9c1fd116d6692ca79b363139458ce880"> 3185</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_MASK (0x8U)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad53f4177bb1f6dc87a987e02c777bf6c"> 3186</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_SHIFT (3U)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3feaf8520993e99099cdaf86f44acc31"> 3187</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_MASK)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3acb54a6b919ab373988e2805260c3c"> 3188</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4FRAGFIM_SHIFT)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">/*</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment"> * RXIPV4NOPAYFIM (RW)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment"> *</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment"> * MMC Receive IPV4 No Payload Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_nopay_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment"> */</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9f9c7069d6a2b1bbe110beb29c69d7d2"> 3196</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_MASK (0x4U)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af802a6d1e32f24448220e287f9775a6f"> 3197</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_SHIFT (2U)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b5b5be9ae8781188ba45b83ba0a98b5"> 3198</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_MASK)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3ae85d275179470d451585ad6335464"> 3199</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4NOPAYFIM_SHIFT)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">/*</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment"> * RXIPV4HERFIM (RW)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment"> *</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment"> * MMC Receive IPV4 Header Error Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_hdrerr_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> */</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7b42e3a698e43f0390a8439c5d53020"> 3207</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_MASK (0x2U)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4520abc4f9e45baa98e3a2aed42fb03"> 3208</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_SHIFT (1U)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0b97e0f79449d10a3de7a63b91afc380"> 3209</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_MASK)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8951b17f70d3635cb6272be8a7c415e6"> 3210</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4HERFIM_SHIFT)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment">/*</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment"> * RXIPV4GFIM (RW)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment"> *</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment"> * MMC Receive IPV4 Good Frame Counter Interrupt Mask</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment"> * Setting this bit masks the interrupt when the rxipv4_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment"> */</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8827b095e31778867ae8611d21209ac9"> 3218</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_MASK (0x1U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5a6f2342031f71d853ca0f352fb84947"> 3219</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_SHIFT (0U)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1aa5c84194bf0aa3ba2c1aa90370929c"> 3220</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_SHIFT) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_MASK)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab0241adbbe3bc3f49d5c39f024de99ce"> 3221</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_MASK) &gt;&gt; ENET_MMC_IPC_INTR_MASK_RX_RXIPV4GFIM_SHIFT)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span> </div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">/* Bitfield definition for register: MMC_IPC_INTR_RX */</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment">/*</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> * RXICMPEROIS (RW)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment"> *</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment"> * MMC Receive ICMP Error Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment"> * This bit is set when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment"> */</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a84762084d5aaca5fbfadaf1593e08755"> 3230</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPEROIS_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac24d988dcc82151a6a4487ba0e6517e2"> 3231</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPEROIS_SHIFT (29U)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab57552584842fe0db4b226ad946e3a3b"> 3232</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPEROIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXICMPEROIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXICMPEROIS_MASK)</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a244944ced70e329ff03dc772d2cad242"> 3233</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPEROIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXICMPEROIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXICMPEROIS_SHIFT)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span> </div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">/*</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * RXICMPGOIS (RW)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> *</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="comment"> * MMC Receive ICMP Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment"> * This bit is set when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment"> */</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a032f4fe4a262cec4e5e02aeccbf0ecea"> 3241</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGOIS_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40156fcb541f2796817f8f92bcb10412"> 3242</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGOIS_SHIFT (28U)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7f1fac430fd836bbe5254a73e782f9ac"> 3243</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXICMPGOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXICMPGOIS_MASK)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a91fabb003d0b5756007ff069e038463c"> 3244</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXICMPGOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXICMPGOIS_SHIFT)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span> </div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment">/*</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment"> * RXTCPEROIS (RW)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment"> *</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment"> * MMC Receive TCP Error Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment"> * This bit is set when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment"> */</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3d2415dd33451b512539db794449912"> 3252</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPEROIS_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a32d10f34c7de2e32eb9cc3ebda1af61a"> 3253</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPEROIS_SHIFT (27U)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afc2630144336b84b4c324f9b2f6a6070"> 3254</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPEROIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXTCPEROIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXTCPEROIS_MASK)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0f4801dec0431c4a435c379eaf34c99"> 3255</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPEROIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXTCPEROIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXTCPEROIS_SHIFT)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span> </div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">/*</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> * RXTCPGOIS (RW)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> *</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * MMC Receive TCP Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> * This bit is set when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment"> */</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a15ba9ce6510397a0705ac042ad50b5e9"> 3263</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGOIS_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72c26e5c3d7ede7bcbd2fa53a727a682"> 3264</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGOIS_SHIFT (26U)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aafb7a99f7ffe13c24c351d887e284155"> 3265</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXTCPGOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXTCPGOIS_MASK)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afdb552c806ddb617a1b0b5b4da31f439"> 3266</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXTCPGOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXTCPGOIS_SHIFT)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span> </div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">/*</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment"> * RXUDPEROIS (RW)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment"> *</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment"> * MMC Receive UDP Error Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment"> * This bit is set when the rxudp_err_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment"> */</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a846b4abf99b7cabcda29355d48848515"> 3274</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPEROIS_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaba4f12d508690b1e8b59e4ea4ffab6b"> 3275</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPEROIS_SHIFT (25U)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0de285ddcc65f66f8e7fd0c619c1d985"> 3276</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPEROIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXUDPEROIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXUDPEROIS_MASK)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a082f6b2ed7fed18cd60dc6f7af9e432f"> 3277</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPEROIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXUDPEROIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXUDPEROIS_SHIFT)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span> </div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment">/*</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment"> * RXUDPGOIS (RW)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="comment"> *</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment"> * MMC Receive UDP Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="comment"> * This bit is set when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment"> */</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a45e0dd3412dcaf4bba52bd78298940"> 3285</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGOIS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abaaf3d053c2d4fe0fbecd02a7fb33ff9"> 3286</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGOIS_SHIFT (24U)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae7558c7679b926f53aefc062c396bed3"> 3287</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXUDPGOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXUDPGOIS_MASK)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad2484d9ba4bbbb2cdf3bb8a792c5081c"> 3288</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXUDPGOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXUDPGOIS_SHIFT)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">/*</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment"> * RXIPV6NOPAYOIS (RW)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment"> *</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment"> * MMC Receive IPV6 No Payload Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment"> * This bit is set when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> */</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4f49eec9d50bbd1788c6d2098802e54e"> 3296</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ed395609e874ed21fa00b9c5f75d70f"> 3297</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_SHIFT (23U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a276c48ee60c013aa2600ae535157c430"> 3298</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_MASK)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1bf85a7d5d43d3daf197ba4bd4005ee6"> 3299</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYOIS_SHIFT)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span> </div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">/*</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment"> * RXIPV6HEROIS (RW)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment"> *</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment"> * MMC Receive IPV6 Header Error Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment"> * This bit is set when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment"> */</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7057e85906acd9297b791cf45e287cd"> 3307</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_MASK (0x400000UL)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad8a375cd3a636f896c7efe891810bc23"> 3308</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_SHIFT (22U)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5264bbbf350cf7c6248647de1eda6d87"> 3309</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_MASK)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd4a2027baf976b80c340b4eb509fe50"> 3310</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6HEROIS_SHIFT)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span> </div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">/*</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment"> * RXIPV6GOIS (RW)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment"> *</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment"> * MMC Receive IPV6 Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment"> * This bit is set when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment"> */</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90e878235dc1b7562ac5e0bb7ad5ab50"> 3318</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_MASK (0x200000UL)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a65b90b40d1d8e29957b29ffa6844059e"> 3319</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_SHIFT (21U)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a892f246e97174fd4139d5d0f433a3bfc"> 3320</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_MASK)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a528e08de28e54cf2bcad383a91595ac0"> 3321</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6GOIS_SHIFT)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span> </div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment">/*</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment"> * RXIPV4UDSBLOIS (RW)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment"> *</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> * MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment"> * This bit is set when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment"> */</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4c23f5a031b9643e52e1cf6b686c4cc8"> 3329</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_MASK (0x100000UL)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b37763b0bc718889b0e218c6aef861c"> 3330</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_SHIFT (20U)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad70d1f4cc180216da521b71e96795a17"> 3331</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_MASK)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac222f90e214dde19c717d29167df1fec"> 3332</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLOIS_SHIFT)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment">/*</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> * RXIPV4FRAGOIS (RW)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> *</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment"> * MMC Receive IPV4 Fragmented Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment"> * This bit is set when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="comment"> */</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd9255abebcf5c43706231e2858ce9c1"> 3340</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe57c3f2c0b881fc2669b03d474de494"> 3341</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_SHIFT (19U)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa945ef7c7edb96e36b730a728d0347b6"> 3342</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_MASK)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a27cbe77a3080c46bc547db430ba7143f"> 3343</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGOIS_SHIFT)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span> </div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment">/*</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> * RXIPV4NOPAYOIS (RW)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> *</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> * MMC Receive IPV4 No Payload Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment"> * This bit is set when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment"> */</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab28f87b8fa4938cfdb59731930ace859"> 3351</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac57f4534efdce86d8b9c01c05e311ab3"> 3352</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_SHIFT (18U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aebbaac3b88f00cf35755f8e4e1bed2cf"> 3353</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_MASK)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1713c149e35995bf9bb2fde23c8a4489"> 3354</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYOIS_SHIFT)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span> </div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">/*</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> * RXIPV4HEROIS (RW)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> *</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment"> * MMC Receive IPV4 Header Error Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment"> * This bit is set when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment"> */</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72733706dd450693c5ebb20043001bcf"> 3362</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_MASK (0x20000UL)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab976111eb78313966dd0fac9ca3b6f3e"> 3363</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_SHIFT (17U)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ace46e2af6fff83824a348461b97b4478"> 3364</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_MASK)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa067c8864d002f0947356632630375dd"> 3365</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4HEROIS_SHIFT)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span> </div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment">/*</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment"> * RXIPV4GOIS (RW)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment"> *</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment"> * MMC Receive IPV4 Good Octet Counter Interrupt Status</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment"> * This bit is set when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment"> */</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5d4c4e7fdbe46a1f74ab71011e6a327"> 3373</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ca95526979ca174154c958b7678d2ec"> 3374</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_SHIFT (16U)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a422ff54566349f4c147ec25e95acf58c"> 3375</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_MASK)</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a73a6899c760997f66f855af6e772f3e4"> 3376</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4GOIS_SHIFT)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment">/*</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment"> * RXICMPERFIS (RW)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment"> *</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment"> * MMC Receive ICMP Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment"> * This bit is set when the rxicmp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment"> */</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb7fc0ea63d30f000869c08fda71b6fb"> 3384</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPERFIS_MASK (0x2000U)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b23d5aefe7f84cbc4ad0df4aa58f877"> 3385</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPERFIS_SHIFT (13U)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4bbde21039bda241c5f4ff46c5b92c86"> 3386</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXICMPERFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXICMPERFIS_MASK)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c19656ff4b10196649a708950c72499"> 3387</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXICMPERFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXICMPERFIS_SHIFT)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span> </div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment">/*</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"> * RXICMPGFIS (RW)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment"> *</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment"> * MMC Receive ICMP Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment"> * This bit is set when the rxicmp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment"> */</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aee0aa470f2413ee5f3924c58b15cfb70"> 3395</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGFIS_MASK (0x1000U)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0c2b0a63b5a1a8408ad517862224be6a"> 3396</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGFIS_SHIFT (12U)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9790b98136cd1563bdee1591c03c0097"> 3397</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXICMPGFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXICMPGFIS_MASK)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b8b32255612365489226182dba4cb3e"> 3398</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXICMPGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXICMPGFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXICMPGFIS_SHIFT)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">/*</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment"> * RXTCPERFIS (RW)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment"> *</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment"> * MMC Receive TCP Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment"> * This bit is set when the rxtcp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment"> */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a940eedbd35c61a1ccc149ff9b9a37eec"> 3406</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPERFIS_MASK (0x800U)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72d8795404e20309b6a4d920e6993e07"> 3407</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPERFIS_SHIFT (11U)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a49831be8c632e37a9c2a2473a13dd482"> 3408</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXTCPERFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXTCPERFIS_MASK)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae383182b546d9adff4ba88b940017587"> 3409</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXTCPERFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXTCPERFIS_SHIFT)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span> </div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">/*</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment"> * RXTCPGFIS (RW)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment"> *</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment"> * MMC Receive TCP Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment"> * This bit is set when the rxtcp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment"> */</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a87fe0dee319e2535c99226ebdd1ab5ff"> 3417</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGFIS_MASK (0x400U)</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ace47eeac926fe17cd7d5bb487def3474"> 3418</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGFIS_SHIFT (10U)</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a08a8df59bab2c9be4717c911b9b540bb"> 3419</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXTCPGFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXTCPGFIS_MASK)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac279dab032f43eab2eb4327cec70652b"> 3420</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXTCPGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXTCPGFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXTCPGFIS_SHIFT)</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span> </div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="comment">/*</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="comment"> * RXUDPERFIS (RW)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment"> *</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment"> * MMC Receive UDP Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment"> * This bit is set when the rxudp_err_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment"> */</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5caf779c0662e4afa0d1024fd92a421e"> 3428</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPERFIS_MASK (0x200U)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a899e0e19c3c4d67de9dc641fe4c95e3f"> 3429</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPERFIS_SHIFT (9U)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad852464ee3f38ae331dd8379f61d4737"> 3430</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXUDPERFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXUDPERFIS_MASK)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd3c8b3b26c2e1225df67aab40c75aba"> 3431</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXUDPERFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXUDPERFIS_SHIFT)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span> </div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment">/*</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment"> * RXUDPGFIS (RW)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment"> *</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment"> * MMC Receive UDP Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment"> * This bit is set when the rxudp_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment"> */</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ada7c2f5c5aaa570694a575d39c3e3d"> 3439</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGFIS_MASK (0x100U)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a73cdee7cc716ee430d627248828c7ea0"> 3440</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGFIS_SHIFT (8U)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abfd244ea55b3e703c1781978c8c063d5"> 3441</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXUDPGFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXUDPGFIS_MASK)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adafb575e479f6e98fe75dc3c2adaf86d"> 3442</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXUDPGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXUDPGFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXUDPGFIS_SHIFT)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">/*</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> * RXIPV6NOPAYFIS (RW)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment"> *</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment"> * MMC Receive IPV6 No Payload Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment"> * This bit is set when the rxipv6_nopay_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="comment"> */</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b167bf7ae9104e10dcd0ddeeb303b17"> 3450</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_MASK (0x80U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad200d30bf6c9d9bc11774025e6db5f59"> 3451</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_SHIFT (7U)</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a95757d850a6f99120b953d237a7c0652"> 3452</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_MASK)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6eab5130ec265d38531d326eab2de58b"> 3453</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6NOPAYFIS_SHIFT)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span> </div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment">/*</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment"> * RXIPV6HERFIS (RW)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment"> *</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment"> * MMC Receive IPV6 Header Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment"> * This bit is set when the rxipv6_hdrerr_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment"> */</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c59f34528a5128f7936d41ef20cbe8e"> 3461</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_MASK (0x40U)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac27f236f33ff62a575eebbbfa0e80608"> 3462</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_SHIFT (6U)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ff01f87321b25c6e7f571e1a616f549"> 3463</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_MASK)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad3feae7bb5d878caecf86fbb64a28b45"> 3464</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6HERFIS_SHIFT)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span> </div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment">/*</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment"> * RXIPV6GFIS (RW)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment"> *</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment"> * MMC Receive IPV6 Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment"> * This bit is set when the rxipv6_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment"> */</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9baf9c86b69cb5f01633f5696475da2b"> 3472</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_MASK (0x20U)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1073d863746589510344a8b9c4f774be"> 3473</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_SHIFT (5U)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af54c4f305be25265bd75e1774c37cb3f"> 3474</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_MASK)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab0597681213b81642c2a9ee7484b772f"> 3475</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV6GFIS_SHIFT)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span> </div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment">/*</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment"> * RXIPV4UDSBLFIS (RW)</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> *</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment"> * MMC Receive IPV4 UDP Checksum Disabled Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment"> * This bit is set when the rxipv4_udsbl_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment"> */</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8706bd44c1949a33b616428fa8c15b24"> 3483</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_MASK (0x10U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a27224fff9f2685aeee1cb9d1f6dc9fbd"> 3484</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_SHIFT (4U)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abcad7b3562424adc49c54cf31b14cd4d"> 3485</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_MASK)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7912e4d1abe5ed5678b5aa129b9499e4"> 3486</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4UDSBLFIS_SHIFT)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">/*</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> * RXIPV4FRAGFIS (RW)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment"> *</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment"> * MMC Receive IPV4 Fragmented Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment"> * This bit is set when the rxipv4_frag_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment"> */</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa13caa69504d6640aa6e47e3e319b0c7"> 3494</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_MASK (0x8U)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae9a5f7b5517ed365176cf9937a74cacf"> 3495</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_SHIFT (3U)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3c6511c851a63ee95d5c4450171f5e59"> 3496</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_MASK)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a798a090b80360a623a4c1519883e747b"> 3497</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4FRAGFIS_SHIFT)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span> </div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">/*</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment"> * RXIPV4NOPAYFIS (RW)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment"> *</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment"> * MMC Receive IPV4 No Payload Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment"> * This bit is set when the rxipv4_nopay_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="comment"> */</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afc33a609e921cb9233635b8f7b81f6b7"> 3505</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_MASK (0x4U)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4240cfefde5da99471682daa7c9d3e42"> 3506</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_SHIFT (2U)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a43a3557839de18ed9faf5820320a4e67"> 3507</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_MASK)</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a77e09d8f2020b00edd1f250fb6cef384"> 3508</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4NOPAYFIS_SHIFT)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span> </div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">/*</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment"> * RXIPV4HERFIS (RW)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment"> *</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment"> * MMC Receive IPV4 Header Error Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment"> * This bit is set when the rxipv4_hdrerr_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment"> */</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c994d60dfbf294ebb8a58285b3cb385"> 3516</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_MASK (0x2U)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5855d3610886bb9e0927a3ee7a2213d9"> 3517</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_SHIFT (1U)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb9be779c3855a645777e5b9e62be087"> 3518</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_MASK)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae341c6438ed9ec585ad5050a876d3922"> 3519</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4HERFIS_SHIFT)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span> </div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment">/*</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment"> * RXIPV4GFIS (RW)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment"> *</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment"> * MMC Receive IPV4 Good Frame Counter Interrupt Status</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment"> * This bit is set when the rxipv4_gd_frms counter reaches half of the maximum value or the maximum value.</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment"> */</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc3e35f0cdf17602a4d43cc7bf5474bb"> 3527</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_MASK (0x1U)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac577aaa5a1462b73a792b3483b64d61b"> 3528</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_SHIFT (0U)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a94c4c95326f881d623c4f20a1c68dda7"> 3529</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_SHIFT) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_MASK)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad80474df38a1cbcc731dabd28061a98b"> 3530</a></span><span class="preprocessor">#define ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_GET(x) (((uint32_t)(x) &amp; ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_MASK) &gt;&gt; ENET_MMC_IPC_INTR_RX_RXIPV4GFIS_SHIFT)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span> </div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment">/* Bitfield definition for register: RXIPV4_GD_FMS */</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment">/*</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="comment"> * FRMCNT (RW)</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment"> *</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment"> * Number of good IPv4 datagrams received with the TCP, UDP, or ICMP payload</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment"> */</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a71bfdac2cebea865a3b7a38c66ab8bd7"> 3538</a></span><span class="preprocessor">#define ENET_RXIPV4_GD_FMS_FRMCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7116aace4c475d456d6879ad01da995"> 3539</a></span><span class="preprocessor">#define ENET_RXIPV4_GD_FMS_FRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a61a7473b6ad55bacb1cd1aa18174fe8b"> 3540</a></span><span class="preprocessor">#define ENET_RXIPV4_GD_FMS_FRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_RXIPV4_GD_FMS_FRMCNT_SHIFT) &amp; ENET_RXIPV4_GD_FMS_FRMCNT_MASK)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9621d35825b8e68290099a4524ddbe31"> 3541</a></span><span class="preprocessor">#define ENET_RXIPV4_GD_FMS_FRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_RXIPV4_GD_FMS_FRMCNT_MASK) &gt;&gt; ENET_RXIPV4_GD_FMS_FRMCNT_SHIFT)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L3_L4_CTRL */</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment">/*</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment"> * L4DPIM0 (RW)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment"> *</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment"> * Layer 4 Destination Port Inverse Match Enable</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment"> *  When set, this bit indicates that the Layer 4 Destination Port number field is enabled for inverse matching.</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment"> * When reset, this bit indicates that the Layer 4 Destination Port number field is enabled for perfect matching.</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment"> *  This bit is valid and applicable only when Bit 20 (L4DPM0) is set high.</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment"> */</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a796f9321cbf69282ae52890755a0ba99"> 3552</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_MASK (0x200000UL)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a00f14169a8cc12c2f469c9c465a72f15"> 3553</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_SHIFT (21U)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa964b4d001dccada976da1c34806e807"> 3554</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_MASK)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82ad04b3da94506cdc24e30bb4298439"> 3555</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPIM0_SHIFT)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment">/*</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment"> * L4DPM0 (RW)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment"> *</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * Layer 4 Destination Port Match Enable</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> *  When set, this bit indicates that the Layer 4 Destination Port number field is enabled for matching.</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment"> * When reset, the MAC ignores the Layer 4 Destination Port number field for matching.</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment"> */</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a703e974588d2d4c410ac1a3229c1c650"> 3564</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_MASK (0x100000UL)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2f2317c871395b97c40475c21d1ed34c"> 3565</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_SHIFT (20U)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a225d734a93f4dc08b8c34a6f30d9cc35"> 3566</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_MASK)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b50632d44a1d82cbfd197a12f381382"> 3567</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L4DPM0_SHIFT)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span> </div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">/*</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment"> * L4SPIM0 (RW)</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment"> *</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment"> * Layer 4 Source Port Inverse Match Enable</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment"> * When set, this bit indicates that the Layer 4 Source Port number field is enabled for inverse matching.</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment"> * When reset, this bit indicates that the Layer 4 Source Port number field is enabled for perfect matching.</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="comment"> * This bit is valid and applicable only when Bit 18 (L4SPM0) is set high.</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment"> */</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a96022f1f57d9b5e9ec065019e9c126"> 3577</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82e03dbb0c6a9f32674d83556fbbe679"> 3578</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_SHIFT (19U)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a867e6fba7a83d96471e1abca5f39df90"> 3579</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_MASK)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9e8e5e5557bb9415f6bbcfefb678fce1"> 3580</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPIM0_SHIFT)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span> </div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment">/*</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment"> * L4SPM0 (RW)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment"> *</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment"> * Layer 4 Source Port Match Enable</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment"> * When set, this bit indicates that the Layer 4 Source Port number field is enabled for matching. When reset, the MAC ignores the Layer 4 Source Port number field for matching.</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment"> */</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7c3a794f02fac973466812ce3640d7a7"> 3588</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a194b3fc8aede61a225ae91b0cdf3c5"> 3589</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_SHIFT (18U)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1ab5c763481f78fda6823740fc3e6c4b"> 3590</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_MASK)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a08acf22a73a03c7486e0993862a123cb"> 3591</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L4SPM0_SHIFT)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span> </div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">/*</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment"> * L4PEN0 (RW)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment"> *</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment"> * Layer 4 Protocol Enable</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment"> * When set, this bit indicates that the Source and Destination Port number fields for UDP frames are used for matching.</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment"> * When reset, this bit indicates that the Source and Destination Port number fields for TCP frames are used for matching.</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment"> * The Layer 4 matching is done only when either L4SPM0 or L4DPM0 bit is set high.</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment"> */</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a941c747ea8b3311707fe4ca03462a63a"> 3601</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7287bf5814d91137dba3a60d42e29130"> 3602</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_SHIFT (16U)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac71b87fe545e305edd77178c35a16341"> 3603</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_MASK)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1b16193552af442f2be6748513dca8dc"> 3604</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L4PEN0_SHIFT)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span> </div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment">/*</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment"> * L3HDBM0 (RW)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment"> *</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="comment"> * Layer 3 IP DA Higher Bits Match</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="comment"> *  IPv4 Frames: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 frames. The following list describes the values of this field:</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment"> * - 0: No bits are masked.</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment"> * - 1: LSb[0] is masked.</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment"> * - 2: Two LSbs [1:0] are masked. - ...</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment"> * - 31: All bits except MSb are masked. IPv6 Frames: Bits [12:11] of this field correspond to Bits [6:5] of L3HSBM0,</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment"> * which indicate the number of lower bits of IP Source or Destination Address that are masked in the IPv6 frames.</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="comment"> * The following list describes the concatenated values of the L3HDBM0[1:0] and L3HSBM0 bits:</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="comment"> * - 0: No bits are masked.</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="comment"> * - 1: LSb[0] is masked.</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="comment"> * - 2: Two LSbs [1:0] are masked. - </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment"> * - 127: All bits except MSb are masked. This field is valid and applicable only if L3DAM0 or L3SAM0 is set high.</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment"> */</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaeaebf7f7a463e2d765d8b83e6b4c9da"> 3622</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_MASK (0xF800U)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a1e6dde337e454de792dd1f7c7bccaf"> 3623</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_SHIFT (11U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0ec0e628916e0c08ca0868f034c844c"> 3624</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_MASK)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a70720f73159c73adcb94fb3371931407"> 3625</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3HDBM0_SHIFT)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span> </div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">/*</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment"> * L3HSBM0 (RW)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment"> *</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment"> * Layer 3 IP SA Higher Bits Match</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment"> *  IPv4 Frames: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 frames. The following list describes the values of this field:</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment"> * - 0: No bits are masked.</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment"> * - 1: LSb[0] is masked.</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="comment"> * - 2: Two LSbs [1:0] are masked. - ...</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span><span class="comment"> * - 31: All bits except MSb are masked. IPv6 Frames: This field contains Bits [4:0] of the field that indicates the number of higher bits of IP Source or Destination Address matched in the IPv6 frames.</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="comment"> * This field is valid and applicable only if L3DAM0 or L3SAM0 is set high.</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment"> */</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a352804fe41e85c62dd7ac3ffb56a9428"> 3638</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_MASK (0x7C0U)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3bf1561a21390eeda00609b2bed353c"> 3639</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_SHIFT (6U)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aab5f25b9140ccc8c650faa9c7faa2060"> 3640</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_MASK)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a822d3b0399740caf2b71fba687f52e"> 3641</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3HSBM0_SHIFT)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span> </div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment">/*</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment"> * L3DAIM0 (RW)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment"> *</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment"> * Layer 3 IP DA Inverse Match Enable</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment"> * When set, this bit indicates that the Layer 3 IP Destination Address field is enabled for inverse matching.</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment"> * When reset, this bit indicates that the Layer 3 IP Destination Address field is enabled for perfect matching. This bit is valid and applicable only when Bit 4 (L3DAM0) is set high.</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="comment"> */</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2572ea2cffa04fc9f51501ed9da30f93"> 3650</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_MASK (0x20U)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af7b10c7275a01ec2c2a277ae707742f4"> 3651</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_SHIFT (5U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90493895b057cff2461d78b140802a6c"> 3652</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_MASK)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd9472b2d3dd2b217db1335b1dd1dd44"> 3653</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAIM0_SHIFT)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span> </div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">/*</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment"> * L3DAM0 (RW)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="comment"> *</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="comment"> * Layer 3 IP DA Match Enable</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><span class="comment"> * When set, this bit indicates that Layer 3 IP Destination Address field is enabled for matching. When reset, the MAC ignores the Layer 3 IP Destination Address field for matching.</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="comment"> * Note: When Bit 0 (L3PEN0) is set, you should set either this bit or Bit 2 (L3SAM0) because either IPv6 DA or SA can be checked for filtering.</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment"> */</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac1cc3cc05c73cd2863cd5c48a56de627"> 3662</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_MASK (0x10U)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acc0f13323b7244338bb9771bb19b945e"> 3663</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_SHIFT (4U)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af63a1668093895104fcb1f52217f922f"> 3664</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_MASK)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a75885ee49b8f569ceb0fb079bced34"> 3665</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3DAM0_SHIFT)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span> </div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="comment">/*</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span><span class="comment"> * L3SAIM0 (RW)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="comment"> *</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment"> * Layer 3 IP SA Inverse Match Enable</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment"> * When set, this bit indicates that the Layer 3 IP Source Address field is enabled for inverse matching. When reset, this bit indicates that the Layer 3 IP Source Address field is enabled for perfect matching.</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment"> * This bit is valid and applicable only when Bit 2 (L3SAM0) is set high.</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment"> */</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1ce87e805dc54c3957e7659f1d950d67"> 3674</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_MASK (0x8U)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14009c99a15f2681304d339dd5531164"> 3675</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_SHIFT (3U)</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a13eed0be6bccb37499118e01e641ab91"> 3676</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_MASK)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5af051d6e4ce051a69ae86ff6e327fc6"> 3677</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAIM0_SHIFT)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span> </div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment">/*</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment"> * L3SAM0 (RW)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment"> *</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment"> * Layer 3 IP SA Match Enable</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment"> * When set, this bit indicates that the Layer 3 IP Source Address field is enabled for matching. When reset, the MAC ignores the Layer 3 IP Source Address field for matching.</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment"> */</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac803eb7f8b8335d208aa0bd07d528756"> 3685</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_MASK (0x4U)</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa32facd85c7a08a9fb4fd9827128bfad"> 3686</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_SHIFT (2U)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92f7eaf66267dcc844d5c46939576405"> 3687</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_MASK)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac2e7f05449e32094f0cc017b5d4a94e2"> 3688</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3SAM0_SHIFT)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span> </div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="comment">/*</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span><span class="comment"> * L3PEN0 (RW)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span><span class="comment"> *</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="comment"> * Layer 3 Protocol Enable</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="comment"> *  When set, this bit indicates that the Layer 3 IP Source or Destination Address matching is enabled for the IPv6 frames.</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment"> * When reset, this bit indicates that the Layer 3 IP Source or Destination Address matching is enabled for the IPv4 frames.</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment"> * The Layer 3 matching is done only when either L3SAM0 or L3DAM0 bit is set high.</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment"> */</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac25e8c794f849820fa17ceee66dfb401"> 3698</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_MASK (0x1U)</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa0f000d08f8c3e070e40ad9b04741989"> 3699</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_SHIFT (0U)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7071cf40f39c549fd5ba5261786143d"> 3700</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_SHIFT) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_MASK)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a28a979b0e31a3485cc92f2f774f7e1df"> 3701</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_L4_CTRL_L3PEN0_SHIFT)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span> </div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L4_ADDR */</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">/*</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment"> * L4DP0 (RW)</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment"> *</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment"> * Layer 4 Destination Port Number Field</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment"> * When Bit 16 (L4PEN0) is reset and Bit 20 (L4DPM0) is set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span><span class="comment"> * this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 frames.</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><span class="comment"> * When Bit 16 (L4PEN0) and Bit 20 (L4DPM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="comment"> * this field contains the value to be matched with the UDP Destination Port Number field in the IPv4 or IPv6 frames.</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment"> */</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa33f260f0969f8625ba76053c3c76c8f"> 3713</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4DP0_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b324a2485bf7a5963da0cd66fe5e430"> 3714</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4DP0_SHIFT (16U)</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa630fc9434cd7908ad092cc39263d378"> 3715</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4DP0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L4_ADDR_L4DP0_SHIFT) &amp; ENET_L3_L4_CFG_L4_ADDR_L4DP0_MASK)</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae68e35b80aed7407580b2173492d3127"> 3716</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4DP0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L4_ADDR_L4DP0_MASK) &gt;&gt; ENET_L3_L4_CFG_L4_ADDR_L4DP0_SHIFT)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span> </div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">/*</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment"> * L4SP0 (RW)</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment"> *</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="comment"> * Layer 4 Source Port Number Field</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="comment"> *  When Bit 16 (L4PEN0) is reset and Bit 20 (L4DPM0) is set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="comment"> *  this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 frames.</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment"> * When Bit 16 (L4PEN0) and Bit 20 (L4DPM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment"> * this field contains the value to be matched with the UDP Source Port Number field in the IPv4 or IPv6 frames.</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment"> */</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7f5f33c5036a64e8ffa1f43ac65360db"> 3727</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4SP0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a91e84f5c772d6a837a4e2166e790e8dd"> 3728</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4SP0_SHIFT (0U)</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a829677cc639e8c408a5a84484e0191c1"> 3729</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4SP0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L4_ADDR_L4SP0_SHIFT) &amp; ENET_L3_L4_CFG_L4_ADDR_L4SP0_MASK)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1a7d381e97b1df5f17ed7d1fb1f146b"> 3730</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L4_ADDR_L4SP0_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L4_ADDR_L4SP0_MASK) &gt;&gt; ENET_L3_L4_CFG_L4_ADDR_L4SP0_SHIFT)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span> </div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L3_ADDR_0 */</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="comment">/*</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment"> * L3A00 (RW)</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment"> *</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment"> * Layer 3 Address 0 Field</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment"> *  When Bit 0 (L3PEN0) and Bit 2 (L3SAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="comment"> * this field contains the value to be matched with Bits [31:0] of the IP Source Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="comment"> * When Bit 0 (L3PEN0) and Bit 4 (L3DAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><span class="comment"> * this field contains the value to be matched with Bits [31:0] of the IP Destination Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span><span class="comment"> * When Bit 0 (L3PEN0) is reset and Bit 2 (L3SAM0) is set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="comment"> * this field contains the value to be matched with the IP Source Address field in the IPv4 frames.</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="comment"> */</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aacb52edb454a019a101040c84bb9bca6"> 3744</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_0_L3A00_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae102f093527ae1be063736dcb7c09126"> 3745</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_0_L3A00_SHIFT (0U)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46c87cffeaa3b36db25e2d7b2379eb8e"> 3746</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_0_L3A00_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_ADDR_0_L3A00_SHIFT) &amp; ENET_L3_L4_CFG_L3_ADDR_0_L3A00_MASK)</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a49e73c8435e387e0b7fea770032255e5"> 3747</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_0_L3A00_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_ADDR_0_L3A00_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_ADDR_0_L3A00_SHIFT)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span> </div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L3_ADDR_1 */</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="comment">/*</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><span class="comment"> * L3A10 (RW)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="comment"> *</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span><span class="comment"> * Layer 3 Address 1 Field</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="comment"> *  When Bit 0 (L3PEN0) and Bit 2 (L3SAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment"> * this field contains the value to be matched with Bits [63:32] of the IP Source Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment"> * When Bit 0 (L3PEN0) and Bit 4 (L3DAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment"> * this field contains the value to be matched with Bits [63:32] of the IP Destination Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment"> * When Bit 0 (L3PEN0) is reset and Bit 4 (L3DAM0) is set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="comment"> *  this field contains the value to be matched with the IP Destination Address field in the IPv4 frames.</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment"> */</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d7e873e2ceb24a68753095dcaa80728"> 3761</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_1_L3A10_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7399ba0319b3e35a2a2b9fcc8b4ed758"> 3762</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_1_L3A10_SHIFT (0U)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab891b5ceb395024f6eca75147558c586"> 3763</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_1_L3A10_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_ADDR_1_L3A10_SHIFT) &amp; ENET_L3_L4_CFG_L3_ADDR_1_L3A10_MASK)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a36db82faea84f573a3ad83f4169f76c3"> 3764</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_1_L3A10_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_ADDR_1_L3A10_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_ADDR_1_L3A10_SHIFT)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span> </div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L3_ADDR_2 */</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment">/*</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment"> * L3A20 (RW)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment"> *</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment"> * Layer 3 Address 2 Field</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment"> *  When Bit 0 (L3PEN0) and Bit 2 (L3SAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment"> * this field contains the value to be matched with Bits [95:64] of the IP Source Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment"> * When Bit 0 (L3PEN0) and Bit 4 (L3DAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment"> * this field contains value to be matched with Bits [95:64] of the IP Destination Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="comment"> * When Bit 0 (L3PEN0) is reset in Register 256 (Layer 3 and Layer 4 Control Register 0), this register is not used.</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span><span class="comment"> */</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd143b83cbc36e75818d955f64a4eb43"> 3777</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_2_L3A20_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc83d5777195001d17b1f21dc42b5854"> 3778</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_2_L3A20_SHIFT (0U)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a800c21051bd1bc9b27ff8ddca3006038"> 3779</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_2_L3A20_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_ADDR_2_L3A20_SHIFT) &amp; ENET_L3_L4_CFG_L3_ADDR_2_L3A20_MASK)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa2f1a36983d264460e33b2586a1571cc"> 3780</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_2_L3A20_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_ADDR_2_L3A20_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_ADDR_2_L3A20_SHIFT)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span> </div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment">/* Bitfield definition for register of struct array L3_L4_CFG: L3_ADDR_3 */</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="comment">/*</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment"> * L3A30 (RW)</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="comment"> *</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="comment"> * Layer 3 Address 3 Field When Bit 0 (L3PEN0) and Bit 2 (L3SAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span><span class="comment"> * this field contains the value to be matched with Bits [127:96] of the IP Source Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment"> *  When Bit 0 (L3PEN0) and Bit 4 (L3DAM0) are set in Register 256 (Layer 3 and Layer 4 Control Register 0),</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment"> * this field contains the value to be matched with Bits [127:96] of the IP Destination Address field in the IPv6 frames.</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="comment"> * When Bit 0 (L3PEN0) is reset in Register 256 (Layer 3 and Layer 4 Control Register 0), this register is not used.</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="comment"> */</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35f8855cb88c8e8602d2ffc73f49002d"> 3792</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_3_L3A30_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4f80bf96dc3ed897b25d3d99e7552032"> 3793</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_3_L3A30_SHIFT (0U)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a35f283ff0a3a872105046be67a2e99"> 3794</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_3_L3A30_SET(x) (((uint32_t)(x) &lt;&lt; ENET_L3_L4_CFG_L3_ADDR_3_L3A30_SHIFT) &amp; ENET_L3_L4_CFG_L3_ADDR_3_L3A30_MASK)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c837eb6be483d14569497ea7b3a9707"> 3795</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_L3_ADDR_3_L3A30_GET(x) (((uint32_t)(x) &amp; ENET_L3_L4_CFG_L3_ADDR_3_L3A30_MASK) &gt;&gt; ENET_L3_L4_CFG_L3_ADDR_3_L3A30_SHIFT)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span> </div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment">/* Bitfield definition for register: VLAN_TAG_INC_RPL */</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span><span class="comment">/*</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment"> * CSVL (RW)</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment"> *</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment"> * C-VLAN or S-VLAN</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment"> *  When this bit is set, S-VLAN type (0x88A8) is inserted or replaced in the 13th and 14th bytes of transmitted frames. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced in the transmitted frames.</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="comment"> */</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a02b6067e37aa58d1ea3fbf3ae1b9086f"> 3804</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_CSVL_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#accc70f47faa795e45696656d89b4ab01"> 3805</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_CSVL_SHIFT (19U)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a737c17c784d58e044bd04793d86b16fa"> 3806</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_CSVL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_INC_RPL_CSVL_SHIFT) &amp; ENET_VLAN_TAG_INC_RPL_CSVL_MASK)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac733986b4516813a51e11b5bcf988479"> 3807</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_CSVL_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_INC_RPL_CSVL_MASK) &gt;&gt; ENET_VLAN_TAG_INC_RPL_CSVL_SHIFT)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span> </div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">/*</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment"> * VLP (RW)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment"> *</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment"> * VLAN Priority Control</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment"> * When this bit is set, the control Bits [17:16] are used for VLAN deletion, insertion, or replacement. When this bit is reset, the mti_vlan_ctrl_i control input is used, and Bits [17:16] are ignored.</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment"> */</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a36820d1fa8e3791e212753315d66706d"> 3815</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLP_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afc0c94b78cb0c759619c0606e6ca8741"> 3816</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLP_SHIFT (18U)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14c99553475ad55d1de316115e140d14"> 3817</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLP_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_INC_RPL_VLP_SHIFT) &amp; ENET_VLAN_TAG_INC_RPL_VLP_MASK)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab1f373713e1afbd4f46a68e3c162571a"> 3818</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLP_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_INC_RPL_VLP_MASK) &gt;&gt; ENET_VLAN_TAG_INC_RPL_VLP_SHIFT)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span> </div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment">/*</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment"> * VLC (RW)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment"> *</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment"> * VLAN Tag Control in Transmit Frames</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment"> * - 2b00: No VLAN tag deletion, insertion, or replacement</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment"> * - 2b01: VLAN tag deletion The MAC removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16) of all transmitted frames with VLAN tags.</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment"> * - 2b10: VLAN tag insertion The MAC inserts VLT in bytes 15 and 16 of the frame after inserting the Type value (0x8100/0x88a8) in bytes 13 and 14.</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="comment"> * This operation is performed on all transmitted frames, irrespective of whether they already have a VLAN tag.</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment"> * - 2b11: VLAN tag replacement The MAC replaces VLT in bytes 15 and 16 of all VLAN-type transmitted frames (Bytes 13 and 14 are 0x8100/0x88a8).</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment"> * Note: Changes to this field take effect only on the start of a frame.</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment"> * If you write this register field when a frame is being transmitted, only the subsequent frame can use the updated value, that is, the current frame does not use the updated value.</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment"> */</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab504cc9ec4e18e14cccfbac4bde74b84"> 3832</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLC_MASK (0x30000UL)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a07a1c4625bc75cc74f5f39ea5617191a"> 3833</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLC_SHIFT (16U)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad985ed1b2123daa0c70c5c76531c7809"> 3834</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_INC_RPL_VLC_SHIFT) &amp; ENET_VLAN_TAG_INC_RPL_VLC_MASK)</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac477a19dfb359ffa8c2804f97b22526c"> 3835</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLC_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_INC_RPL_VLC_MASK) &gt;&gt; ENET_VLAN_TAG_INC_RPL_VLC_SHIFT)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="comment">/*</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="comment"> * VLT (RW)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment"> *</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment"> * VLAN Tag for Transmit Frames</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment"> *  This field contains the value of the VLAN tag to be inserted or replaced. The value must only be changed when the transmit lines are inactive or during the initialization phase.</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment"> *  Bits[15:13] are the User Priority, Bit 12 is the CFI/DEI, and Bits[11:0] are the VLAN tags VID field.</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment"> */</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fb142aef4ea5b0f760aa16d0f2a8c8d"> 3844</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7464752787372acf8db8f9f71845e917"> 3845</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLT_SHIFT (0U)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a702babccf2497b1a07697a4c0eb9e5"> 3846</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_TAG_INC_RPL_VLT_SHIFT) &amp; ENET_VLAN_TAG_INC_RPL_VLT_MASK)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5f8e1ea94b7fd6a2df90d1cdcdd6f0f6"> 3847</a></span><span class="preprocessor">#define ENET_VLAN_TAG_INC_RPL_VLT_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_TAG_INC_RPL_VLT_MASK) &gt;&gt; ENET_VLAN_TAG_INC_RPL_VLT_SHIFT)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span> </div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment">/* Bitfield definition for register: VLAN_HASH */</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">/*</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment"> * VLHT (RW)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="comment"> *</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="comment"> * VLAN Hash Table</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="comment"> *  This field contains the 16-bit VLAN Hash Table.</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="comment"> */</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a60970f678ed472adfe556249d4fd1d43"> 3856</a></span><span class="preprocessor">#define ENET_VLAN_HASH_VLHT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af940a047f9961a69947fd3a97ee139bb"> 3857</a></span><span class="preprocessor">#define ENET_VLAN_HASH_VLHT_SHIFT (0U)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59dea5c2cd1c126ba0090849b9a04750"> 3858</a></span><span class="preprocessor">#define ENET_VLAN_HASH_VLHT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_VLAN_HASH_VLHT_SHIFT) &amp; ENET_VLAN_HASH_VLHT_MASK)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3568ec66e0bcc6dd7b27a003f94ad97"> 3859</a></span><span class="preprocessor">#define ENET_VLAN_HASH_VLHT_GET(x) (((uint32_t)(x) &amp; ENET_VLAN_HASH_VLHT_MASK) &gt;&gt; ENET_VLAN_HASH_VLHT_SHIFT)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span> </div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span><span class="comment">/* Bitfield definition for register: TS_CTRL */</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="comment">/*</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span><span class="comment"> * ATSEN3 (RW)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span><span class="comment"> *</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment"> * Auxiliary Snapshot 3 Enable</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment"> * This field controls capturing the Auxiliary Snapshot Trigger 3. When this bit is set, the Auxiliary snapshot of event on ptp_aux_trig_i[3] input is enabled. When this bit is reset, the events on this input are ignored.</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment"> * This bit is reserved when the Add IEEE 1588 Auxiliary Snapshot option is not selected during core configuration or the selected number in the Number of IEEE 1588 Auxiliary Snapshot Inputs option is less than four.</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment"> */</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5a844afd9c3a06f40ff33ff977da4885"> 3869</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN3_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aea56aaed0f5dc32a52668cd9219fbee1"> 3870</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN3_SHIFT (28U)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7c67394eb7d1f275d9cb8e600f205e40"> 3871</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN3_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_ATSEN3_SHIFT) &amp; ENET_TS_CTRL_ATSEN3_MASK)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6f6f44e1e75ad646300c471579e8f72b"> 3872</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN3_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_ATSEN3_MASK) &gt;&gt; ENET_TS_CTRL_ATSEN3_SHIFT)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span> </div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="comment">/*</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span><span class="comment"> * ATSEN2 (RW)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment"> *</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="comment"> * Auxiliary Snapshot 2 Enable</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="comment"> * This field controls capturing the Auxiliary Snapshot Trigger 2. When this bit is set, the Auxiliary snapshot of event on ptp_aux_trig_i[2] input is enabled. When this bit is reset, the events on this input are ignored.</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><span class="comment"> * This bit is reserved when the Add IEEE 1588 Auxiliary Snapshot option is not selected during core configuration or the selected number in the Number of IEEE 1588 Auxiliary Snapshot Inputs option is less than three.</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="comment"> */</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a782b35e604b0601d73798d286322c0"> 3881</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN2_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19d416c0d1bb6cf0129a5cb8d49f2d06"> 3882</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN2_SHIFT (27U)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2523e093efd0fc34446932cb70ee5a34"> 3883</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN2_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_ATSEN2_SHIFT) &amp; ENET_TS_CTRL_ATSEN2_MASK)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a565fa0fe8b379d0dc5fc12dea33f3766"> 3884</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN2_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_ATSEN2_MASK) &gt;&gt; ENET_TS_CTRL_ATSEN2_SHIFT)</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span> </div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="comment">/*</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment"> * ATSEN1 (RW)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment"> *</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment"> * Auxiliary Snapshot 1 Enable</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment"> * This field controls capturing the Auxiliary Snapshot Trigger 1. When this bit is set, the Auxiliary snapshot of event on ptp_aux_trig_i[1] input is enabled. When this bit is reset, the events on this input are ignored.</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment"> * This bit is reserved when the Add IEEE 1588 Auxiliary Snapshot option is not selected during core configuration or the selected number in the Number of IEEE 1588 Auxiliary Snapshot Inputs option is less than two.</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment"> */</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae8e689e7745925493a333209f7d1f721"> 3893</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN1_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2578a6e363bd023eb10fd912ed919039"> 3894</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN1_SHIFT (26U)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aca76c6ca375fd6a428c4471e22ea5ca9"> 3895</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_ATSEN1_SHIFT) &amp; ENET_TS_CTRL_ATSEN1_MASK)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a02d290bcfa1b94739c5987ac29009d72"> 3896</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN1_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_ATSEN1_MASK) &gt;&gt; ENET_TS_CTRL_ATSEN1_SHIFT)</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span> </div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">/*</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment"> * ATSEN0 (RW)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment"> *</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment"> * Auxiliary Snapshot 0 Enable</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment"> * This field controls capturing the Auxiliary Snapshot Trigger 0. When this bit is set, the Auxiliary snapshot of event on ptp_aux_trig_i[0] input is enabled. When this bit is reset, the events on this input are ignored.</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span><span class="comment"> */</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3db005b2b3b3e7753fb8c2cafc40213"> 3904</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN0_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20ae17c4b1c3d8d485d4ec4423c04125"> 3905</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN0_SHIFT (25U)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af90ca6ed1dac8d0f04944315d73c63d0"> 3906</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_ATSEN0_SHIFT) &amp; ENET_TS_CTRL_ATSEN0_MASK)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa9a084e89bad7ed836d5c72ac7da813c"> 3907</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSEN0_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_ATSEN0_MASK) &gt;&gt; ENET_TS_CTRL_ATSEN0_SHIFT)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span><span class="comment">/*</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment"> * ATSFC (RW)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment"> *</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment"> * Auxiliary Snapshot FIFO Clear</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="comment"> * When set, it resets the pointers of the Auxiliary Snapshot FIFO. This bit is cleared when the pointers are reset and the FIFO is empty. When this bit is high, auxiliary snapshots get stored in the FIFO.</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span><span class="comment"> * This bit is reserved when the Add IEEE 1588 Auxiliary Snapshot option is not selected during core configuration.</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span><span class="comment"> */</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0fd83b05330eed3c8fb1b7088aa9b83f"> 3916</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSFC_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9eff14599564b1cb30ffddfce22c3a71"> 3917</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSFC_SHIFT (24U)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4689cc2321fff5e90131d4c9e42dce96"> 3918</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSFC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_ATSFC_SHIFT) &amp; ENET_TS_CTRL_ATSFC_MASK)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59df50e10e74a96702797294453b01cd"> 3919</a></span><span class="preprocessor">#define ENET_TS_CTRL_ATSFC_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_ATSFC_MASK) &gt;&gt; ENET_TS_CTRL_ATSFC_SHIFT)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span> </div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment">/*</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment"> * TSENMACADDR (RW)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment"> *</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment"> * Enable MAC address for PTP Frame Filtering</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment"> * When set, the DA MAC address (that matches any MAC Address register) is used to filter the PTP frames when PTP is directly sent over Ethernet.</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment"> */</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a077e8844a7aba1b7007993ed9a3745ba"> 3927</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENMACADDR_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aabfeaf2a43d3e4de72655cbf66cb33a7"> 3928</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENMACADDR_SHIFT (18U)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82e2d17c9b6b9dee774ca594522d684d"> 3929</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENMACADDR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSENMACADDR_SHIFT) &amp; ENET_TS_CTRL_TSENMACADDR_MASK)</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a77b9f99aabc6e3b74fbba671a8f02865"> 3930</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENMACADDR_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSENMACADDR_MASK) &gt;&gt; ENET_TS_CTRL_TSENMACADDR_SHIFT)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span> </div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment">/*</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment"> * SNAPTYPSEL (RW)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment"> *</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment"> * Select PTP packets for Taking Snapshots</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment"> *  These bits along with Bits 15 and 14 decide the set of PTP packet types for which snapshot needs to be taken.</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment"> */</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19f9185fcad2f26a8f322ea0bca38a5d"> 3938</a></span><span class="preprocessor">#define ENET_TS_CTRL_SNAPTYPSEL_MASK (0x30000UL)</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa93a3afcb68d7676c77bc0454ffb31c2"> 3939</a></span><span class="preprocessor">#define ENET_TS_CTRL_SNAPTYPSEL_SHIFT (16U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a19b52199f89faacc680c205cd6471165"> 3940</a></span><span class="preprocessor">#define ENET_TS_CTRL_SNAPTYPSEL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_SNAPTYPSEL_SHIFT) &amp; ENET_TS_CTRL_SNAPTYPSEL_MASK)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46b64b39d9de304d720f97e9cf8deb52"> 3941</a></span><span class="preprocessor">#define ENET_TS_CTRL_SNAPTYPSEL_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_SNAPTYPSEL_MASK) &gt;&gt; ENET_TS_CTRL_SNAPTYPSEL_SHIFT)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span> </div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="comment">/*</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="comment"> * TSMSTRENA (RW)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="comment"> *</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="comment"> * Enable Snapshot for Messages Relevant to Master</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment"> * When set, the snapshot is taken only for the messages relevant to the master node. Otherwise, the snapshot is taken for the messages relevant to the slave node.</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment"> */</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0a29ed19f8a600b1f29bd2ec2e3ad329"> 3949</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSMSTRENA_MASK (0x8000U)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7e1a7232a92cba3f45188744feb762b"> 3950</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSMSTRENA_SHIFT (15U)</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a886d91fef94e6467b2dec550ab51014f"> 3951</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSMSTRENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSMSTRENA_SHIFT) &amp; ENET_TS_CTRL_TSMSTRENA_MASK)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7e9d9245b6d4ff8116b60b87d69edc6"> 3952</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSMSTRENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSMSTRENA_MASK) &gt;&gt; ENET_TS_CTRL_TSMSTRENA_SHIFT)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span> </div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">/*</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment"> * TSEVNTENA (RW)</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment"> *</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment"> * Enable Timestamp Snapshot for Event Messages</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment"> * When set, the timestamp snapshot is taken only for event messages (SYNC, Delay_Req, Pdelay_Req, or Pdelay_Resp). When reset, the snapshot is taken for all messages except Announce, Management, and Signaling.</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="comment"> */</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d9019744ed4599f507b0256cd07c7bc"> 3960</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSEVNTENA_MASK (0x4000U)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14ac725b6b18d44dfa4e690a9704585c"> 3961</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSEVNTENA_SHIFT (14U)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a497d2c3a5e9fe54ca0590136faf9f261"> 3962</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSEVNTENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSEVNTENA_SHIFT) &amp; ENET_TS_CTRL_TSEVNTENA_MASK)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b4ffe28105afa5cc6822e1fbd86ecb6"> 3963</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSEVNTENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSEVNTENA_MASK) &gt;&gt; ENET_TS_CTRL_TSEVNTENA_SHIFT)</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span> </div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">/*</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment"> * TSIPV4ENA (RW)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment"> *</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="comment"> * Enable Processing of PTP Frames Sent over IPv4-UDP</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment"> *  When set, the MAC receiver processes the PTP packets encapsulated in UDP over IPv4 packets. When this bit is clear, the MAC ignores the PTP transported over UDP-IPv4 packets. This bit is set by default.</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment"> */</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad343d25b20009371b56a39f7ae26be23"> 3971</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV4ENA_MASK (0x2000U)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ace52d521196ddbf76e2f7e694dd14ced"> 3972</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV4ENA_SHIFT (13U)</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a792c581b1d6611beb2749ba935eee185"> 3973</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV4ENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSIPV4ENA_SHIFT) &amp; ENET_TS_CTRL_TSIPV4ENA_MASK)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab51280a04944dcf51ade5cea3b9a99e6"> 3974</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV4ENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSIPV4ENA_MASK) &gt;&gt; ENET_TS_CTRL_TSIPV4ENA_SHIFT)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span> </div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">/*</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment"> * TSIPV6ENA (RW)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment"> *</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment"> * Enable Processing of PTP Frames Sent over IPv6-UDP</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment"> * When set, the MAC receiver processes PTP packets encapsulated in UDP over IPv6 packets. When this bit is clear, the MAC ignores the PTP transported over UDP-IPv6 packets.</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment"> */</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a73ade1e2e59319ae92a6647ad4a239b1"> 3982</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV6ENA_MASK (0x1000U)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a452257ae24163a3f9527400e7099f0a4"> 3983</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV6ENA_SHIFT (12U)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1bdecbe240b30b98f0360adde0e82c82"> 3984</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV6ENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSIPV6ENA_SHIFT) &amp; ENET_TS_CTRL_TSIPV6ENA_MASK)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae42d8615c49651b7c7a95cde78449550"> 3985</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPV6ENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSIPV6ENA_MASK) &gt;&gt; ENET_TS_CTRL_TSIPV6ENA_SHIFT)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span> </div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment">/*</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment"> * TSIPENA (RW)</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment"> *</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment"> * Enable Processing of PTP over Ethernet Frames</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="comment"> * When set, the MAC receiver processes the PTP packets encapsulated directly in the Ethernet frames. When this bit is clear, the MAC ignores the PTP over Ethernet packets</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="comment"> */</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4b8119daa3792c2a07a7ef9882def675"> 3993</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPENA_MASK (0x800U)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab795a754f59dc8fb46898fda02dab595"> 3994</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPENA_SHIFT (11U)</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0b5cedb395ba2b7e73af85ec6e12c3d9"> 3995</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSIPENA_SHIFT) &amp; ENET_TS_CTRL_TSIPENA_MASK)</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4b2580ac23db21742e4c7fe6564ad280"> 3996</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSIPENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSIPENA_MASK) &gt;&gt; ENET_TS_CTRL_TSIPENA_SHIFT)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span> </div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment">/*</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment"> * TSVER2ENA (RW)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="comment"> *</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment"> * Enable PTP packet Processing for Version 2 Format</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment"> * When set, the PTP packets are processed using the 1588 version 2 format. Otherwise, the PTP packets are processed using the version 1 format.</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment"> */</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac522148d6c51f692a8d115ce39b45323"> 4004</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSVER2ENA_MASK (0x400U)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5e20b0fe88b068c1a7bc165162bbb34b"> 4005</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSVER2ENA_SHIFT (10U)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a96409d2577169c6cd6d9931bb05b9b2b"> 4006</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSVER2ENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSVER2ENA_SHIFT) &amp; ENET_TS_CTRL_TSVER2ENA_MASK)</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a51eaba580d4c98d49e34bf2c4585426e"> 4007</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSVER2ENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSVER2ENA_MASK) &gt;&gt; ENET_TS_CTRL_TSVER2ENA_SHIFT)</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span> </div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">/*</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment"> * TSCTRLSSR (RW)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span><span class="comment"> *</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span><span class="comment"> * Timestamp Digital or Binary Rollover Control</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment"> * When set, the Timestamp Low register rolls over after 0x3B9A_C9FF value (that is, 1 nanosecond accuracy) and increments the timestamp (High) seconds.</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment"> *  When reset, the rollover value of sub-second register is 0x7FFF_FFFF.</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment"> * The sub-second increment has to be programmed correctly depending on the PTP reference clock frequency and the value of this bit.</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment"> */</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac51c0865e332fa39a96af73a536e5882"> 4017</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCTRLSSR_MASK (0x200U)</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20cca640c81622575b8b0b94d3790ccb"> 4018</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCTRLSSR_SHIFT (9U)</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3a16014fe8b594814a59e5d4eb3ca863"> 4019</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCTRLSSR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSCTRLSSR_SHIFT) &amp; ENET_TS_CTRL_TSCTRLSSR_MASK)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a409a621271ebaf47907ed28f16afe5b4"> 4020</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCTRLSSR_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSCTRLSSR_MASK) &gt;&gt; ENET_TS_CTRL_TSCTRLSSR_SHIFT)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="comment">/*</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="comment"> * TSENALL (RW)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="comment"> *</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment"> * Enable Timestamp for All Frames</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment"> * When set, the timestamp snapshot is enabled for all frames received by the MAC.</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment"> */</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af0c44daa7881f80f381e8dca93ddc1cc"> 4028</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENALL_MASK (0x100U)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a35fb2954035708b4d8e657df11872dd4"> 4029</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENALL_SHIFT (8U)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6cf778ba0ca5faeecf0ecde3ee646e68"> 4030</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENALL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSENALL_SHIFT) &amp; ENET_TS_CTRL_TSENALL_MASK)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a064d4c42610e4085fa5ebd52a7a821ab"> 4031</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENALL_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSENALL_MASK) &gt;&gt; ENET_TS_CTRL_TSENALL_SHIFT)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span> </div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment">/*</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment"> * TSADDREG (RW)</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment"> *</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment"> * Addend Reg Update</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment"> * When set, the content of the Timestamp Addend register is updated in the PTP block for fine correction. This is cleared when the update is completed.</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="comment"> * This register bit should be zero before setting it.</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span><span class="comment"> */</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2d7539a008b08abb17342f4209deff06"> 4040</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSADDREG_MASK (0x20U)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a817073d1d12fd06dd93861c4d58e3ade"> 4041</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSADDREG_SHIFT (5U)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a88d696be52db2b6e16b0bdaa214f6ee8"> 4042</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSADDREG_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSADDREG_SHIFT) &amp; ENET_TS_CTRL_TSADDREG_MASK)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a124683e67d1a14c8a057d5a8ff68bbc7"> 4043</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSADDREG_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSADDREG_MASK) &gt;&gt; ENET_TS_CTRL_TSADDREG_SHIFT)</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span> </div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">/*</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment"> * TSTRIG (RW)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="comment"> *</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="comment"> * Timestamp Interrupt Trigger Enable</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment"> * When set, the timestamp interrupt is generated when the System Time becomes greater than the value written in the Target Time register.</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment"> * This bit is reset after the generation of the Timestamp Trigger Interrupt.</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment"> */</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5522a01f066016acbf56d51e4887e94"> 4052</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSTRIG_MASK (0x10U)</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a826e7d81161bf059c05158fa0d927d92"> 4053</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSTRIG_SHIFT (4U)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6eb36063799e9dc81cfa27ad6aad4d42"> 4054</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSTRIG_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSTRIG_SHIFT) &amp; ENET_TS_CTRL_TSTRIG_MASK)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac22b8d401a094b2ef1ce7132f0536b6"> 4055</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSTRIG_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSTRIG_MASK) &gt;&gt; ENET_TS_CTRL_TSTRIG_SHIFT)</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span> </div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment">/*</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="comment"> * TSUPDT (RW)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment"> *</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="comment"> * Timestamp Update</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment"> * When set, the system time is updated (added or subtracted) with the value specified in Register 452 (System Time  Seconds Update Register)</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="comment"> * and Register 453 (System Time  Nanoseconds Update Register). This bit should be read zero before updating it.</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment"> * This bit is reset when the update is completed in hardware. The Timestamp Higher Word register (if enabled during core configuration) is not updated.</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment"> */</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90f258a84a84aebde2ee9ea15fe87e0f"> 4065</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSUPDT_MASK (0x8U)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad73ad9ed62f5aa5bf9c2d6884db64b29"> 4066</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSUPDT_SHIFT (3U)</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae0b7898b2fe1ea176afa17bb276e08a3"> 4067</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSUPDT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSUPDT_SHIFT) &amp; ENET_TS_CTRL_TSUPDT_MASK)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9907eb8708107ad31d45b2af51354189"> 4068</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSUPDT_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSUPDT_MASK) &gt;&gt; ENET_TS_CTRL_TSUPDT_SHIFT)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span> </div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment">/*</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment"> * TSINIT (RW)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment"> *</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment"> * Timestamp Initialize</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment"> * When set, the system time is initialized (overwritten) with the value specified in the Register 452 (System Time  Seconds Update Register)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="comment"> * and Register 453 (System Time  Nanoseconds Update Register). This bit should be read zero before updating it.</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="comment"> * This bit is reset when the initialization is complete.</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span><span class="comment"> * The Timestamp Higher Word register (if enabled during core configuration) can only be initialized.</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment"> */</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1510942951791de07d60b38277010546"> 4079</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSINIT_MASK (0x4U)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5fea0fecc461f959df7b27656b7d7a86"> 4080</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSINIT_SHIFT (2U)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3ca187ebd57c13578f3076a7719ef505"> 4081</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSINIT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSINIT_SHIFT) &amp; ENET_TS_CTRL_TSINIT_MASK)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd773d93f0dd16a6411ba3ae4b57a749"> 4082</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSINIT_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSINIT_MASK) &gt;&gt; ENET_TS_CTRL_TSINIT_SHIFT)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span> </div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="comment">/*</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="comment"> * TSCFUPDT (RW)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="comment"> *</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment"> * Timestamp Fine or Coarse Update</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment"> * When set, this bit indicates that the system times update should be done using the fine update method. When reset, it indicates the system timestamp update should be done using the Coarse method.</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment"> */</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2627e19ee79c09f3ed60742fc87572aa"> 4090</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCFUPDT_MASK (0x2U)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a430cbda23c562c962a3a61fef849c06d"> 4091</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCFUPDT_SHIFT (1U)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab038046e3aeb62fe9d5e373bf9084e18"> 4092</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCFUPDT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSCFUPDT_SHIFT) &amp; ENET_TS_CTRL_TSCFUPDT_MASK)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a506b83256d003dfe4deb2cce4fc4a9"> 4093</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSCFUPDT_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSCFUPDT_MASK) &gt;&gt; ENET_TS_CTRL_TSCFUPDT_SHIFT)</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span> </div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment">/*</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment"> * TSENA (RW)</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="comment"> *</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="comment"> * Timestamp Enable</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="comment"> * When set, the timestamp is added for the transmit and receive frames. When disabled, timestamp is not added for the transmit and receive frames and the Timestamp Generator is also suspended.</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="comment"> * You need to initialize the Timestamp (system time) after enabling this mode. On the receive side, the MAC processes the 1588 frames only if this bit is set.</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment"> */</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa46b6b88dba4794a145fe8d9d1a21507"> 4102</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENA_MASK (0x1U)</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc6e9c25dfcfb736c5a217d57b4e3ea6"> 4103</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENA_SHIFT (0U)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3381c99946c291655f61010a44ce9d14"> 4104</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_CTRL_TSENA_SHIFT) &amp; ENET_TS_CTRL_TSENA_MASK)</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a397aaa77806ff055a8dc05a86c1e8413"> 4105</a></span><span class="preprocessor">#define ENET_TS_CTRL_TSENA_GET(x) (((uint32_t)(x) &amp; ENET_TS_CTRL_TSENA_MASK) &gt;&gt; ENET_TS_CTRL_TSENA_SHIFT)</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span> </div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="comment">/* Bitfield definition for register: SUB_SEC_INCR */</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="comment">/*</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="comment"> * SSINC (RW)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="comment"> *</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="comment"> * Sub-second Increment Value</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><span class="comment"> * The value programmed in this field is accumulated every clock cycle (of clk_ptp_i) with the contents of the sub-second register.</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment"> * For example, when PTP clock is 50 MHz (period is 20 ns), you should program 20 (0x14)</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment"> * when the System Time- Nanoseconds register has an accuracy of 1 ns [Bit 9 (TSCTRLSSR) is set in Register 448 (Timestamp Control Register)].</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment"> * When TSCTRLSSR is clear, the Nanoseconds register has a resolution of ~0.465ns.</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="comment"> * In this case, you should program a value of 43 (0x2B) that is derived by 20ns/0.465.</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment"> */</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a75db3bb4b192c8727ce0836eeebb5a7d"> 4118</a></span><span class="preprocessor">#define ENET_SUB_SEC_INCR_SSINC_MASK (0xFFU)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acea60cdc5cb8bf134f47f68d26a1f2c4"> 4119</a></span><span class="preprocessor">#define ENET_SUB_SEC_INCR_SSINC_SHIFT (0U)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae61e9a2ec4d4cb1f19695070838436e0"> 4120</a></span><span class="preprocessor">#define ENET_SUB_SEC_INCR_SSINC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_SUB_SEC_INCR_SSINC_SHIFT) &amp; ENET_SUB_SEC_INCR_SSINC_MASK)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0851516ebb1ce69be61f5d9ed0082096"> 4121</a></span><span class="preprocessor">#define ENET_SUB_SEC_INCR_SSINC_GET(x) (((uint32_t)(x) &amp; ENET_SUB_SEC_INCR_SSINC_MASK) &gt;&gt; ENET_SUB_SEC_INCR_SSINC_SHIFT)</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span> </div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment">/* Bitfield definition for register: SYST_SEC */</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment">/*</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="comment"> * TSS (RO)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="comment"> *</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment"> * Timestamp Second</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="comment"> *  The value in this field indicates the current value in seconds of the System Time maintained by the MAC.</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment"> */</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4efc800928e070e681f8134f8e9ac6b5"> 4130</a></span><span class="preprocessor">#define ENET_SYST_SEC_TSS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd0a58cfce9da7b50ae6aeee2e7ac9ae"> 4131</a></span><span class="preprocessor">#define ENET_SYST_SEC_TSS_SHIFT (0U)</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5714cf2aaa6c3db9af5d4266af9ef37e"> 4132</a></span><span class="preprocessor">#define ENET_SYST_SEC_TSS_GET(x) (((uint32_t)(x) &amp; ENET_SYST_SEC_TSS_MASK) &gt;&gt; ENET_SYST_SEC_TSS_SHIFT)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span> </div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="comment">/* Bitfield definition for register: SYST_NSEC */</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span><span class="comment">/*</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span><span class="comment"> * TSSS (RO)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span><span class="comment"> *</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment"> * Timestamp Sub Seconds</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment"> *  The value in this field has the sub second representation of time, with an accuracy of 0.46 ns.</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment"> * When Bit 9 (TSCTRLSSR) is set in Register 448 (Timestamp Control Register), each bit represents 1 ns and the maximum value is 0x3B9A_C9FF, after which it rolls-over to zero.</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment"> */</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaba6ebad522f795b6a4e6e49b1d79d56"> 4142</a></span><span class="preprocessor">#define ENET_SYST_NSEC_TSSS_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6e210cff560a395b2be571347d52e83c"> 4143</a></span><span class="preprocessor">#define ENET_SYST_NSEC_TSSS_SHIFT (0U)</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb1141d551a30c5ceb8c65fbc7063b74"> 4144</a></span><span class="preprocessor">#define ENET_SYST_NSEC_TSSS_GET(x) (((uint32_t)(x) &amp; ENET_SYST_NSEC_TSSS_MASK) &gt;&gt; ENET_SYST_NSEC_TSSS_SHIFT)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span> </div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment">/* Bitfield definition for register: SYST_SEC_UPD */</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="comment">/*</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment"> * TSS (RW)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment"> *</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="comment"> * Timestamp Second</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span><span class="comment"> *  The value in this field indicates the time in seconds to be initialized or added to the system time.</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment"> */</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a486aba7244e29f4083d2ad702e4481d8"> 4153</a></span><span class="preprocessor">#define ENET_SYST_SEC_UPD_TSS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad5b81ca62d229210c617a9dad54705a9"> 4154</a></span><span class="preprocessor">#define ENET_SYST_SEC_UPD_TSS_SHIFT (0U)</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af4d234c05f6ef298cd037ddbec663388"> 4155</a></span><span class="preprocessor">#define ENET_SYST_SEC_UPD_TSS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_SYST_SEC_UPD_TSS_SHIFT) &amp; ENET_SYST_SEC_UPD_TSS_MASK)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed06326b729208d0168aa67937c3bdef"> 4156</a></span><span class="preprocessor">#define ENET_SYST_SEC_UPD_TSS_GET(x) (((uint32_t)(x) &amp; ENET_SYST_SEC_UPD_TSS_MASK) &gt;&gt; ENET_SYST_SEC_UPD_TSS_SHIFT)</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span> </div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment">/* Bitfield definition for register: SYST_NSEC_UPD */</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment">/*</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment"> * ADDSUB (RW)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment"> *</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment"> * Add or Subtract Time</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment"> *  When this bit is set, the time value is subtracted with the contents of the update register. When this bit is reset, the time value is added with the contents of the update register.</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment"> */</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9cb50feec5d786413227a167dc2d01bf"> 4165</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_ADDSUB_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5eae7c2d5eb02ca11732eceb37e0b4d3"> 4166</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_ADDSUB_SHIFT (31U)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6ffee4da23f307669903e2e822ac9232"> 4167</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_ADDSUB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_SYST_NSEC_UPD_ADDSUB_SHIFT) &amp; ENET_SYST_NSEC_UPD_ADDSUB_MASK)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6a89f8eaaf70698736e9cb8007845e1c"> 4168</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_ADDSUB_GET(x) (((uint32_t)(x) &amp; ENET_SYST_NSEC_UPD_ADDSUB_MASK) &gt;&gt; ENET_SYST_NSEC_UPD_ADDSUB_SHIFT)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span> </div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment">/*</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment"> * TSSS (RW)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment"> *</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment"> * Timestamp Sub Seconds</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="comment"> * The value in this field has the sub second representation of time, with an accuracy of 0.46 ns.</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="comment"> * When Bit 9 (TSCTRLSSR) is set in Register 448 (Timestamp Control Register), each bit represents 1 ns and the programmed value should not exceed 0x3B9A_C9FF.</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="comment"> */</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b00f0828b24192aba9a5dcc73ba43f4"> 4177</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_TSSS_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6adc375df8423c37b1ba0c222453f8b7"> 4178</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_TSSS_SHIFT (0U)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5aa9e3d290b142637789b7cb166b2460"> 4179</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_TSSS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_SYST_NSEC_UPD_TSSS_SHIFT) &amp; ENET_SYST_NSEC_UPD_TSSS_MASK)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acde8ac67a7632e60450302db5d4291f9"> 4180</a></span><span class="preprocessor">#define ENET_SYST_NSEC_UPD_TSSS_GET(x) (((uint32_t)(x) &amp; ENET_SYST_NSEC_UPD_TSSS_MASK) &gt;&gt; ENET_SYST_NSEC_UPD_TSSS_SHIFT)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span> </div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">/* Bitfield definition for register: TS_ADDEND */</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment">/*</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment"> * TSAR (RW)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="comment"> *</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment"> * Timestamp Addend Register</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="comment"> * This field indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization.</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment"> */</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a74f3e28ddcc27a774e70cb70f93154cc"> 4189</a></span><span class="preprocessor">#define ENET_TS_ADDEND_TSAR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afc55fa4d6a74a1d7957333d36da90eb4"> 4190</a></span><span class="preprocessor">#define ENET_TS_ADDEND_TSAR_SHIFT (0U)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a94203e0cc24b5b06c73d56b0bcf69e33"> 4191</a></span><span class="preprocessor">#define ENET_TS_ADDEND_TSAR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TS_ADDEND_TSAR_SHIFT) &amp; ENET_TS_ADDEND_TSAR_MASK)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67daa30c3a64314c4e7f4e3b8a3d9ab8"> 4192</a></span><span class="preprocessor">#define ENET_TS_ADDEND_TSAR_GET(x) (((uint32_t)(x) &amp; ENET_TS_ADDEND_TSAR_MASK) &gt;&gt; ENET_TS_ADDEND_TSAR_SHIFT)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="comment">/* Bitfield definition for register: TGTTM_SEC */</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">/*</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment"> * TSTR (RW)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment"> *</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment"> * Target Time Seconds Register</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment"> *  This register stores the time in seconds.</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment"> * When the timestamp value matches or exceeds both Target Timestamp registers,</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment"> * then based on Bits [6:5] of Register 459 (PPS Control Register), the MAC starts or stops the PPS signal output and generates an interrupt (if enabled).</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment"> */</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8c5c6051b8013b3dc411fe67621d5157"> 4203</a></span><span class="preprocessor">#define ENET_TGTTM_SEC_TSTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af93b8fdc1a30ed68c3de63617f29fc09"> 4204</a></span><span class="preprocessor">#define ENET_TGTTM_SEC_TSTR_SHIFT (0U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aefa3c00ab4c953c7dd3081f1ad3f0ab5"> 4205</a></span><span class="preprocessor">#define ENET_TGTTM_SEC_TSTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TGTTM_SEC_TSTR_SHIFT) &amp; ENET_TGTTM_SEC_TSTR_MASK)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae25bd0c7e66b3bb9b9bc070b5d5bb4c5"> 4206</a></span><span class="preprocessor">#define ENET_TGTTM_SEC_TSTR_GET(x) (((uint32_t)(x) &amp; ENET_TGTTM_SEC_TSTR_MASK) &gt;&gt; ENET_TGTTM_SEC_TSTR_SHIFT)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span> </div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span><span class="comment">/* Bitfield definition for register: TGTTM_NSEC */</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="comment">/*</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment"> * TRGTBUSY (RW)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment"> *</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment"> * Target Time Register Busy</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment"> *  The MAC sets this bit when the PPSCMD field (Bit [3:0]) in Register 459 (PPS Control Register) is programmed to 010 or 011.</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment"> * Programming the PPSCMD field to 010 or 011, instructs the MAC to synchronize the Target Time Registers to the PTP clock domain.</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment"> * The MAC clears this bit after synchronizing the Target Time Registers to the PTP clock domain</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment"> * The application must not update the Target Time Registers when this bit is read as 1.</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="comment"> * Otherwise, the synchronization of the previous programmed time gets corrupted. This bit is reserved when the Enable Flexible Pulse-Per-Second Output feature is not selected.</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment"> */</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a68f63ed06739f7d8f08e954c6d9906f9"> 4219</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TRGTBUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad46ea7c6da657f3838dbddedac9ca746"> 4220</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TRGTBUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acde5eb8750fe4dbb51a0576376d28dc6"> 4221</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TRGTBUSY_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TGTTM_NSEC_TRGTBUSY_SHIFT) &amp; ENET_TGTTM_NSEC_TRGTBUSY_MASK)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa4af5cda20c9b9fbb8eb514e1131b35"> 4222</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TRGTBUSY_GET(x) (((uint32_t)(x) &amp; ENET_TGTTM_NSEC_TRGTBUSY_MASK) &gt;&gt; ENET_TGTTM_NSEC_TRGTBUSY_SHIFT)</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span> </div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment">/*</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment"> * TTSLO (RW)</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment"> *</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment"> * Target Timestamp Low Register</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment"> * This register stores the time in (signed) nanoseconds.</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="comment"> * When the value of the timestamp matches the both Target Timestamp registers,</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="comment"> * then based on the TRGTMODSEL0 field (Bits [6:5]) in Register 459 (PPS Control Register),</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment"> * the MAC starts or stops the PPS signal output and generates an interrupt (if enabled).</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment"> * This value should not exceed 0x3B9A_C9FF when Bit 9 (TSCTRLSSR) is set in Register 448 (Timestamp Control Register).</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment"> * The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value.</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment"> */</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adced5fdf913832882ae5d3845e3a1643"> 4235</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TTSLO_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a10346db5a9504e57f286e33c631bb74d"> 4236</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TTSLO_SHIFT (0U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6406ea0ae5bfe036dd5be35b278f2e9"> 4237</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TTSLO_SET(x) (((uint32_t)(x) &lt;&lt; ENET_TGTTM_NSEC_TTSLO_SHIFT) &amp; ENET_TGTTM_NSEC_TTSLO_MASK)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a43750190d1ecd11d4db0967a655c061a"> 4238</a></span><span class="preprocessor">#define ENET_TGTTM_NSEC_TTSLO_GET(x) (((uint32_t)(x) &amp; ENET_TGTTM_NSEC_TTSLO_MASK) &gt;&gt; ENET_TGTTM_NSEC_TTSLO_SHIFT)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span> </div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">/* Bitfield definition for register: SYSTM_H_SEC */</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">/*</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment"> * TSHWR (RW)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment"> *</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment"> * Timestamp Higher Word Register</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="comment"> * This field contains the most significant 16-bits of the timestamp seconds value. This register is optional and can be selected using the Enable IEEE 1588 Higher Word Register option during core configuration.</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment"> * The register is directly written to initialize the value. This register is incremented when there is an overflow from the 32-bits of the System Time - Seconds register.</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment"> */</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8ab814f654a9cc0eb75a44b0d133593b"> 4248</a></span><span class="preprocessor">#define ENET_SYSTM_H_SEC_TSHWR_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2f275e25905fad9d4a56d9bdc45b367a"> 4249</a></span><span class="preprocessor">#define ENET_SYSTM_H_SEC_TSHWR_SHIFT (0U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a030688205e8ae7ca99562059e77698f9"> 4250</a></span><span class="preprocessor">#define ENET_SYSTM_H_SEC_TSHWR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_SYSTM_H_SEC_TSHWR_SHIFT) &amp; ENET_SYSTM_H_SEC_TSHWR_MASK)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a413c8f22f5adf192e09b5864e57e0316"> 4251</a></span><span class="preprocessor">#define ENET_SYSTM_H_SEC_TSHWR_GET(x) (((uint32_t)(x) &amp; ENET_SYSTM_H_SEC_TSHWR_MASK) &gt;&gt; ENET_SYSTM_H_SEC_TSHWR_SHIFT)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span> </div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="comment">/* Bitfield definition for register: TS_STATUS */</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment">/*</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment"> * ATSNS (RO)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment"> *</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="comment"> * Number of Auxiliary Timestamp Snapshots</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="comment"> * This field indicates the number of Snapshots available in the FIFO. A value equal to the selected depth of FIFO (4, 8, or 16) indicates that the Auxiliary Snapshot FIFO is full.</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="comment"> * These bits are cleared (to 00000) when the Auxiliary snapshot FIFO clear bit is set.</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="comment"> * This bit is valid only if the Add IEEE 1588 Auxiliary Snapshot option is selected during core configuration.</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment"> */</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82afe4f7c0840df621e3c4fc8dcae26c"> 4262</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSNS_MASK (0x3E000000UL)</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a220419b5404dd9b5ce38d669d043bd"> 4263</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSNS_SHIFT (25U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a01773e9e7bc2f8cf54d11776c11d4f74"> 4264</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSNS_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_ATSNS_MASK) &gt;&gt; ENET_TS_STATUS_ATSNS_SHIFT)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span> </div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment">/*</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment"> * ATSSTM (RO)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="comment"> *</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><span class="comment"> * Auxiliary Timestamp Snapshot Trigger Missed</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="comment"> *  This bit is set when the Auxiliary timestamp snapshot FIFO is full and external trigger was set.</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="comment"> * This indicates that the latest snapshot is not stored in the FIFO. This bit is valid only if the Add IEEE 1588 Auxiliary Snapshot option is selected during core configuration.</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span><span class="comment"> */</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a589f1f29f45543361d7cfe0e1ec76737"> 4273</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTM_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a364b433d118211c2ec7ff3e2f12b9acb"> 4274</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTM_SHIFT (24U)</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a09dd6d95c52ebb8aa5091b661f118840"> 4275</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTM_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_ATSSTM_MASK) &gt;&gt; ENET_TS_STATUS_ATSSTM_SHIFT)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span> </div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="comment">/*</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="comment"> * ATSSTN (RO)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="comment"> *</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment"> * Auxiliary Timestamp Snapshot Trigger Identifier</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="comment"> * These bits identify the Auxiliary trigger inputs for which the timestamp available in the Auxiliary Snapshot Register is applicable.</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment"> * When more than one bit is set at the same time, it means that corresponding auxiliary triggers were sampled at the same clock.</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment"> * These bits are applicable only if the number of Auxiliary snapshots is more than one.</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment"> * One bit is assigned for each trigger as shown in the following list:</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="comment"> * - Bit 16: Auxiliary trigger 0</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><span class="comment"> * - Bit 17: Auxiliary trigger 1</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span><span class="comment"> * - Bit 18: Auxiliary trigger 2</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment"> * - Bit 19: Auxiliary trigger 3</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment"> *  The software can read this register to find the triggers that are set when the timestamp is taken.</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><span class="comment"> */</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae035cf1caf15157e27176352ec2d3b46"> 4291</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTN_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a506838057e070dbb3cdb61f1ab3448f2"> 4292</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTN_SHIFT (16U)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1f7f706f8520eddb93b4a5474834cf1c"> 4293</a></span><span class="preprocessor">#define ENET_TS_STATUS_ATSSTN_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_ATSSTN_MASK) &gt;&gt; ENET_TS_STATUS_ATSSTN_SHIFT)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span> </div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span><span class="comment">/*</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment"> * TSTRGTERR3 (RO)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment"> *</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment"> * Timestamp Target Time Error</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment"> * This bit is set when the target time, being programmed in Register 496 and Register 497, is already elapsed. This bit is cleared when read by the application.</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment"> */</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6e90bdcd156059ac80c380e83d3ed919"> 4301</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR3_MASK (0x200U)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad03c4f63a0c20c0d56baf10b9a3fb5ed"> 4302</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR3_SHIFT (9U)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac0acd94e50bcbb6c5d2e21109563e6a4"> 4303</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR3_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTRGTERR3_MASK) &gt;&gt; ENET_TS_STATUS_TSTRGTERR3_SHIFT)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span> </div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="comment">/*</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="comment"> * TSTARGT3 (RO)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="comment"> *</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment"> * Timestamp Target Time Reached for Target Time PPS3</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="comment"> * When set, this bit indicates that the value of system time is greater than or equal to the value specified in Register 496 (PPS3 Target Time High Register) and Register 497 (PPS3 Target Time Low Register).</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment"> */</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3bbc8aa60c3bc959c64867cdb0923cc7"> 4311</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT3_MASK (0x100U)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a69951649cb212946fc799a5086ff3c7f"> 4312</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT3_SHIFT (8U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a0867d22a1cfde1f487179d4ffe3f64"> 4313</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT3_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTARGT3_MASK) &gt;&gt; ENET_TS_STATUS_TSTARGT3_SHIFT)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span> </div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="comment">/*</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="comment"> * TSTRGTERR2 (RO)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="comment"> *</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="comment"> */</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0914c9b0bbf38efa7448ace35617793d"> 4319</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR2_MASK (0x80U)</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abce5cf593eb8de97fda4932cbd6e8c1f"> 4320</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR2_SHIFT (7U)</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af58d27d200e95c9cacf1cc9f37c25b57"> 4321</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR2_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTRGTERR2_MASK) &gt;&gt; ENET_TS_STATUS_TSTRGTERR2_SHIFT)</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span> </div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment">/*</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment"> * TSTARGT2 (RO)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="comment"> *</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="comment"> */</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad58d04337861b44aae647ae3f94beb17"> 4327</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT2_MASK (0x40U)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8453d90134b9dccf0d15021b226365e8"> 4328</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT2_SHIFT (6U)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a67bf2c64c08043df3aed753ce5422d0d"> 4329</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT2_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTARGT2_MASK) &gt;&gt; ENET_TS_STATUS_TSTARGT2_SHIFT)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span> </div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><span class="comment">/*</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="comment"> * TSTRGTERR1 (RO)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="comment"> *</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="comment"> */</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1d1936994fe5a71231060ba36de009b3"> 4335</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR1_MASK (0x20U)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a34e23a3d498417f0596270ded90ac7c5"> 4336</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR1_SHIFT (5U)</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d38d7e5a6161f2bb247cfe698ee3545"> 4337</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR1_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTRGTERR1_MASK) &gt;&gt; ENET_TS_STATUS_TSTRGTERR1_SHIFT)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span> </div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span><span class="comment">/*</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span><span class="comment"> * TSTARGT1 (RO)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="comment"> *</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment"> */</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ace4d1f69670a14450176c40e00652307"> 4343</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT1_MASK (0x10U)</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a27dcb6d6efc460bc6b39acdde8269271"> 4344</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT1_SHIFT (4U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9f0afad544db3aa32e1c993f98a36205"> 4345</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT1_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTARGT1_MASK) &gt;&gt; ENET_TS_STATUS_TSTARGT1_SHIFT)</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span> </div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><span class="comment">/*</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span><span class="comment"> * TSTRGTERR (RO)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span><span class="comment"> *</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="comment"> */</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a474356ac225e15e141fee2dd28a0769c"> 4351</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR_MASK (0x8U)</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8b06c5531d57d1a814af6df23d32f4e5"> 4352</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR_SHIFT (3U)</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a86254e3f52e9ce4ba827c98274ce935e"> 4353</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTRGTERR_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTRGTERR_MASK) &gt;&gt; ENET_TS_STATUS_TSTRGTERR_SHIFT)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span> </div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment">/*</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="comment"> * AUXTSTRIG (RO)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment"> *</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment"> */</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12df2c20274b924f2c488948eb132980"> 4359</a></span><span class="preprocessor">#define ENET_TS_STATUS_AUXTSTRIG_MASK (0x4U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3616497ee607aaa8345e7dcd899a128"> 4360</a></span><span class="preprocessor">#define ENET_TS_STATUS_AUXTSTRIG_SHIFT (2U)</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2138844bb1b293456a6d064bc182182b"> 4361</a></span><span class="preprocessor">#define ENET_TS_STATUS_AUXTSTRIG_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_AUXTSTRIG_MASK) &gt;&gt; ENET_TS_STATUS_AUXTSTRIG_SHIFT)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span> </div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="comment">/*</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment"> * TSTARGT (RO)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment"> *</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment"> */</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72bdf88d9f9f7a800f0c8623cd9e9de4"> 4367</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT_MASK (0x2U)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed9ac996954d0320efeb3a6082ae19f4"> 4368</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT_SHIFT (1U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a773069738ead04d85063d3320aad3f95"> 4369</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSTARGT_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSTARGT_MASK) &gt;&gt; ENET_TS_STATUS_TSTARGT_SHIFT)</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span> </div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="comment">/*</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="comment"> * TSSOVF (RO)</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><span class="comment"> *</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="comment"> */</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aef560d743125d47abcd15200c6269723"> 4375</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSSOVF_MASK (0x1U)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a857624e51399fb9aed34ff2159d3eec8"> 4376</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSSOVF_SHIFT (0U)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aca90ebdd311317f35c340af65d1f4f00"> 4377</a></span><span class="preprocessor">#define ENET_TS_STATUS_TSSOVF_GET(x) (((uint32_t)(x) &amp; ENET_TS_STATUS_TSSOVF_MASK) &gt;&gt; ENET_TS_STATUS_TSSOVF_SHIFT)</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span> </div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="comment">/* Bitfield definition for register: PPS_CTRL */</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">/*</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="comment"> * TRGTMODSEL3 (RW)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><span class="comment"> *</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span><span class="comment"> * Target Time Register Mode for PPS3 Output</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="comment"> * This field indicates the Target Time registers (register 496 and 497) mode for PPS3 output signal. This field is similar to the TRGTMODSEL0 field.</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="comment"> */</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab4bcf5f07b1d4648d1a5447f5e242278"> 4386</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL3_MASK (0x60000000UL)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a13de3729453c17864487453832c58ba7"> 4387</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL3_SHIFT (29U)</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aae7e79908211507e1889b7b4f23781d6"> 4388</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL3_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_TRGTMODSEL3_SHIFT) &amp; ENET_PPS_CTRL_TRGTMODSEL3_MASK)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad72d78df5d9099e87ae502dfd0b9f02d"> 4389</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL3_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_TRGTMODSEL3_MASK) &gt;&gt; ENET_PPS_CTRL_TRGTMODSEL3_SHIFT)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span> </div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><span class="comment">/*</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="comment"> * PPSCMD3 (WO)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="comment"> *</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="comment"> * Flexible PPS3 Output Control</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="comment"> * This field controls the flexible PPS3 output (ptp_pps_o[3]) signal. This field is similar to PPSCMD0[2:0] in functionality.</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment"> */</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a191704b0274f364d62acb162a55c4a6c"> 4397</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD3_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a966b733174bac575c3ae082529d9ebb3"> 4398</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD3_SHIFT (24U)</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3cfd864159bfb9b6abba63407ed8a891"> 4399</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD3_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_PPSCMD3_SHIFT) &amp; ENET_PPS_CTRL_PPSCMD3_MASK)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a68db0bb0aceccfc0ee3e401d3b53728c"> 4400</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD3_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_PPSCMD3_MASK) &gt;&gt; ENET_PPS_CTRL_PPSCMD3_SHIFT)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span> </div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="comment">/*</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="comment"> * TRGTMODSEL2 (RW)</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment"> *</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment"> * Target Time Register Mode for PPS2 Output</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment"> * This field indicates the Target Time registers (register 488 and 489) mode for PPS2 output signal. This field is similar to the TRGTMODSEL0 field.</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment"> */</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a314f42dd753f83e65581a9e33801afd8"> 4408</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL2_MASK (0x600000UL)</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8ed747715eeed158d1eb399cd710e0ae"> 4409</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL2_SHIFT (21U)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cee098d7b050ba18ec6f273f3466516"> 4410</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL2_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_TRGTMODSEL2_SHIFT) &amp; ENET_PPS_CTRL_TRGTMODSEL2_MASK)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a77a7940ab63ab4bdd0cc84b5936381a0"> 4411</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL2_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_TRGTMODSEL2_MASK) &gt;&gt; ENET_PPS_CTRL_TRGTMODSEL2_SHIFT)</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span> </div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span><span class="comment">/*</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span><span class="comment"> * PPSCMD2 (WO)</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span><span class="comment"> *</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment"> * Flexible PPS2 Output Control</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment"> * This field controls the flexible PPS2 output (ptp_pps_o[2]) signal. This field is similar to PPSCMD0[2:0] in functionality.</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment"> */</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac1fcf94eef6cf394bfc2c0fd2ba64869"> 4419</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD2_MASK (0x70000UL)</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aedc3a280cf46a4214e865e3264bd9366"> 4420</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD2_SHIFT (16U)</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab1e4f9b8bc28b01db21942928518aeed"> 4421</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD2_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_PPSCMD2_SHIFT) &amp; ENET_PPS_CTRL_PPSCMD2_MASK)</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a81d6481cab61734aee7627e217066a37"> 4422</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD2_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_PPSCMD2_MASK) &gt;&gt; ENET_PPS_CTRL_PPSCMD2_SHIFT)</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span> </div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="comment">/*</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="comment"> * TRGTMODSEL1 (RW)</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment"> *</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="comment"> * Target Time Register Mode for PPS1 Output</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><span class="comment"> * This field indicates the Target Time registers (register 480 and 481) mode for PPS1 output signal. This field is similar to the TRGTMODSEL0 field.</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="comment"> */</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa88a51f38e388ca3c824fa2e9ef8763"> 4430</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL1_MASK (0x6000U)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b52838e07d2f3b4c4cc90162f936e44"> 4431</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL1_SHIFT (13U)</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa1cb0fef77fef8eeba5e8ae0be45d46"> 4432</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_TRGTMODSEL1_SHIFT) &amp; ENET_PPS_CTRL_TRGTMODSEL1_MASK)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aab25b296d10bbffe1f251fe1c68fffca"> 4433</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL1_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_TRGTMODSEL1_MASK) &gt;&gt; ENET_PPS_CTRL_TRGTMODSEL1_SHIFT)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span><span class="comment">/*</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment"> * PPSCMD1 (WO)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="comment"> *</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="comment"> * Flexible PPS1 Output Control</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment"> * This field controls the flexible PPS1 output (ptp_pps_o[1]) signal. This field is similar to PPSCMD0[2:0] in functionality.</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="comment"> */</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2229adc9841bfe5693b563b45d49119c"> 4441</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD1_MASK (0x700U)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a395a36be1a9aecad3b6516460380ecd3"> 4442</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD1_SHIFT (8U)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a75249587bcac7ccbe0155dda701e8a03"> 4443</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_PPSCMD1_SHIFT) &amp; ENET_PPS_CTRL_PPSCMD1_MASK)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a54d25be1daa19e0be7f2090358d428"> 4444</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCMD1_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_PPSCMD1_MASK) &gt;&gt; ENET_PPS_CTRL_PPSCMD1_SHIFT)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="comment">/*</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span><span class="comment"> * TRGTMODSEL0 (RW)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="comment"> *</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="comment"> * Target Time Register Mode for PPS0 Output</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment"> *  This field indicates the Target Time registers (register 455 and 456) mode for PPS0 output signal:</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment"> * - 00: Indicates that the Target Time registers are programmed only for generating the interrupt event.</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="comment"> * - 01: Reserved</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><span class="comment"> * - 10: Indicates that the Target Time registers are programmed for generating the interrupt event and starting or stopping the generation of the PPS0 output signal.</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="comment"> * - 11: Indicates that the Target Time registers are programmed only for starting or stopping the generation of the PPS0 output signal. No interrupt is asserted.</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span><span class="comment"> */</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af88c78d59106232eda8f77d61f0717b1"> 4456</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL0_MASK (0x60U)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a04a2f965194455b8c9076d6f3cd991f1"> 4457</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL0_SHIFT (5U)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a279bfde907183ee1681ec229dc30990d"> 4458</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_TRGTMODSEL0_SHIFT) &amp; ENET_PPS_CTRL_TRGTMODSEL0_MASK)</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4bd09c4c836ba87f2fd3acca24a3f2ff"> 4459</a></span><span class="preprocessor">#define ENET_PPS_CTRL_TRGTMODSEL0_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_TRGTMODSEL0_MASK) &gt;&gt; ENET_PPS_CTRL_TRGTMODSEL0_SHIFT)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span> </div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">/*</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="comment"> * PPSEN0 (RW)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="comment"> *</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><span class="comment"> * Flexible PPS Output Mode Enable</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="comment"> * When set low, Bits [3:0] function as PPSCTRL (backward compatible). When set high, Bits[3:0] function as PPSCMD.</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span><span class="comment"> */</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a245b54d8363939796d1dca49e8420bcc"> 4467</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSEN0_MASK (0x10U)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac2b24148b88ea73596cbf4fb2c57453"> 4468</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSEN0_SHIFT (4U)</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad14e9838a0f85ea23cd0ee3c3df2c7f9"> 4469</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSEN0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_PPSEN0_SHIFT) &amp; ENET_PPS_CTRL_PPSEN0_MASK)</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a33bb9f7fce0313bceaa8b617a49bc938"> 4470</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSEN0_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_PPSEN0_MASK) &gt;&gt; ENET_PPS_CTRL_PPSEN0_SHIFT)</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span> </div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="comment">/*</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span><span class="comment"> * PPSCTRLCMD0 (RW/WO)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="comment"> *</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="comment"> * PPSCTRL0: PPS0 Output Frequency Control</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span><span class="comment"> * This field controls the frequency of the PPS0 output (ptp_pps_o[0]) signal.</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="comment"> * The default value of PPSCTRL is 0000, and the PPS output is 1 pulse (of width clk_ptp_i) every second.</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="comment"> * For other values of PPSCTRL, the PPS output becomes a generated clock of following frequencies:</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="comment"> * - 0001: The binary rollover is 2 Hz, and the digital rollover is 1 Hz.</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment"> * - 0010: The binary rollover is 4 Hz, and the digital rollover is 2 Hz.</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="comment"> * - 0011: The binary rollover is 8 Hz, and the digital rollover is 4 Hz.</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span><span class="comment"> * - 0100: The binary rollover is 16 Hz, and the digital rollover is 8 Hz. - ...</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span><span class="comment"> * - 1111: The binary rollover is 32.768 KHz, and the digital rollover is 16.384 KHz.</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><span class="comment"> * Note: In the binary rollover mode, the PPS output (ptp_pps_o) has a duty cycle of 50 percent with these frequencies.</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><span class="comment"> * In the digital rollover mode, the PPS output frequency is an average number.</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="comment"> * The actual clock is of different frequency that gets synchronized every second. For example:</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span><span class="comment"> * - When PPSCTRL = 0001, the PPS (1 Hz) has a low period of 537 ms and a high period of 463 ms</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><span class="comment"> * - When PPSCTRL = 0010, the PPS (2 Hz) is a sequence of:</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment"> *   - One clock of 50 percent duty cycle and 537 ms period</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="comment"> *   - Second clock of 463 ms period (268 ms low and 195 ms high)</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment"> * - When PPSCTRL = 0011, the PPS (4 Hz) is a sequence of:</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="comment"> *   - Three clocks of 50 percent duty cycle and 268 ms period</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="comment"> *   - Fourth clock of 195 ms period (134 ms low and 61 ms high)</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="comment"> * --------------------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="comment"> * PPSCMD0: Flexible PPS0 Output Control</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="comment"> * Programming these bits with a non-zero value instructs the MAC to</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment"> * initiate an event. When the command is transferred or synchronized to</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="comment"> * the PTP clock domain, these bits get cleared automatically. The</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="comment"> * Software should ensure that these bits are programmed only when they</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="comment"> * are all-zero.</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="comment"> * 0000: No Command</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="comment"> * 0001: START Single Pulse</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span><span class="comment"> * This command generates single pulse rising at the start point defined in</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span><span class="comment"> * Target Time Registers and of a duration defined</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="comment"> * in the PPS0 Width Register.</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="comment"> * 0010: START Pulse Train</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="comment"> * This command generates the train of pulses rising at the start point</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="comment"> * defined in the Target Time Registers and of a duration defined in the</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment"> * PPS0 Width Register and repeated at interval defined in the PPS</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="comment"> * Interval Register. By default, the PPS pulse train is free-running unless</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="comment"> * stopped by STOP Pulse train at time or STOP Pulse Train</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="comment"> * immediately commands.</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="comment"> * 0011: Cancel START</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="comment"> * This command cancels the START Single Pulse and START Pulse Train</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="comment"> * commands if the system time has not crossed the programmed start</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span><span class="comment"> * time.</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment"> * 0100: STOP Pulse train at time</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="comment"> * This command stops the train of pulses initiated by the START Pulse</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment"> * Train command (PPSCMD = 0010) after the time programmed in the</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="comment"> * Target Time registers elapses.</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="comment"> * 0101: STOP Pulse Train immediately</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="comment"> * This command immediately stops the train of pulses initiated by the</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span><span class="comment"> * START Pulse Train command (PPSCMD = 0010).</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="comment"> * 0110: Cancel STOP Pulse train</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="comment"> * This command cancels the STOP pulse train at time command if the</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="comment"> * programmed stop time has not elapsed. The PPS pulse train becomes</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span><span class="comment"> * free-running on the successful execution of this command.</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="comment"> * 0111-1111: Reserved</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="comment"> * Note: These bits get cleared automatically</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="comment"> */</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a802fdd32d1ab92724fa4fffcbb59cc0e"> 4531</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCTRLCMD0_MASK (0xFU)</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac76e799a32f55042dc1a880f444c159f"> 4532</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCTRLCMD0_SHIFT (0U)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c243174a1c7e1ac0db596d110844aa1"> 4533</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCTRLCMD0_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_CTRL_PPSCTRLCMD0_SHIFT) &amp; ENET_PPS_CTRL_PPSCTRLCMD0_MASK)</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6f3edb6786c3072c4e7c636ae5622b85"> 4534</a></span><span class="preprocessor">#define ENET_PPS_CTRL_PPSCTRLCMD0_GET(x) (((uint32_t)(x) &amp; ENET_PPS_CTRL_PPSCTRLCMD0_MASK) &gt;&gt; ENET_PPS_CTRL_PPSCTRLCMD0_SHIFT)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span> </div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span><span class="comment">/* Bitfield definition for register: AUX_TS_NSEC */</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="comment">/*</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="comment"> * AUXTSLO (RO)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="comment"> *</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><span class="comment"> * Contains the lower 31 bits (nano-seconds field) of the auxiliary timestamp.</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="comment"> */</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa8e1f91113e51cb10e26c099d86d3aff"> 4542</a></span><span class="preprocessor">#define ENET_AUX_TS_NSEC_AUXTSLO_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af59dd99698dedc177be15623de08e21b"> 4543</a></span><span class="preprocessor">#define ENET_AUX_TS_NSEC_AUXTSLO_SHIFT (0U)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad69faa327b7f7929f434c7e408a7bd39"> 4544</a></span><span class="preprocessor">#define ENET_AUX_TS_NSEC_AUXTSLO_GET(x) (((uint32_t)(x) &amp; ENET_AUX_TS_NSEC_AUXTSLO_MASK) &gt;&gt; ENET_AUX_TS_NSEC_AUXTSLO_SHIFT)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span> </div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">/* Bitfield definition for register: AUX_TS_SEC */</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">/*</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="comment"> * AUXTSHI (RO)</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment"> *</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment"> * Contains the lower 32 bits of the Seconds field of the auxiliary timestamp.</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment"> */</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab102cf9b7681f3f58f9e34ae35e60399"> 4552</a></span><span class="preprocessor">#define ENET_AUX_TS_SEC_AUXTSHI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf9baab64f900d2fb8076dbb16947cde"> 4553</a></span><span class="preprocessor">#define ENET_AUX_TS_SEC_AUXTSHI_SHIFT (0U)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a99fb1625f014c880545598470ea72e65"> 4554</a></span><span class="preprocessor">#define ENET_AUX_TS_SEC_AUXTSHI_GET(x) (((uint32_t)(x) &amp; ENET_AUX_TS_SEC_AUXTSHI_MASK) &gt;&gt; ENET_AUX_TS_SEC_AUXTSHI_SHIFT)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span> </div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="comment">/* Bitfield definition for register: PPS0_INTERVAL */</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">/*</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment"> *</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment"> * PPS0 Output Signal Interval</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment"> * These bits store the interval between the rising edges of PPS0 signal output in terms of units of sub-second increment value.</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment"> * You need to program one value less than the required interval.</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment"> * For example, if the PTP reference clock is 50 MHz (period of 20ns),</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment"> * and desired interval between rising edges of PPS0 signal output is 100ns</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="comment"> *  (that is, five units of sub-second increment value), then you should program value 4 (5  1) in this register.</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="comment"> */</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb96b255ba9213dfade55359c361478f"> 4567</a></span><span class="preprocessor">#define ENET_PPS0_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac9c2ae784c315692ea99f95ab6e41a12"> 4568</a></span><span class="preprocessor">#define ENET_PPS0_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a584f00bc4471ea64d1ddc5b6d577381a"> 4569</a></span><span class="preprocessor">#define ENET_PPS0_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS0_INTERVAL_PPSINT_SHIFT) &amp; ENET_PPS0_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3ab6b3aaa06d87dade000c2ec1b7783d"> 4570</a></span><span class="preprocessor">#define ENET_PPS0_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; ENET_PPS0_INTERVAL_PPSINT_MASK) &gt;&gt; ENET_PPS0_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span> </div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">/* Bitfield definition for register: PPS0_WIDTH */</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="comment">/*</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment"> * PPSWIDTH (RW)</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment"> *</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="comment"> * PPS0 Output Signal Width</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment"> * These bits store the width between the rising edge and corresponding falling edge of the PPS0 signal output in terms of units of sub-second increment value.</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="comment"> * You need to program one value less than the required interval.</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="comment"> * For example, if PTP reference clock is 50 MHz (period of 20ns),</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="comment"> * and desired width between the rising and corresponding falling edges of PPS0 signal output is 80ns</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment"> *  (that is, four units of sub-second increment value), then you should program value 3 (4  1) in this register.</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment"> */</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a706581ac2512dc911dd2c1a99b661870"> 4583</a></span><span class="preprocessor">#define ENET_PPS0_WIDTH_PPSWIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd59e1278d6452a93b22c0669f7d0571"> 4584</a></span><span class="preprocessor">#define ENET_PPS0_WIDTH_PPSWIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af571de1639984cfe85b9da3cc4b28564"> 4585</a></span><span class="preprocessor">#define ENET_PPS0_WIDTH_PPSWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS0_WIDTH_PPSWIDTH_SHIFT) &amp; ENET_PPS0_WIDTH_PPSWIDTH_MASK)</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acf10c01b9220cb6d076f449902de8502"> 4586</a></span><span class="preprocessor">#define ENET_PPS0_WIDTH_PPSWIDTH_GET(x) (((uint32_t)(x) &amp; ENET_PPS0_WIDTH_PPSWIDTH_MASK) &gt;&gt; ENET_PPS0_WIDTH_PPSWIDTH_SHIFT)</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span> </div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">/* Bitfield definition for register of struct array PPS: TGTTM_SEC */</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">/*</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="comment"> * TSTRH1 (RW)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="comment"> *</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="comment"> * PPS1 Target Time Seconds Register</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="comment"> * This register stores the time in seconds.</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="comment"> * When the timestamp value matches or exceeds both Target Timestamp registers,</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="comment"> * then based on Bits [14:13], TRGTMODSEL1, of Register 459 (PPS Control Register),</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment"> * the MAC starts or stops the PPS signal output and generates an interrupt (if enabled).</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="comment"> */</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3de70ce40d3928c1f5a9beeaf8a3d91"> 4598</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_SEC_TSTRH1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3d234b83ffe8ca900c52e011775442ea"> 4599</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_SEC_TSTRH1_SHIFT (0U)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2186d74ac34c6c181235a8d9d4aa20bd"> 4600</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_SEC_TSTRH1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_TGTTM_SEC_TSTRH1_SHIFT) &amp; ENET_PPS_TGTTM_SEC_TSTRH1_MASK)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8d5964b976c6fca9cca9e70b4392d1b4"> 4601</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_SEC_TSTRH1_GET(x) (((uint32_t)(x) &amp; ENET_PPS_TGTTM_SEC_TSTRH1_MASK) &gt;&gt; ENET_PPS_TGTTM_SEC_TSTRH1_SHIFT)</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span> </div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span><span class="comment">/* Bitfield definition for register of struct array PPS: TGTTM_NSEC */</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="comment">/*</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="comment"> * TRGTBUSY1 (RW)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment"> *</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="comment"> * PPS1 Target Time Register Busy</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="comment"> * The MAC sets this bit when the PPSCMD1 field (Bits [10:8]) in Register 459 (PPS Control Register) is programmed to 010 or 011.</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span><span class="comment"> * Programming the PPSCMD1 field to 010 or 011 instructs the MAC to synchronize the Target Time Registers to the PTP clock domain.</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span><span class="comment"> * The MAC clears this bit after synchronizing the Target Time Registers to the PTP clock domain</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="comment"> * The application must not update the Targeers wht Time Registen this bit is read as 1.</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="comment"> * Otherwise, the synchronization of the previous programmed time gets corrupted.</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="comment"> */</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b3111763d63adf4bbf4fee6aa81289c"> 4614</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TRGTBUSY1_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a116eb2091baec0f574b7795139147a45"> 4615</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TRGTBUSY1_SHIFT (31U)</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9d85c2f5eec9e68614afafef3ef4cd35"> 4616</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TRGTBUSY1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_TGTTM_NSEC_TRGTBUSY1_SHIFT) &amp; ENET_PPS_TGTTM_NSEC_TRGTBUSY1_MASK)</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac31a76cef67fb02a219db5751a046480"> 4617</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TRGTBUSY1_GET(x) (((uint32_t)(x) &amp; ENET_PPS_TGTTM_NSEC_TRGTBUSY1_MASK) &gt;&gt; ENET_PPS_TGTTM_NSEC_TRGTBUSY1_SHIFT)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span> </div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="comment">/*</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span><span class="comment"> * TTSL1 (RW)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="comment"> *</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="comment"> * Target Time Low for PPS1 Register</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><span class="comment"> * This register stores the time in (signed) nanoseconds.</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="comment"> * When the value of the timestamp matches the both Target Timestamp registers,</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="comment"> * then based on the TRGTMODSEL1 field (Bits [14:13]) in Register 459 (PPS Control Register),</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="comment"> *  the MAC starts or stops the PPS signal output and generates an interrupt (if enabled).</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="comment"> *  This value should not exceed 0x3B9A_C9FF when Bit 9 (TSCTRLSSR) is set in Register 448 (Timestamp Control Register).</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><span class="comment"> * The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value.</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span><span class="comment"> */</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa723ca8d35155290aa7d931cc7e76356"> 4630</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TTSL1_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aef53c9825fa827aa8a277d9baa0631c6"> 4631</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TTSL1_SHIFT (0U)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#add0d06474c87cc62db026d1b02c8b6b2"> 4632</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TTSL1_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_TGTTM_NSEC_TTSL1_SHIFT) &amp; ENET_PPS_TGTTM_NSEC_TTSL1_MASK)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe2105a330a3bfb4ebc7ba4c2fab665b"> 4633</a></span><span class="preprocessor">#define ENET_PPS_TGTTM_NSEC_TTSL1_GET(x) (((uint32_t)(x) &amp; ENET_PPS_TGTTM_NSEC_TTSL1_MASK) &gt;&gt; ENET_PPS_TGTTM_NSEC_TTSL1_SHIFT)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span> </div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="comment">/* Bitfield definition for register of struct array PPS: INTERVAL */</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="comment">/*</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="comment"> *</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="comment"> * PPS1 Output Signal Interval</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="comment"> * These bits store the interval between the rising edges of PPS1 signal output in terms of units of sub-second increment value.</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span><span class="comment"> * You need to program one value less than the required interval. For example, if the PTP reference clock is 50 MHz (period of 20ns),</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span><span class="comment"> *  and desired interval between rising edges of PPS1 signal output is 100ns (that is, five units of sub-second increment value),</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="comment"> * then you should program value 4 (5  1) in this register.</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span><span class="comment"> */</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb3ccbde27e0ec02f5a134452f0af38f"> 4645</a></span><span class="preprocessor">#define ENET_PPS_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6989a052b9b5d58958ed30318a15cead"> 4646</a></span><span class="preprocessor">#define ENET_PPS_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae747aa82a9a8bf210bf51239cbd2decb"> 4647</a></span><span class="preprocessor">#define ENET_PPS_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_INTERVAL_PPSINT_SHIFT) &amp; ENET_PPS_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa0b8cbfd5f7ea8ef622aca1deb5a168d"> 4648</a></span><span class="preprocessor">#define ENET_PPS_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; ENET_PPS_INTERVAL_PPSINT_MASK) &gt;&gt; ENET_PPS_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span> </div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="comment">/* Bitfield definition for register of struct array PPS: WIDTH */</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span><span class="comment">/*</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="comment"> * PPSWIDTH (RW)</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment"> *</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment"> * PPS1 Output Signal Width</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment"> * These bits store the width between the rising edge and corresponding falling edge of the PPS1 signal output in terms of units of sub-second increment value.</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="comment"> * You need to program one value less than the required interval. For example,</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="comment"> *  if PTP reference clock is 50 MHz (period of 20ns),</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span><span class="comment"> * and desired width between the rising and corresponding falling edges of PPS1 signal output is 80ns (that is, four units of sub-second increment value),</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><span class="comment"> * then you should program value 3 (4  1) in this register.</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span><span class="comment"> */</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4d257554994bc4a4c05ef616fc7f98ad"> 4661</a></span><span class="preprocessor">#define ENET_PPS_WIDTH_PPSWIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5fdc76488064f1121fed558658a6c42c"> 4662</a></span><span class="preprocessor">#define ENET_PPS_WIDTH_PPSWIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14c60e9078b7293cc0f7902b95539680"> 4663</a></span><span class="preprocessor">#define ENET_PPS_WIDTH_PPSWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; ENET_PPS_WIDTH_PPSWIDTH_SHIFT) &amp; ENET_PPS_WIDTH_PPSWIDTH_MASK)</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa0062a752f78b5aeb0a75c61da9391a"> 4664</a></span><span class="preprocessor">#define ENET_PPS_WIDTH_PPSWIDTH_GET(x) (((uint32_t)(x) &amp; ENET_PPS_WIDTH_PPSWIDTH_MASK) &gt;&gt; ENET_PPS_WIDTH_PPSWIDTH_SHIFT)</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span> </div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="comment">/* Bitfield definition for register: DMA_BUS_MODE */</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span><span class="comment">/*</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span><span class="comment"> * RIB (RW)</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><span class="comment"> *</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><span class="comment"> * Rebuild INCRx Burst</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="comment"> * When this bit is set high and the AHB master gets an EBT (Retry, Split, or Losing bus grant),</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="comment"> *  the AHB master interface rebuilds the pending beats of any burst transfer initiated with INCRx.</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="comment"> * The AHB master interface rebuilds the beats with a combination of specified bursts with INCRx and SINGLE.</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="comment"> * By default, the AHB master interface rebuilds pending beats of an EBT with an unspecified (INCR) burst.</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment"> */</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a18676cc79367d10f1f906a8972e7f577"> 4676</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RIB_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a546e01899ce6a8e29c9d762b95d4538b"> 4677</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RIB_SHIFT (31U)</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a22f46366ff0a01d4cf725abbb68944c6"> 4678</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RIB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_RIB_SHIFT) &amp; ENET_DMA_BUS_MODE_RIB_MASK)</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aba3aad7702c9ed992956420bbd6cdff9"> 4679</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RIB_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_RIB_MASK) &gt;&gt; ENET_DMA_BUS_MODE_RIB_SHIFT)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span> </div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span><span class="comment">/*</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="comment"> * PRWG (RW)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="comment"> *</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="comment"> * Channel Priority</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="comment"> * Weights This field sets the priority weights for Channel 0 during the round-robin arbitration between the DMA channels for the system bus.</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment"> * - 00: The priority weight is 1.</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment"> * - 01: The priority weight is 2.</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment"> * - 10: The priority weight is 3.</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment"> * - 11: The priority weight is 4. This field is present in all DWC_gmac configurations except GMAC-AXI when you select the AV feature. Otherwise, this field is reserved and read-only (RO).</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="comment"> */</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a389496bd675e40c9bc1b15607b034a0e"> 4691</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PRWG_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7737d64dec66ed138554466f4a66780d"> 4692</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PRWG_SHIFT (28U)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a01cf61998771fa0abd6598f7e8588fec"> 4693</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PRWG_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_PRWG_SHIFT) &amp; ENET_DMA_BUS_MODE_PRWG_MASK)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9049050e2b35cb26683f7893e9d8bb18"> 4694</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PRWG_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_PRWG_MASK) &gt;&gt; ENET_DMA_BUS_MODE_PRWG_SHIFT)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span> </div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">/*</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="comment"> * TXPR (RW)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="comment"> *</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="comment"> * Transmit Priority</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="comment"> * When set, this bit indicates that the transmit DMA has higher priority than the receive DMA during arbitration for the system-side bus. In the GMAC-AXI configuration, this bit is reserved and read-only (RO).</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="comment"> */</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72025a3dbc272ba3e6e2a4716643b050"> 4702</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_TXPR_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a52bdb778ba8798f1481e516ca896642d"> 4703</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_TXPR_SHIFT (27U)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa71af4fffaeeb1cfa78ea17bdb0a3aee"> 4704</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_TXPR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_TXPR_SHIFT) &amp; ENET_DMA_BUS_MODE_TXPR_MASK)</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c899ceb499d19864760d84156cdc885"> 4705</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_TXPR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_TXPR_MASK) &gt;&gt; ENET_DMA_BUS_MODE_TXPR_SHIFT)</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span> </div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">/*</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="comment"> * MB (RW)</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="comment"> *</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="comment"> * Mixed Burst</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="comment"> * When this bit is set high and the FB bit is low, the AHB master interface starts all bursts of length more than 16 with INCR (undefined burst),</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="comment"> * whereas it reverts to fixed burst transfers (INCRx and SINGLE) for burst length of 16 and less.</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="comment"> */</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aeca3bbc8bebacc073821a3941a529fe7"> 4714</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_MB_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a05ba8a2d1647577520eeb6920d4961ca"> 4715</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_MB_SHIFT (26U)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a20ab4b8ad1e8448a0a5d1e5f0ef70ac5"> 4716</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_MB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_MB_SHIFT) &amp; ENET_DMA_BUS_MODE_MB_MASK)</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2890f795cdfd8342f93442c608a5fa00"> 4717</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_MB_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_MB_MASK) &gt;&gt; ENET_DMA_BUS_MODE_MB_SHIFT)</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span> </div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment">/*</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="comment"> * AAL (RW)</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="comment"> *</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="comment"> * Address-Aligned Beats</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span><span class="comment"> * When this bit is set high and the FB bit is equal to 1,</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span><span class="comment"> * the AHB or AXI interface generates all bursts aligned to the start address LS bits. If the FB bit is equal to 0,</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><span class="comment"> *  the first burst (accessing the start address of data buffer) is not aligned, but subsequent bursts are aligned to the address.</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="comment"> */</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a346089c34226c1551364ca8f1f30e9ed"> 4727</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_AAL_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3d76a681a722570eec732bbaf838af28"> 4728</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_AAL_SHIFT (25U)</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aba82f018bce9976b2550056c24b75187"> 4729</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_AAL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_AAL_SHIFT) &amp; ENET_DMA_BUS_MODE_AAL_MASK)</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6e17f99f1a614e084d2279e070b4261d"> 4730</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_AAL_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_AAL_MASK) &gt;&gt; ENET_DMA_BUS_MODE_AAL_SHIFT)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span> </div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment">/*</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="comment"> * PBLX8 (RW)</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="comment"> *</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="comment"> * PBLx8 Mode</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="comment"> * When set high, this bit multiplies the programmed PBL value (Bits [22:17] and Bits[13:8]) eight times.</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="comment"> * Therefore, the DMA transfers the data in 8, 16, 32, 64, 128, and 256 beats depending on the PBL value.</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="comment"> */</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac331afd77fdd0beac5dab8dbc781dbb7"> 4739</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBLX8_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0f8e60739b431ccde0e38b11ae191c26"> 4740</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBLX8_SHIFT (24U)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae6a18a8d67e30f7caa6670ccd1b21e51"> 4741</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBLX8_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_PBLX8_SHIFT) &amp; ENET_DMA_BUS_MODE_PBLX8_MASK)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12adb9ed96e2d769c00574cc81166487"> 4742</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBLX8_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_PBLX8_MASK) &gt;&gt; ENET_DMA_BUS_MODE_PBLX8_SHIFT)</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span> </div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="comment">/*</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="comment"> * USP (RW)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="comment"> *</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><span class="comment"> * Use Separate PBL</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span><span class="comment"> * When set high, this bit configures the Rx DMA to use the value configured in Bits [22:17] as PBL.</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment"> * The PBL value in Bits [13:8] is applicable only to the Tx DMA operations.</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="comment"> * When reset to low, the PBL value in Bits [13:8] is applicable for both DMA engines.</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="comment"> */</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d17607195261a0318207b8222d778ae"> 4752</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_USP_MASK (0x800000UL)</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6b9a7d27365242062eaf8d64d0dfdf2d"> 4753</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_USP_SHIFT (23U)</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a156d1010e1f31a53105d6d233522bbb5"> 4754</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_USP_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_USP_SHIFT) &amp; ENET_DMA_BUS_MODE_USP_MASK)</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a63d6242e9249f5ac4fbb9b4440848949"> 4755</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_USP_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_USP_MASK) &gt;&gt; ENET_DMA_BUS_MODE_USP_SHIFT)</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span> </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><span class="comment">/*</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="comment"> * RPBL (RW)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span><span class="comment"> *</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="comment"> * Rx DMA PBL</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="comment"> * This field indicates the maximum number of beats to be transferred in one Rx DMA transaction.</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment"> * This is the maximum value that is used in a single block Read or Write.</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment"> * The Rx DMA always attempts to burst as specified in the RPBL bit each time it starts a Burst transfer on the host bus.</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment"> *  You can program RPBL with values of 1, 2, 4, 8, 16, and 32. Any other value results in undefined behavior.</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment"> * This field is valid and applicable only when USP is set high.</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="comment"> */</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf764bc16643806bd9770107cf3f3399"> 4767</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RPBL_MASK (0x7E0000UL)</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac2210c74af4c6022b3d69f930a5f8092"> 4768</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RPBL_SHIFT (17U)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a31c58be9e53639ac4d5b8479814075"> 4769</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RPBL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_RPBL_SHIFT) &amp; ENET_DMA_BUS_MODE_RPBL_MASK)</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d08b3db5dc7794f7fe1a176d24ae8a0"> 4770</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_RPBL_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_RPBL_MASK) &gt;&gt; ENET_DMA_BUS_MODE_RPBL_SHIFT)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span> </div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">/*</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment"> * FB (RW)</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment"> *</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment"> * Fixed Burst</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment"> *  This bit controls whether the AHB or AXI master interface performs fixed burst transfers or not.</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="comment"> * When set, the AHB interface uses only SINGLE, INCR4, INCR8, or INCR16 during start of the normal burst transfers.</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment"> * When reset, the AHB or AXI interface uses SINGLE and INCR burst transfer operations.</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment"> */</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#affc89de81c8ff1c71cb0db1b5186b900"> 4780</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_FB_MASK (0x10000UL)</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a61ab3245948270372f37beb0d271c7a6"> 4781</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_FB_SHIFT (16U)</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa8fb3f9122af848311371b3598cdfdf8"> 4782</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_FB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_FB_SHIFT) &amp; ENET_DMA_BUS_MODE_FB_MASK)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76b1b10c392f790d71d045d705dba9e9"> 4783</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_FB_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_FB_MASK) &gt;&gt; ENET_DMA_BUS_MODE_FB_SHIFT)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span> </div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="comment">/*</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="comment"> * PR (RW)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="comment"> *</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment"> * Priority Ratio</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment"> *  These bits control the priority ratio in the weighted round-robin arbitration between the Rx DMA and Tx DMA.</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment"> *  These bits are valid only when Bit 1 (DA) is reset. The priority ratio is Rx:Tx or Tx:Rx depending on whether Bit 27 (TXPR) is reset or set.</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment"> * - 00: The Priority Ratio is 1:1.</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment"> * - 01: The Priority Ratio is 2:1.</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment"> * - 10: The Priority Ratio is 3:1.</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="comment"> * - 11: The Priority Ratio is 4:1.</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="comment"> */</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1e619ddc5fe6358adf96fcc10d34224a"> 4796</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PR_MASK (0xC000U)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae571d51c64ca07c0f31a94608cb0ca5b"> 4797</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PR_SHIFT (14U)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8cd7c3122d97a188e9673807e76182eb"> 4798</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_PR_SHIFT) &amp; ENET_DMA_BUS_MODE_PR_MASK)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a754371ec0f7560a30f83639ba707c129"> 4799</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_PR_MASK) &gt;&gt; ENET_DMA_BUS_MODE_PR_SHIFT)</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span> </div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="comment">/*</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="comment"> * PBL (RW)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="comment"> *</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span><span class="comment"> * Programmable Burst Length</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span><span class="comment"> * These bits indicate the maximum number of beats to be transferred in one DMA transaction.</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="comment"> * This is the maximum value that is used in a single block Read or Write.</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment"> * The DMA always attempts to burst as specified in PBL each time it starts a Burst transfer on the host bus.</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment"> * PBL can be programmed with permissible values of 1, 2, 4, 8, 16, and 32.</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="comment"> * Any other value results in undefined behavior. When USP is set high, this PBL value is applicable only for Tx DMA transactions.</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="comment"> * If the number of beats to be transferred is more than 32, then perform the following steps: 1. Set the PBLx8 mode. 2. Set the PBL.</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment"> */</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa25c581fbd28e358026085cac4381c8b"> 4812</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBL_MASK (0x3F00U)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ade9d6de96a90e950136e01397df1c0ab"> 4813</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBL_SHIFT (8U)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a826ee53c3b92f05f0b5b5e683bc114ce"> 4814</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_PBL_SHIFT) &amp; ENET_DMA_BUS_MODE_PBL_MASK)</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a7d8309c64e9f5624a1ba7a84d882a5"> 4815</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_PBL_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_PBL_MASK) &gt;&gt; ENET_DMA_BUS_MODE_PBL_SHIFT)</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span> </div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="comment">/*</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment"> * ATDS (RW)</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="comment"> *</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment"> * Alternate Descriptor Size</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="comment"> * When set, the size of the alternate descriptor (described in Alternate or Enhanced Descriptors on page 545) increases to 32 bytes (8 DWORDS).</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment"> * This is required when the Advanced Timestamp feature or the IPC Full Checksum Offload Engine (Type 2) is enabled in the receiver.</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment"> * The enhanced descriptor is not required if the Advanced Timestamp and IPC Full Checksum Offload Engine (Type 2) features are not enabled.</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment"> *  In such case, you can use the 16 bytes descriptor to save 4 bytes of memory.</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="comment"> * This bit is present only when you select the Alternate Descriptor feature and any one of the following features during core configuration:</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="comment"> * - Advanced Timestamp feature - IPC Full Checksum Offload Engine (Type 2) feature Otherwise, this bit is reserved and is read-only.</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="comment"> * When reset, the descriptor size reverts back to 4 DWORDs (16 bytes).</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment"> */</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa64fe72801d56f3dea38056780633a22"> 4829</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_ATDS_MASK (0x80U)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a900e7383d51612368b19b8890757214d"> 4830</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_ATDS_SHIFT (7U)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed4b9118846cde29296a71491c04dd22"> 4831</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_ATDS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_ATDS_SHIFT) &amp; ENET_DMA_BUS_MODE_ATDS_MASK)</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac175f0fd70e3a68759c40f5aa00e04f2"> 4832</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_ATDS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_ATDS_MASK) &gt;&gt; ENET_DMA_BUS_MODE_ATDS_SHIFT)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span> </div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="comment">/*</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="comment"> * DSL (RW)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span><span class="comment"> *</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span><span class="comment"> * Descriptor Skip Length</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="comment"> * This bit specifies the number of Word, Dword, or Lword (depending on the 32-bit, 64-bit, or 128-bit bus) to skip between two unchained descriptors.</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment"> * The address skipping starts from the end of current descriptor to the start of next descriptor.</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment"> * When the DSL value is equal to zero, the descriptor table is taken as contiguous by the DMA in Ring mode.</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment"> */</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a9ead63a01604aba983f97ce2abae37"> 4842</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DSL_MASK (0x7CU)</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a62cdccb6eee1e0f675a80571b74225c5"> 4843</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DSL_SHIFT (2U)</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a22c651c7b2783167afe43407dd837b5b"> 4844</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DSL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_DSL_SHIFT) &amp; ENET_DMA_BUS_MODE_DSL_MASK)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac9f0db09cbb97917f4e1ce38a758dca"> 4845</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DSL_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_DSL_MASK) &gt;&gt; ENET_DMA_BUS_MODE_DSL_SHIFT)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span> </div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="comment">/*</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span><span class="comment"> * DA (RW)</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="comment"> *</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment"> * DMA Arbitration Scheme</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><span class="comment"> * This bit specifies the arbitration scheme between the transmit and receive paths of Channel 0.</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment"> * - 0: Weighted round-robin with Rx:Tx or Tx:Rx The priority between the paths is according to the priority specified in Bits [15:14] (PR) and priority weights specified in Bit 27 (TXPR).</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="comment"> * - 1: Fixed priority The transmit path has priority over receive path when Bit 27 (TXPR) is set. Otherwise, receive path has priority over the transmit path.</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span><span class="comment"> */</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a38e60796a580b8a5fc3bc3fc41f6da33"> 4855</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DA_MASK (0x2U)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1857990c9ba50db0bc029b05cd3031e0"> 4856</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DA_SHIFT (1U)</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a323a08cb9f2f0e5955eae406308d24b3"> 4857</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_DA_SHIFT) &amp; ENET_DMA_BUS_MODE_DA_MASK)</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0c70046fe7a2cf0d39fad6af7707fe61"> 4858</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_DA_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_DA_MASK) &gt;&gt; ENET_DMA_BUS_MODE_DA_SHIFT)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span> </div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span><span class="comment">/*</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="comment"> * SWR (RW)</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment"> *</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><span class="comment"> * Software Reset</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="comment"> *  When this bit is set, the MAC DMA Controller resets the logic and all internal registers of the MAC.</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment"> * It is cleared automatically after the reset operation is complete in all of the DWC_gmac clock domains.</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment"> * Before reprogramming any register of the DWC_gmac, you should read a zero (0) value in this bit.</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="comment"> * Note: - The Software reset function is driven only by this bit.</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="comment"> * Bit 0 of Register 64 (Channel 1 Bus Mode Register) or Register 128 (Channel 2 Bus Mode Register) has no impact on the Software reset function.</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span><span class="comment"> * - The reset operation is completed only when all resets in all active clock domains are de-asserted.</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="comment"> * Therefore, it is essential that all PHY inputs clocks (applicable for the selected PHY interface) are present for the software reset completion.</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="comment"> * The time to complete the software reset operation depends on the frequency of the slowest active clock.</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span><span class="comment"> */</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0017e3ae8570dd881951b28ec3a3abfc"> 4873</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_SWR_MASK (0x1U)</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af70318b37194c7026ec4662bf930bd64"> 4874</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_SWR_SHIFT (0U)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0f329543dd98a37f194b261fa1844b3a"> 4875</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_SWR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_MODE_SWR_SHIFT) &amp; ENET_DMA_BUS_MODE_SWR_MASK)</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a88cf1e72ed60f87d36a1c5e9c2e75bff"> 4876</a></span><span class="preprocessor">#define ENET_DMA_BUS_MODE_SWR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_MODE_SWR_MASK) &gt;&gt; ENET_DMA_BUS_MODE_SWR_SHIFT)</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span> </div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">/* Bitfield definition for register: DMA_TX_POLL_DEMAND */</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">/*</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span><span class="comment"> * TPD (RW)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="comment"> *</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="comment"> * Transmit Poll Demand</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="comment"> * When these bits are written with any value,</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span><span class="comment"> * the DMA reads the current descriptor to which the Register 18 (Current Host Transmit Descriptor Register) is pointing.</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><span class="comment"> *  If that descriptor is not available (owned by the Host),</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span><span class="comment"> * the transmission returns to the Suspend state and Bit 2 (TU) of Register 5 (Status Register) is asserted.</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="comment"> * If the descriptor is available, the transmission resumes.</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span><span class="comment"> */</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7bb9aad7e82304623e2f3cda0ed115f"> 4889</a></span><span class="preprocessor">#define ENET_DMA_TX_POLL_DEMAND_TPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8044503dfe124c0c9900c90654fbcb18"> 4890</a></span><span class="preprocessor">#define ENET_DMA_TX_POLL_DEMAND_TPD_SHIFT (0U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe08a987ea1c5225ea341c633ecd554d"> 4891</a></span><span class="preprocessor">#define ENET_DMA_TX_POLL_DEMAND_TPD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_TX_POLL_DEMAND_TPD_SHIFT) &amp; ENET_DMA_TX_POLL_DEMAND_TPD_MASK)</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf547fea21060945e732d7ab9c3d513d"> 4892</a></span><span class="preprocessor">#define ENET_DMA_TX_POLL_DEMAND_TPD_GET(x) (((uint32_t)(x) &amp; ENET_DMA_TX_POLL_DEMAND_TPD_MASK) &gt;&gt; ENET_DMA_TX_POLL_DEMAND_TPD_SHIFT)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span> </div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="comment">/* Bitfield definition for register: DMA_RX_POLL_DEMAND */</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="comment">/*</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="comment"> * RPD (RW)</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="comment"> *</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment"> * Receive Poll Demand</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="comment"> * When these bits are written with any value,</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="comment"> * the DMA reads the current descriptor to which the Register 19 (Current Host Receive Descriptor Register) is pointing.</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="comment"> *  If that descriptor is not available (owned by the Host),</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span><span class="comment"> * the reception returns to the Suspended state and Bit 7 (RU) of Register 5 (Status Register) is asserted.</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="comment"> * If the descriptor is available, the Rx DMA returns to the active state.</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="comment"> */</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#addcec306f0e6fef6332244df9b50e836"> 4905</a></span><span class="preprocessor">#define ENET_DMA_RX_POLL_DEMAND_RPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59b8df102b23a6fc042d0529e62e1654"> 4906</a></span><span class="preprocessor">#define ENET_DMA_RX_POLL_DEMAND_RPD_SHIFT (0U)</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad8df81e42cc8a1f2483b922ce6efc461"> 4907</a></span><span class="preprocessor">#define ENET_DMA_RX_POLL_DEMAND_RPD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_RX_POLL_DEMAND_RPD_SHIFT) &amp; ENET_DMA_RX_POLL_DEMAND_RPD_MASK)</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac4a49ed404bc1cece73530dc326c00e"> 4908</a></span><span class="preprocessor">#define ENET_DMA_RX_POLL_DEMAND_RPD_GET(x) (((uint32_t)(x) &amp; ENET_DMA_RX_POLL_DEMAND_RPD_MASK) &gt;&gt; ENET_DMA_RX_POLL_DEMAND_RPD_SHIFT)</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span> </div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span><span class="comment">/* Bitfield definition for register: DMA_RX_DESC_LIST_ADDR */</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span><span class="comment">/*</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment"> * RDESLA (RW)</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment"> *</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment"> * Start of Receive List</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="comment"> * This field contains the base address of the first descriptor in the Receive Descriptor list.</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="comment"> * The LSB bits (1:0, 2:0, or 3:0) for 32-bit, 64-bit, or 128-bit bus width are ignored and internally taken as all-zero by the DMA. Therefore, these LSB bits are read-only (RO).</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="comment"> */</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc9f44e532e301a92204213321e7c64b"> 4918</a></span><span class="preprocessor">#define ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abbdbe501e2c374e0fb565b67b2eda521"> 4919</a></span><span class="preprocessor">#define ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_SHIFT (0U)</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a82c164d1a0ccc0fd1e590392969222d2"> 4920</a></span><span class="preprocessor">#define ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_SHIFT) &amp; ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_MASK)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af552546ab07f557a55b293bcf312ea53"> 4921</a></span><span class="preprocessor">#define ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_GET(x) (((uint32_t)(x) &amp; ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_MASK) &gt;&gt; ENET_DMA_RX_DESC_LIST_ADDR_RDESLA_SHIFT)</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span> </div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="comment">/* Bitfield definition for register: DMA_TX_DESC_LIST_ADDR */</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span><span class="comment">/*</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span><span class="comment"> * TDESLA (RW)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span><span class="comment"> *</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span><span class="comment"> * Start of Transmit List</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="comment"> * This field contains the base address of the first descriptor in the Transmit Descriptor list.</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="comment"> * The LSB bits (1:0, 2:0, 3:0) for 32-bit, 64-bit, or 128-bit bus width are ignored and are internally taken as all-zero by the DMA. Therefore, these LSB bits are read-only (RO).</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="comment"> */</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a86bc3880ea4c081f9570059dcc822556"> 4931</a></span><span class="preprocessor">#define ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a482559504624ec4f7c035de92198f235"> 4932</a></span><span class="preprocessor">#define ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_SHIFT (0U)</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1379af24b53810ddc7498b90f0988db6"> 4933</a></span><span class="preprocessor">#define ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_SHIFT) &amp; ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_MASK)</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa5a418da56f59719160204dbb774a0e7"> 4934</a></span><span class="preprocessor">#define ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_GET(x) (((uint32_t)(x) &amp; ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_MASK) &gt;&gt; ENET_DMA_TX_DESC_LIST_ADDR_TDESLA_SHIFT)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span> </div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span><span class="comment">/* Bitfield definition for register: DMA_STATUS */</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span><span class="comment">/*</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="comment"> * GLPII (RW)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span><span class="comment"> *</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span><span class="comment"> * GLPII: GMAC LPI Interrupt (for Channel 0)</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="comment"> * This bit indicates an interrupt event in the LPI logic of the MAC.</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="comment"> * To reset this bit to 1&#39;b0, the software must read the corresponding registers in the DWC_gmac to get the exact cause of the interrupt and clear its source.</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment"> * Note: GLPII status is given only in Channel 0 DMA register and is applicable only when the Energy Efficient Ethernet feature is enabled. Otherwise, this bit is reserved.</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="comment"> * When this bit is high, the interrupt signal from the MAC (sbd_intr_o) is high.</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="comment"> * -or- GTMSI: GMAC TMS Interrupt (for Channel 1 and Channel 2) This bit indicates an interrupt event in the traffic manager and scheduler logic of DWC_gmac.</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="comment"> * To reset this bit, the software must read the corresponding registers (Channel Status Register) to get the exact cause of the interrupt and clear its source.</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span><span class="comment"> * Note: GTMSI status is given only in Channel 1 and Channel 2 DMA register when the AV feature is enabled and corresponding additional transmit channels are present.</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="comment"> * Otherwise, this bit is reserved. When this bit is high, the interrupt signal from the MAC (sbd_intr_o) is high.</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="comment"> */</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aebf45629ad9c31223de4d4b038236049"> 4950</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLPII_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa5b478cf0372854bf680d955aff736b6"> 4951</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLPII_SHIFT (30U)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aedc8c2b357d26c1414ada97e159f5fa7"> 4952</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLPII_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_GLPII_SHIFT) &amp; ENET_DMA_STATUS_GLPII_MASK)</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92d2d4bfcfa7392cd11d871967a428fd"> 4953</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLPII_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_GLPII_MASK) &gt;&gt; ENET_DMA_STATUS_GLPII_SHIFT)</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span> </div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><span class="comment">/*</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span><span class="comment"> * TTI (RW)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="comment"> *</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span><span class="comment"> * Timestamp Trigger Interrupt</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span><span class="comment"> * This bit indicates an interrupt event in the Timestamp Generator block of the DWC_gmac.</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment"> * The software must read the corresponding registers in the DWC_gmac to get the exact cause of the interrupt and clear its source to reset this bit to 1&#39;b0.</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="comment"> *  When this bit is high, the interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high.</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="comment"> * This bit is applicable only when the IEEE 1588 Timestamp feature is enabled. Otherwise, this bit is reserved.</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment"> */</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72009886e49f971c7e42d02f233a23f1"> 4964</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TTI_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad9c10266646e8645c3e58fa8777f1000"> 4965</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TTI_SHIFT (29U)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7d43ad2bfc01c3b637b6843dd7c0f59"> 4966</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TTI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TTI_SHIFT) &amp; ENET_DMA_STATUS_TTI_MASK)</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a092fb27d7dd8acfd182e736b091de5ee"> 4967</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TTI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TTI_MASK) &gt;&gt; ENET_DMA_STATUS_TTI_SHIFT)</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span> </div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="comment">/*</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment"> * GPI (RW)</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment"> *</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="comment"> * GMAC PMT Interrupt</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="comment"> * This bit indicates an interrupt event in the PMT module of the DWC_gmac.</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span><span class="comment"> *  The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1b0.</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span><span class="comment"> * The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span><span class="comment"> * This bit is applicable only when the Power Management feature is enabled.</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="comment"> * Otherwise, this bit is reserved. Note: The GPI and pmt_intr_o interrupts are generated in different clock domains.</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="comment"> */</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a13c58f260e6f38be08b8d119ac1227a0"> 4979</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GPI_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a4eaf08202524bab79441c777abf770"> 4980</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GPI_SHIFT (28U)</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adc1d8a9fa9f20ace20c81d85829fe556"> 4981</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GPI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_GPI_SHIFT) &amp; ENET_DMA_STATUS_GPI_MASK)</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7550bb2bfbbb012f106e9bee5c45ee36"> 4982</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GPI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_GPI_MASK) &gt;&gt; ENET_DMA_STATUS_GPI_SHIFT)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span> </div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="comment">/*</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span><span class="comment"> * GMI (RW)</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="comment"> *</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span><span class="comment"> * GMAC MMC Interrupt</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span><span class="comment"> *  This bit reflects an interrupt event in the MMC module of the DWC_gmac.</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span><span class="comment"> * The software must read the corresponding registers in the DWC_gmac</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span><span class="comment"> * to get the exact cause of the interrupt and clear the source of interrupt to make this bit as 1b0.</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><span class="comment"> * The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="comment"> * This bit is applicable only when the MAC Management Counters (MMC) are enabled. Otherwise, this bit is reserved.</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="comment"> */</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a188715ccfd0ff3dabb0cf739b1108801"> 4994</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GMI_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59469c8af355c0314ce9b2460a27a4c5"> 4995</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GMI_SHIFT (27U)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a742b798a9c2923f677d945126dec13b3"> 4996</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GMI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_GMI_SHIFT) &amp; ENET_DMA_STATUS_GMI_MASK)</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3663ab28d285c12830f56e24bbc6180"> 4997</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GMI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_GMI_MASK) &gt;&gt; ENET_DMA_STATUS_GMI_SHIFT)</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span> </div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment">/*</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="comment"> * GLI (RW)</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="comment"> *</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span><span class="comment"> * GMAC Line Interface Interrupt</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span><span class="comment"> * When set, this bit reflects any of the following interrupt events in the DWC_gmac interfaces (if present and enabled in your configuration):</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="comment"> * - PCS (TBI, RTBI, or SGMII): Link change or auto-negotiation complete event</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span><span class="comment"> * - SMII or RGMII: Link change event - General Purpose Input Status (GPIS):</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span><span class="comment"> *      Any LL or LH event on the gpi_i input ports To identify the exact cause of the interrupt,</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment"> *     the software must first read Bit 11 and Bits[2:0] of Register 14 (Interrupt Status Register) and then to clear the source of interrupt (which also clears the GLI interrupt),</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="comment"> *      read any of the following corresponding registers:</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="comment"> * - PCS (TBI, RTBI, or SGMII): Register 49 (AN Status Register)</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="comment"> * - SMII or RGMII: Register 54 (SGMII/RGMII/SMII Control and Status Register)</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="comment"> * - General Purpose Input (GPI): Register 56 (General Purpose IO Register) The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span><span class="comment"> */</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab023734bdb3853095e363e9af3060c24"> 5013</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLI_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac4fd3ddef47676d1cc8c9a91221c31a4"> 5014</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLI_SHIFT (26U)</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3037db57791720f78c4c9f7b07ecda03"> 5015</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_GLI_SHIFT) &amp; ENET_DMA_STATUS_GLI_MASK)</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b7fd97de8b3f013382e6ed347123d20"> 5016</a></span><span class="preprocessor">#define ENET_DMA_STATUS_GLI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_GLI_MASK) &gt;&gt; ENET_DMA_STATUS_GLI_SHIFT)</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span> </div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="comment">/*</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="comment"> * EB (RW)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><span class="comment"> *</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="comment"> * Error Bits</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="comment"> * This field indicates the type of error that caused a Bus Error, for example, error response on the AHB or AXI interface.</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="comment"> *  This field is valid only when Bit 13 (FBI) is set. This field does not generate an interrupt.</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="comment"> * - 0 0 0: Error during Rx DMA Write Data Transfer</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="comment"> * - 0 1 1: Error during Tx DMA Read Data Transfer</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="comment"> * - 1 0 0: Error during Rx DMA Descriptor Write Access</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="comment"> * - 1 0 1: Error during Tx DMA Descriptor Write Access</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="comment"> * - 1 1 0: Error during Rx DMA Descriptor Read Access</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="comment"> * - 1 1 1: Error during Tx DMA Descriptor Read Access Note: 001 and 010 are reserved.</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="comment"> */</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af214317e77cdc28d23917f1fdbfa8a12"> 5031</a></span><span class="preprocessor">#define ENET_DMA_STATUS_EB_MASK (0x3800000UL)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afdc36df2f9df3b651a494dd9a32d019b"> 5032</a></span><span class="preprocessor">#define ENET_DMA_STATUS_EB_SHIFT (23U)</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5256c965f6b3c74d666594704dbfcbc1"> 5033</a></span><span class="preprocessor">#define ENET_DMA_STATUS_EB_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_EB_SHIFT) &amp; ENET_DMA_STATUS_EB_MASK)</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1411f7a422f5701c85a6181a5ea86844"> 5034</a></span><span class="preprocessor">#define ENET_DMA_STATUS_EB_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_EB_MASK) &gt;&gt; ENET_DMA_STATUS_EB_SHIFT)</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span> </div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="comment">/*</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="comment"> * TS (RW)</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="comment"> *</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="comment"> * Transmit Process State</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="comment"> * This field indicates the Transmit DMA FSM state. This field does not generate an interrupt.</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="comment"> * - 3b000: Stopped; Reset or Stop Transmit Command issued</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="comment"> * - 3b001: Running; Fetching Transmit Transfer Descriptor</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="comment"> * - 3b010: Running; Waiting for status</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span><span class="comment"> * - 3b011: Running; Reading Data from host memory buffer and queuing it to transmit buffer (Tx FIFO)</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span><span class="comment"> * - 3b100: TIME_STAMP write state</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="comment"> * - 3b101: Reserved for future use</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="comment"> * - 3b110: Suspended; Transmit Descriptor Unavailable or Transmit Buffer Underflow</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="comment"> * - 3b111: Running; Closing Transmit Descriptor</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="comment"> */</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6d4ddb099d1a0fd8b50e068a780ad079"> 5050</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TS_MASK (0x700000UL)</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab04fb0b8ecd4ca5c1eb69e4c1a829fba"> 5051</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TS_SHIFT (20U)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5b9a2353416b9b8b41a5ad08dee19912"> 5052</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TS_SHIFT) &amp; ENET_DMA_STATUS_TS_MASK)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7fb1eb2559962f5dfc35ac9fd467f59"> 5053</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TS_MASK) &gt;&gt; ENET_DMA_STATUS_TS_SHIFT)</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span> </div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="comment">/*</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><span class="comment"> * RS (RW)</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="comment"> *</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="comment"> * Receive Process State</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="comment"> * This field indicates the Receive DMA FSM state. This field does not generate an interrupt.</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="comment"> * - 3b000: Stopped: Reset or Stop Receive Command issued</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment"> * - 3b001: Running: Fetching Receive Transfer Descriptor</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment"> * - 3b010: Reserved for future use</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="comment"> * - 3b011: Running: Waiting for receive packet</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="comment"> * - 3b100: Suspended: Receive Descriptor Unavailable</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="comment"> * - 3b101: Running: Closing Receive Descriptor</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="comment"> * - 3b110: TIME_STAMP write state</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="comment"> * - 3b111: Running: Transferring the receive packet data from receive buffer to host memory</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="comment"> */</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a80cf26012c2daaba8c957463cc59762f"> 5069</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RS_MASK (0xE0000UL)</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6dace14612d491873aeb40aea33380e6"> 5070</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RS_SHIFT (17U)</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a166e145dc5ae63d6cc0d78340ebac915"> 5071</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_RS_SHIFT) &amp; ENET_DMA_STATUS_RS_MASK)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a16b146312f009ddc62615d58da78ddd8"> 5072</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_RS_MASK) &gt;&gt; ENET_DMA_STATUS_RS_SHIFT)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span> </div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="comment">/*</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="comment"> * NIS (RW)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="comment"> *</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment"> * Normal Interrupt Summary</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="comment"> * Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment"> * Register 7 (Interrupt Enable Register):</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment"> * - Register 5[0]: Transmit Interrupt</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span><span class="comment"> * - Register 5[2]: Transmit Buffer Unavailable</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span><span class="comment"> * - Register 5[6]: Receive Interrupt</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span><span class="comment"> * - Register 5[14]: Early Receive Interrupt Only unmasked bits</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span><span class="comment"> *  (interrupts for which interrupt enable is set in Register 7) affect the Normal Interrupt Summary bit.</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="comment"> *  This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit, which causes NIS to be set, is cleared.</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="comment"> */</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9ced4fc1b5b043de428d53f2b2d090d2"> 5087</a></span><span class="preprocessor">#define ENET_DMA_STATUS_NIS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a06a7018f9c1f6a2eeb80b3d61011addd"> 5088</a></span><span class="preprocessor">#define ENET_DMA_STATUS_NIS_SHIFT (16U)</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af25762ebdd92e84f11c091d0ad3dfdca"> 5089</a></span><span class="preprocessor">#define ENET_DMA_STATUS_NIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_NIS_SHIFT) &amp; ENET_DMA_STATUS_NIS_MASK)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf9e801a9fe3e04e1bdfedb04eedc371"> 5090</a></span><span class="preprocessor">#define ENET_DMA_STATUS_NIS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_NIS_MASK) &gt;&gt; ENET_DMA_STATUS_NIS_SHIFT)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span> </div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="comment">/*</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="comment"> * AIS (RW)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="comment"> *</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="comment"> * Abnormal Interrupt Summary</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="comment"> * Abnormal Interrupt Summary bit value is the logical OR of the following</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span><span class="comment"> * when the corresponding interrupt bits are enabled in Register 7 (Interrupt Enable Register):</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="comment"> * - Register 5[1]: Transmit Process Stopped</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="comment"> * - Register 5[3]: Transmit Jabber Timeout</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="comment"> * - Register 5[4]: Receive FIFO Overflow</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="comment"> * - Register 5[5]: Transmit Underflow</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment"> * - Register 5[7]: Receive Buffer Unavailable</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="comment"> * - Register 5[8]: Receive Process Stopped</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="comment"> * - Register 5[9]: Receive Watchdog Timeout</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="comment"> * - Register 5[10]: Early Transmit Interrupt</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span><span class="comment"> * - Register 5[13]: Fatal Bus Error Only unmasked bits affect the Abnormal Interrupt Summary bit.</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="comment"> * This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit, which causes AIS to be set, is cleared.</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><span class="comment"> */</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3bf737c598b47fd654c78708ff32009e"> 5109</a></span><span class="preprocessor">#define ENET_DMA_STATUS_AIS_MASK (0x8000U)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7e3e29d2efcbcf828f3d706c0d672c20"> 5110</a></span><span class="preprocessor">#define ENET_DMA_STATUS_AIS_SHIFT (15U)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae971b2cd42de8d8c98d8c49f8181ab78"> 5111</a></span><span class="preprocessor">#define ENET_DMA_STATUS_AIS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_AIS_SHIFT) &amp; ENET_DMA_STATUS_AIS_MASK)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a651aae87a4135663eae264759b88455c"> 5112</a></span><span class="preprocessor">#define ENET_DMA_STATUS_AIS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_AIS_MASK) &gt;&gt; ENET_DMA_STATUS_AIS_SHIFT)</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span> </div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="comment">/*</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span><span class="comment"> * ERI (RW)</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="comment"> *</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="comment"> * Early Receive Interrupt</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span><span class="comment"> * This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or Bit 6 (RI) of this register is set (whichever occurs earlier).</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="comment"> */</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a94da6309dcd48d2a3755ba6ca92f9395"> 5120</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ERI_MASK (0x4000U)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2eba7f6f68cd6ff63ff60b50c4e771ca"> 5121</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ERI_SHIFT (14U)</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a374b81cf0a80be2478f6cbe78aa8bb6a"> 5122</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ERI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_ERI_SHIFT) &amp; ENET_DMA_STATUS_ERI_MASK)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae8bd5ff21276c2112bffd9ad78b17f75"> 5123</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ERI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_ERI_MASK) &gt;&gt; ENET_DMA_STATUS_ERI_SHIFT)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span> </div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="comment">/*</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="comment"> * FBI (RW)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment"> *</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="comment"> * Fatal Bus Error Interrupt</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="comment"> * This bit indicates that a bus error occurred, as described in Bits [25:23]. When this bit is set, the corresponding DMA engine disables all of its bus accesses.</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment"> */</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a187e9a337a26ba6b8a9db43b22d83f3b"> 5131</a></span><span class="preprocessor">#define ENET_DMA_STATUS_FBI_MASK (0x2000U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbe0ec893804c2d35acb8d953d124556"> 5132</a></span><span class="preprocessor">#define ENET_DMA_STATUS_FBI_SHIFT (13U)</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1670126b9889f6f93b75e222f209288"> 5133</a></span><span class="preprocessor">#define ENET_DMA_STATUS_FBI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_FBI_SHIFT) &amp; ENET_DMA_STATUS_FBI_MASK)</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1e9fef6b553abb4d9101c27470b4865e"> 5134</a></span><span class="preprocessor">#define ENET_DMA_STATUS_FBI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_FBI_MASK) &gt;&gt; ENET_DMA_STATUS_FBI_SHIFT)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span> </div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment">/*</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment"> * ETI (RW)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment"> *</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="comment"> * Early Transmit Interrupt</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="comment"> * This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO.</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="comment"> */</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a89cb8fc9fe7c61573ce77fc8b6b701bc"> 5142</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ETI_MASK (0x400U)</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aee742f28bd56dcade46b9a5424538153"> 5143</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ETI_SHIFT (10U)</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abd3804e400b82732a23a2e4488962f1f"> 5144</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ETI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_ETI_SHIFT) &amp; ENET_DMA_STATUS_ETI_MASK)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaf5b1ea3b5a37df9c3787a6b33d913f1"> 5145</a></span><span class="preprocessor">#define ENET_DMA_STATUS_ETI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_ETI_MASK) &gt;&gt; ENET_DMA_STATUS_ETI_SHIFT)</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span> </div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="comment">/*</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="comment"> * RWT (RW)</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="comment"> *</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment"> * Receive Watchdog Timeout</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="comment"> * When set, this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout.</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="comment"> */</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7328142f350e7fb5dc08713bcaee3a6"> 5153</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RWT_MASK (0x200U)</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3b0e3d85df5b46bc680c3176c27f1d8"> 5154</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RWT_SHIFT (9U)</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac1eb9eb11495ee7d8a685df973b01ede"> 5155</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RWT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_RWT_SHIFT) &amp; ENET_DMA_STATUS_RWT_MASK)</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad777a989169dcb8c24ec4e408a99ad49"> 5156</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RWT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_RWT_MASK) &gt;&gt; ENET_DMA_STATUS_RWT_SHIFT)</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span> </div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="comment">/*</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="comment"> * RPS (RW)</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="comment"> *</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="comment"> * Receive Process Stopped</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="comment"> * This bit is asserted when the Receive Process enters the Stopped state.</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="comment"> */</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a465b975267ffa601a111ded11462a9b9"> 5164</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RPS_MASK (0x100U)</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8d5d862f1b3b6fbda8cca2865f762b42"> 5165</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RPS_SHIFT (8U)</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4be31d78463d26e6ca6a551a87aea80d"> 5166</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RPS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_RPS_SHIFT) &amp; ENET_DMA_STATUS_RPS_MASK)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a907c756e3e2dc90a2176a002727a3991"> 5167</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RPS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_RPS_MASK) &gt;&gt; ENET_DMA_STATUS_RPS_SHIFT)</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span> </div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="comment">/*</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment"> * RU (RW)</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="comment"> *</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment"> * Receive Buffer Unavailable</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="comment"> * This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it.</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span><span class="comment"> * The Receive Process is suspended. To resume processing Receive descriptors,</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="comment"> *  the host should change the ownership of the descriptor and issue a Receive Poll Demand command.</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="comment"> *  If no Receive Poll Demand is issued, the Receive Process resumes when the next recognized incoming frame is received.</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="comment"> * This bit is set only when the previous Receive Descriptor is owned by the DMA.</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="comment"> */</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae3264403ebdd56c3556d0b1f53e3447b"> 5179</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RU_MASK (0x80U)</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab8040a45e39fe95d1555bfd46d0ea46a"> 5180</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RU_SHIFT (7U)</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8573cac3866f24d70a5268fd0d380ac6"> 5181</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RU_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_RU_SHIFT) &amp; ENET_DMA_STATUS_RU_MASK)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a663a1f8cf3ced5cf41210adc39e7d164"> 5182</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RU_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_RU_MASK) &gt;&gt; ENET_DMA_STATUS_RU_SHIFT)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span> </div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span><span class="comment">/*</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span><span class="comment"> * RI (RW)</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span><span class="comment"> *</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span><span class="comment"> * Receive Interrupt</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="comment"> * This bit indicates that the frame reception is complete.</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="comment"> * When reception is complete, the Bit 31 of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor,</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="comment"> * and the specific frame status information is updated in the descriptor.</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="comment"> * The reception remains in the Running state.</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><span class="comment"> */</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaadac12cb01a9cde775db53cc6d766bb"> 5193</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RI_MASK (0x40U)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac5b991b40e696fbdcc4ef8fcd176b3c3"> 5194</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RI_SHIFT (6U)</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6f00e204b44088c65fba026f7defc637"> 5195</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_RI_SHIFT) &amp; ENET_DMA_STATUS_RI_MASK)</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a456703a92876c26d9657329aae7cd069"> 5196</a></span><span class="preprocessor">#define ENET_DMA_STATUS_RI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_RI_MASK) &gt;&gt; ENET_DMA_STATUS_RI_SHIFT)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span> </div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="comment">/*</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span><span class="comment"> * UNF (RW)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span><span class="comment"> *</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="comment"> * Transmit Underflow</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="comment"> * This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0[1] is set.</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="comment"> */</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abdd07d7a1ad0d0e59e5b14a4f507af6f"> 5204</a></span><span class="preprocessor">#define ENET_DMA_STATUS_UNF_MASK (0x20U)</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6c9cd70d1e2f25f5be228ba40a5d58a1"> 5205</a></span><span class="preprocessor">#define ENET_DMA_STATUS_UNF_SHIFT (5U)</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abff75d01b3b73b614ef349a1fe45f596"> 5206</a></span><span class="preprocessor">#define ENET_DMA_STATUS_UNF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_UNF_SHIFT) &amp; ENET_DMA_STATUS_UNF_MASK)</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2bb25e1673fe61c5466871ba4134c7d"> 5207</a></span><span class="preprocessor">#define ENET_DMA_STATUS_UNF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_UNF_MASK) &gt;&gt; ENET_DMA_STATUS_UNF_SHIFT)</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span> </div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="comment">/*</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span><span class="comment"> * OVF (RW)</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment"> *</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment"> * Receive Overflow</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="comment"> * This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application, the overflow status is set in RDES0[11].</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span><span class="comment"> */</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa1594989b84faa7a5e589446c5b3bd7f"> 5215</a></span><span class="preprocessor">#define ENET_DMA_STATUS_OVF_MASK (0x10U)</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76a019454dc19133730bbc6f57bee87f"> 5216</a></span><span class="preprocessor">#define ENET_DMA_STATUS_OVF_SHIFT (4U)</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a14f377d2ead45ad8e5eb0ba6feda6f1e"> 5217</a></span><span class="preprocessor">#define ENET_DMA_STATUS_OVF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_OVF_SHIFT) &amp; ENET_DMA_STATUS_OVF_MASK)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a917e8463a1ce22bf255468f1b237c0a7"> 5218</a></span><span class="preprocessor">#define ENET_DMA_STATUS_OVF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_OVF_MASK) &gt;&gt; ENET_DMA_STATUS_OVF_SHIFT)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span> </div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="comment">/*</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="comment"> * TJT (RW)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="comment"> *</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="comment"> * Transmit Jabber Timeout</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="comment"> * This bit indicates that the Transmit Jabber Timer expired, which happens when the frame size exceeds 2,048 (10,240 bytes when the Jumbo frame is enabled).</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="comment"> * When the Jabber Timeout occurs, the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0[14] flag to assert.</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="comment"> */</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2c6e521e39921d537dd80ad33f3d75ab"> 5227</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TJT_MASK (0x8U)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a30f16b5e530a0e617e3eb1ea64a2505c"> 5228</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TJT_SHIFT (3U)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa5caf10c52e3f9192b1123b50d8dbbad"> 5229</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TJT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TJT_SHIFT) &amp; ENET_DMA_STATUS_TJT_MASK)</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9c7031ea9d121403bfa0a32a4d84b14b"> 5230</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TJT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TJT_MASK) &gt;&gt; ENET_DMA_STATUS_TJT_SHIFT)</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span> </div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">/*</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="comment"> * TU (RW)</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="comment"> *</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="comment"> * Transmit Buffer Unavailable</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span><span class="comment"> * This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits[22:20] explain the Transmit Process state transitions.</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="comment"> * To resume processing Transmit descriptors, the host should change the ownership of the descriptor by setting TDES0[31] and then issue a Transmit Poll Demand command.</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="comment"> */</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aabcc3464cfb6498ac2129b1c9300582c"> 5239</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TU_MASK (0x4U)</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a70f93df7875c24ef5e7e7639a4d3bb"> 5240</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TU_SHIFT (2U)</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae95d47e4fe763023949736deb033f73a"> 5241</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TU_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TU_SHIFT) &amp; ENET_DMA_STATUS_TU_MASK)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf3130af91a266282574c97ce2eb9aa8"> 5242</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TU_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TU_MASK) &gt;&gt; ENET_DMA_STATUS_TU_SHIFT)</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span> </div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><span class="comment">/*</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment"> * TPS (RW)</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="comment"> *</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment"> * Transmit Process Stopped</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="comment"> * This bit is set when the transmission is stopped.</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="comment"> */</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9dc897b3a84eaaf1058b3ab6a7a23704"> 5250</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TPS_MASK (0x2U)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ae7ebca8bf62a0ce9508639b819456e"> 5251</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TPS_SHIFT (1U)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae675f1e027428d07418a33b1bf97ce19"> 5252</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TPS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TPS_SHIFT) &amp; ENET_DMA_STATUS_TPS_MASK)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa83f3ca3b3607f27ef4d502af8ee01b7"> 5253</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TPS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TPS_MASK) &gt;&gt; ENET_DMA_STATUS_TPS_SHIFT)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span> </div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment">/*</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment"> * TI (RW)</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment"> *</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="comment"> * Transmit Interrupt</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="comment"> * This bit indicates that the frame transmission is complete. When transmission is complete, Bit 31 (OWN) of TDES0 is reset, and the specific frame status information is updated in the descriptor.</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="comment"> */</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76b6ebd6e1493f347c783a628e03e845"> 5261</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TI_MASK (0x1U)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a914b72f832990aafb5defc64d339a123"> 5262</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TI_SHIFT (0U)</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a737a70f629e60ce43b9fb1de8d07eb06"> 5263</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_STATUS_TI_SHIFT) &amp; ENET_DMA_STATUS_TI_MASK)</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab47e651c5431edb51aa80debea73cfe2"> 5264</a></span><span class="preprocessor">#define ENET_DMA_STATUS_TI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_STATUS_TI_MASK) &gt;&gt; ENET_DMA_STATUS_TI_SHIFT)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span> </div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="comment">/* Bitfield definition for register: DMA_OP_MODE */</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment">/*</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="comment"> * DT (RW)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="comment"> *</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="comment"> * Disable Dropping of TCP/IP Checksum Error Frames</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment"> * When this bit is set, the MAC does not drop the frames which only have errors detected by the Receive Checksum Offload engine.</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="comment"> *  Such frames do not have any errors (including FCS error) in the Ethernet frame received by the MAC but have errors only in the encapsulated payload.</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="comment"> * When this bit is reset, all error frames are dropped if the FEF bit is reset. If the IPC Full Checksum Offload Engine (Type 2) is disabled, this bit is reserved (RO with value 1&#39;b0).</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="comment"> */</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a136b93d9598ce8dc6dacb197a87994"> 5275</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aabbbc5e936793b8e22ff2baa97e910ff"> 5276</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DT_SHIFT (28U)</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a127a124ee06d9443baa1b0ddd8f38277"> 5277</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_DT_SHIFT) &amp; ENET_DMA_OP_MODE_DT_MASK)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acd3ad9a18c5ff81c30d95315b0164ca1"> 5278</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_DT_MASK) &gt;&gt; ENET_DMA_OP_MODE_DT_SHIFT)</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span> </div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="comment">/*</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment"> * RSF (RW)</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="comment"> *</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="comment"> * Receive Store and Forward</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="comment"> * When this bit is set, the MTL reads a frame from the Rx FIFO only after the complete frame has been written to it, ignoring the RTC bits.</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="comment"> *  When this bit is reset, the Rx FIFO operates in the cut-through mode, subject to the threshold specified by the RTC bits.</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="comment"> */</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a28f78ca0d2abed787b178ef43416cc6d"> 5287</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RSF_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf9c4e19bf295be2a52c1d1478cc2667"> 5288</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RSF_SHIFT (25U)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7b4e0a004af56f4f255cd330ade4e036"> 5289</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RSF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RSF_SHIFT) &amp; ENET_DMA_OP_MODE_RSF_MASK)</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1b9b0ef2cd78c08aa30675e28f808bc2"> 5290</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RSF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RSF_MASK) &gt;&gt; ENET_DMA_OP_MODE_RSF_SHIFT)</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span> </div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="comment">/*</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="comment"> * DFF (RW)</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="comment"> *</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span><span class="comment"> * Disable Flushing of Received Frames</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="comment"> * When this bit is set, the Rx DMA does not flush any frames because of the unavailability of receive descriptors or buffers as it does normally when this bit is reset. (See Receive Process Suspended on page 83.)</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="comment"> */</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac551574c0b809b29b0fa673b10670be4"> 5298</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DFF_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9fbcb6ebcc52310ed8abdfb70d857dd2"> 5299</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DFF_SHIFT (24U)</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac3c24779741c147600531ebd1a09db2a"> 5300</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DFF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_DFF_SHIFT) &amp; ENET_DMA_OP_MODE_DFF_MASK)</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a377b2bcecf54f903929e3ac677909736"> 5301</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DFF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_DFF_MASK) &gt;&gt; ENET_DMA_OP_MODE_DFF_SHIFT)</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span> </div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span><span class="comment">/*</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span><span class="comment"> * RFA_2 (RW)</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="comment"> *</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="comment"> * MSB of Threshold for Activating Flow Control</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span><span class="comment"> * If the DWC_gmac is configured for an Rx FIFO size of 8 KB or more,</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="comment"> * this bit (when set) provides additional threshold levels for activating the flow control in both half-duplex and full-duplex modes.</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="comment"> * This bit (as Most Significant Bit), along with the RFA (Bits [10:9]), gives the following thresholds for activating flow control:</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="comment"> * - 100: Full minus 5 KB, that is, FULL  5 KB</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="comment"> * - 101: Full minus 6 KB, that is, FULL  6 KB</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="comment"> * - 110: Full minus 7 KB, that is, FULL  7 KB</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="comment"> * - 111: Reserved This bit is reserved (and RO) if the Rx FIFO is 4 KB or less deep.</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="comment"> */</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5a9e74fce089797643103042cdce2aad"> 5315</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_2_MASK (0x800000UL)</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae9b16016fce3fcacf88230ce2c1251b3"> 5316</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_2_SHIFT (23U)</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa7a14609478667b3696ceea945aeb08e"> 5317</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_2_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RFA_2_SHIFT) &amp; ENET_DMA_OP_MODE_RFA_2_MASK)</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ae5e0b150a2bc239aeb4bd60628caca"> 5318</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_2_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RFA_2_MASK) &gt;&gt; ENET_DMA_OP_MODE_RFA_2_SHIFT)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span> </div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="comment">/*</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span><span class="comment"> * RFD_2 (RW)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span><span class="comment"> *</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span><span class="comment"> * MSB of Threshold for Deactivating Flow Control</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="comment"> * If the DWC_gmac is configured for Rx FIFO size of 8 KB or more,</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="comment"> *  this bit (when set) provides additional threshold levels for deactivating the flow control in both half-duplex and full-duplex modes.</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="comment"> *  This bit (as Most Significant Bit) along with the RFD (Bits [12:11]) gives the following thresholds for deactivating flow control:</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="comment"> * - 100: Full minus 5 KB, that is, FULL  5 KB</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span><span class="comment"> * - 101: Full minus 6 KB, that is, FULL  6 KB</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span><span class="comment"> * - 110: Full minus 7 KB, that is, FULL  7 KB</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="comment"> * - 111: Reserved This bit is reserved (and RO) if the Rx FIFO is 4 KB or less deep.</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span><span class="comment"> */</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afed1ed9c13af6522268e39d7a8908bdd"> 5332</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_2_MASK (0x400000UL)</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3bb40ac6e091f029ab3b7ae2030fc7dd"> 5333</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_2_SHIFT (22U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad574d215075b2a595414d254fde969ce"> 5334</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_2_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RFD_2_SHIFT) &amp; ENET_DMA_OP_MODE_RFD_2_MASK)</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aacf825cd4cb6cdebeefcd4f9c2b8562f"> 5335</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_2_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RFD_2_MASK) &gt;&gt; ENET_DMA_OP_MODE_RFD_2_SHIFT)</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span> </div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span><span class="comment">/*</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="comment"> * TSF (RW)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span><span class="comment"> *</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="comment"> * Transmit Store and Forward</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span><span class="comment"> * When this bit is set, transmission starts when a full frame resides in the MTL Transmit FIFO.</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span><span class="comment"> * When this bit is set, the TTC values specified in Bits [16:14] are ignored.</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="comment"> * This bit should be changed only when the transmission is stopped.</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="comment"> */</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6db2195367f0555e9e42ef6d5990ae9a"> 5345</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TSF_MASK (0x200000UL)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae128c7d33430bedb9fd6049187b72d77"> 5346</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TSF_SHIFT (21U)</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0037ed4f6432cde8f7f5ece01d0e6b8c"> 5347</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TSF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_TSF_SHIFT) &amp; ENET_DMA_OP_MODE_TSF_MASK)</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1fd43c031d9d18b9b3dc4921e78c349"> 5348</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TSF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_TSF_MASK) &gt;&gt; ENET_DMA_OP_MODE_TSF_SHIFT)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span> </div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span><span class="comment">/*</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span><span class="comment"> * FTF (RW)</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="comment"> *</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="comment"> * Flush Transmit FIFO</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span><span class="comment"> * When this bit is set, the transmit FIFO controller logic is reset to its default values and thus all data in the Tx FIFO is lost or flushed.</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="comment"> * This bit is cleared internally when the flushing operation is complete.</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="comment"> * The Operation Mode register should not be written to until this bit is cleared.</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="comment"> * The data which is already accepted by the MAC transmitter is not flushed.</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment"> * It is scheduled for transmission and results in underflow and runt frame transmission.</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="comment"> */</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab0b77b672d3ffb0e9ec9dd2c075807c9"> 5360</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FTF_MASK (0x100000UL)</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4797fe5875a8804af69e1b85c0540e91"> 5361</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FTF_SHIFT (20U)</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa6527dc53eafc023ba7137c41c1cad8c"> 5362</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FTF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_FTF_SHIFT) &amp; ENET_DMA_OP_MODE_FTF_MASK)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa4164fd6db0ce4827299bc31359cce33"> 5363</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FTF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_FTF_MASK) &gt;&gt; ENET_DMA_OP_MODE_FTF_SHIFT)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span> </div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span><span class="comment">/*</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span><span class="comment"> * TTC (RW)</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="comment"> *</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="comment"> * Transmit Threshold Control</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="comment"> * These bits control the threshold level of the MTL Transmit FIFO.</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span><span class="comment"> *  Transmission starts when the frame size within the MTL Transmit FIFO is larger than the threshold.</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span><span class="comment"> * In addition, full frames with a length less than the threshold are also transmitted.</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span><span class="comment"> *  These bits are used only when Bit 21 (TSF) is reset.</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="comment"> * - 000: 64</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="comment"> * - 001: 128</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span><span class="comment"> * - 010: 192</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="comment"> * - 011: 256</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span><span class="comment"> * - 100: 40</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="comment"> * - 101: 32</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="comment"> * - 110: 24</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span><span class="comment"> * - 111: 16</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span><span class="comment"> */</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a808f806f35029e66ccc1065591e8ef5d"> 5382</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TTC_MASK (0x1C000UL)</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a61dad4a0a61a2ed3674d00b37b0963a3"> 5383</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TTC_SHIFT (14U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2ec411fdd76a0f67524d2a85831409af"> 5384</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TTC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_TTC_SHIFT) &amp; ENET_DMA_OP_MODE_TTC_MASK)</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1c876dad75bb0ba3670b3888d2e56928"> 5385</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_TTC_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_TTC_MASK) &gt;&gt; ENET_DMA_OP_MODE_TTC_SHIFT)</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span> </div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="comment">/*</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span><span class="comment"> * ST (RW)</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span><span class="comment"> *</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="comment"> * Start or Stop Transmission Command</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="comment"> * When this bit is set, transmission is placed in the Running state, and the DMA checks the Transmit List at the current position for a frame to be transmitted.</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span><span class="comment"> * Descriptor acquisition is attempted either from the current position in the list,</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="comment"> * which is the Transmit List Base Address set by Register 4 (Transmit Descriptor List Address Register),</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="comment"> * or from the position retained when transmission was stopped previously.</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="comment"> *  If the DMA does not own the current descriptor,</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="comment"> * transmission enters the Suspended state and Bit 2 (Transmit Buffer Unavailable) of Register 5 (Status Register) is set.</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="comment"> * The Start Transmission command is effective only when transmission is stopped.</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span><span class="comment"> * If the command is issued before setting Register 4 (Transmit Descriptor List Address Register),</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="comment"> *  then the DMA behavior is unpredictable. When this bit is reset,</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="comment"> * the transmission process is placed in the Stopped state after completing the transmission of the current frame.</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="comment"> * The Next Descriptor position in the Transmit List is saved,</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="comment"> * and it becomes the current position when transmission is restarted.</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="comment"> * To change the list address, you need to program Register 4 (Transmit Descriptor List Address Register) with a new value when this bit is reset.</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="comment"> * The new value is considered when this bit is set again.</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="comment"> * The stop transmission command is effective only when the transmission of the current frame is complete or the transmission is in the Suspended state.</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><span class="comment"> */</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5d361adaca6e02d0d41d08273b4498ac"> 5407</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_ST_MASK (0x2000U)</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6962593a4f4997e77c0357271d03300e"> 5408</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_ST_SHIFT (13U)</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac71d6c95351923a46333f73b9fc15fcb"> 5409</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_ST_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_ST_SHIFT) &amp; ENET_DMA_OP_MODE_ST_MASK)</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2b4f5c1d24add0d4be56298930a43a6e"> 5410</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_ST_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_ST_MASK) &gt;&gt; ENET_DMA_OP_MODE_ST_SHIFT)</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span> </div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span><span class="comment">/*</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span><span class="comment"> * RFD (RW)</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="comment"> *</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="comment"> * Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (Fill-level of Rx FIFO) at which the flow control is de-asserted after activation.</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="comment"> * - 00: Full minus 1 KB, that is, FULL  1 KB</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="comment"> * - 01: Full minus 2 KB, that is, FULL  2 KB</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="comment"> * - 10: Full minus 3 KB, that is, FULL  3 KB</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="comment"> * - 11: Full minus 4 KB, that is, FULL  4 KB</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="comment"> * The de-assertion is effective only after flow control is asserted.</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="comment"> *  If the Rx FIFO is 8 KB or more, an additional Bit (RFD_2) is used for more threshold levels as described in Bit 22.</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="comment"> * These bits are reserved and read-only when the Rx FIFO depth is less than 4 KB.</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="comment"> */</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af158ba7db3e6d6536dbaa2f08b90c7b2"> 5424</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_MASK (0x1800U)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad3f660ccb559552af74a68aad69cba99"> 5425</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_SHIFT (11U)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aaf8755a95ea60d543d37dfd6a2e01f13"> 5426</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RFD_SHIFT) &amp; ENET_DMA_OP_MODE_RFD_MASK)</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0410bf5a8fea20cba1bce235b3020112"> 5427</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFD_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RFD_MASK) &gt;&gt; ENET_DMA_OP_MODE_RFD_SHIFT)</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span> </div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span><span class="comment">/*</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="comment"> * RFA (RW)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span><span class="comment"> *</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="comment"> * Threshold for Activating Flow Control (in half-duplex and full-duplex modes)</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="comment"> * These bits control the threshold (Fill level of Rx FIFO) at which the flow control is activated.</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="comment"> * - 00: Full minus 1 KB, that is, FULL1KB.</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span><span class="comment"> * - 01: Full minus 2 KB, that is, FULL2KB.</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="comment"> * - 10: Full minus 3 KB, that is, FULL3KB.</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><span class="comment"> * - 11: Full minus 4 KB, that is, FULL4KB.</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span><span class="comment"> * These values are applicable only to Rx FIFOs of 4 KB or more and when Bit 8 (EFC) is set high. If the Rx FIFO is 8 KB or more,</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="comment"> * an additional Bit (RFA_2) is used for more threshold levels as described in Bit 23.</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span><span class="comment"> * These bits are reserved and read-only when the depth of Rx FIFO is less than 4 KB.</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="comment"> * Note: When FIFO size is exactly 4 KB, although the DWC_gmac allows you to program the value of these bits to 11,</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="comment"> * the software should not program these bits to 2&#39;b11. The value 2&#39;b11 means flow control on FIFO empty condition</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="comment"> */</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5c18699e7d89844289560568fb7fea0d"> 5444</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_MASK (0x600U)</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aafaced028aadf4ab008d16e345d77ad6"> 5445</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_SHIFT (9U)</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1fd5c9f2bea40d7f936c0c76ec5b273"> 5446</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RFA_SHIFT) &amp; ENET_DMA_OP_MODE_RFA_MASK)</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adf536da759cad537e9d870c86e261cc3"> 5447</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RFA_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RFA_MASK) &gt;&gt; ENET_DMA_OP_MODE_RFA_SHIFT)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span> </div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span><span class="comment">/*</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span><span class="comment"> * EFC (RW)</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="comment"> *</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment"> * Enable HW Flow Control</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="comment"> * When this bit is set, the flow control signal operation based on the fill-level of Rx FIFO is enabled.</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="comment"> * When reset, the flow control operation is disabled.</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="comment"> *  This bit is not used (reserved and always reset) when the Rx FIFO is less than 4 KB.</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="comment"> */</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac079004dbc5e4c861ecc9f9fdd298876"> 5457</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_EFC_MASK (0x100U)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad733c7b58e9a4a4980afb60d11bb0b13"> 5458</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_EFC_SHIFT (8U)</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a15d083bc3a15d212f53bab260eb8f344"> 5459</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_EFC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_EFC_SHIFT) &amp; ENET_DMA_OP_MODE_EFC_MASK)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1823430e43c7ece7512c303fd8b469fa"> 5460</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_EFC_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_EFC_MASK) &gt;&gt; ENET_DMA_OP_MODE_EFC_SHIFT)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span> </div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span><span class="comment">/*</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="comment"> * FEF (RW)</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="comment"> *</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span><span class="comment"> * Forward Error Frames</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="comment"> * When this bit is reset, the Rx FIFO drops frames with error status (CRC error, collision error, GMII_ER, giant frame, watchdog timeout, or overflow).</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="comment"> * However, if the start byte (write) pointer of a frame is already transferred to the read controller side (in Threshold mode),</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="comment"> * then the frame is not dropped. In the GMAC-MTL configuration in which the Frame Length FIFO is also enabled during core configuration,</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="comment"> * the Rx FIFO drops the error frames if that frame&#39;s start byte is not transferred (output) on the ARI bus.</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span><span class="comment"> * When the FEF bit is set, all frames except runt error frames are forwarded to the DMA.</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span><span class="comment"> * If the Bit 25 (RSF) is set and the Rx FIFO overflows when a partial frame is written,</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span><span class="comment"> * then the frame is dropped irrespective of the FEF bit setting.</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span><span class="comment"> * However, if the Bit 25 (RSF) is reset and the Rx FIFO overflows when a partial frame is written, then a partial frame may be forwarded to the DMA.</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span><span class="comment"> * Note: When FEF bit is reset, the giant frames are dropped if the giant frame status is given in Rx Status (in Table 8-6 or Table 8-23) in the following configurations:</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span><span class="comment"> * - The IP checksum engine (Type 1) and full checksum offload engine (Type 2) are not selected.</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="comment"> *  - The advanced timestamp feature is not selected but the extended status is selected.</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><span class="comment"> * The extended status is available with the following features:</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="comment"> * - L3-L4 filter in GMAC-CORE or GMAC-MTL configurations</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span><span class="comment"> * - Full checksum offload engine (Type 2) with enhanced descriptor format in the GMAC-DMA, GMAC-AHB, or GMAC-AXI configurations.</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span><span class="comment"> */</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7c01b2648f760d5f4692e09540ae9810"> 5481</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FEF_MASK (0x80U)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a64ae69aa0efa64801a9d47af4c5f3636"> 5482</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FEF_SHIFT (7U)</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4c9af8666d507269998839a47bfdb856"> 5483</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FEF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_FEF_SHIFT) &amp; ENET_DMA_OP_MODE_FEF_MASK)</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab1bd7d8db68a7a1d731e0e1eba4c8461"> 5484</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FEF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_FEF_MASK) &gt;&gt; ENET_DMA_OP_MODE_FEF_SHIFT)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span> </div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="comment">/*</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="comment"> * FUF (RW)</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="comment"> *</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="comment"> * Forward Undersized Good Frames</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="comment"> * When set, the Rx FIFO forwards Undersized frames (that is, frames with no Error and length less than 64 bytes) including pad-bytes and CRC</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="comment"> * When reset, the Rx FIFO drops all frames of less than 64 bytes, unless a frame is already transferred because of the lower value of Receive Threshold, for example, RTC = 01.</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="comment"> */</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a00bdde1dec1d62a970f457d676ebefe4"> 5493</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FUF_MASK (0x40U)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0194188c5eaea18cc52351f6d3803669"> 5494</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FUF_SHIFT (6U)</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab8ccc63a9635d617eec6caed7f31d01f"> 5495</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FUF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_FUF_SHIFT) &amp; ENET_DMA_OP_MODE_FUF_MASK)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aedb5c440b8e041c283702fd415d8b4ea"> 5496</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_FUF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_FUF_MASK) &gt;&gt; ENET_DMA_OP_MODE_FUF_SHIFT)</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span> </div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="comment">/*</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="comment"> * DGF (RW)</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="comment"> *</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="comment"> * Drop Giant Frames</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="comment"> * When set, the MAC drops the received giant frames in the Rx FIFO,</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="comment"> * that is, frames that are larger than the computed giant frame limit.</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="comment"> * When reset, the MAC does not drop the giant frames in the Rx FIFO.</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment"> * Note: This bit is available in the following configurations in which the giant frame status is not provided in Rx status and giant frames are not dropped by default:</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="comment"> * - Configurations in which IP Checksum Offload (Type 1) is selected in Rx</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="comment"> * - Configurations in which the IPC Full Checksum Offload Engine (Type 2) is selected in Rx with normal descriptor format</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="comment"> * - Configurations in which the Advanced Timestamp feature is selected In all other configurations, this bit is not used (reserved and always reset).</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span><span class="comment"> */</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abebb3177743a32cda8459f15b1f203de"> 5510</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DGF_MASK (0x20U)</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a202b94d8ac6564d8285ba91a2c85d107"> 5511</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DGF_SHIFT (5U)</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acbbc18a4166feae76264a10359088b89"> 5512</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DGF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_DGF_SHIFT) &amp; ENET_DMA_OP_MODE_DGF_MASK)</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aadc75f9b1f8478b82488ca68a5a25a40"> 5513</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_DGF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_DGF_MASK) &gt;&gt; ENET_DMA_OP_MODE_DGF_SHIFT)</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span> </div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="comment">/*</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="comment"> * RTC (RW)</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span><span class="comment"> *</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span><span class="comment"> * Receive Threshold Control</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="comment"> * These two bits control the threshold level of the MTL Receive FIFO.</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="comment"> * Transfer (request) to DMA starts when the frame size within the MTL Receive FIFO is larger than the threshold.</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="comment"> * In addition, full frames with length less than the threshold are automatically transferred.</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="comment"> * The value of 11 is not applicable if the configured Receive FIFO size is 128 bytes.</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="comment"> * These bits are valid only when the RSF bit is zero, and are ignored when the RSF bit is set to 1.</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span><span class="comment"> * - 00: 64</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="comment"> * - 01: 32</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span><span class="comment"> * - 10: 96</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span><span class="comment"> * - 11: 128</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment"> */</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a370cf786fb2513bac61608a23195a046"> 5529</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RTC_MASK (0x18U)</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad8aa9012b175e2930616c19c9f13da5"> 5530</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RTC_SHIFT (3U)</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab9184bbe8dbdb706dd0a87fb90f6a87f"> 5531</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RTC_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_RTC_SHIFT) &amp; ENET_DMA_OP_MODE_RTC_MASK)</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fa4ce23b8bbd602a1479408d68eb66f"> 5532</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_RTC_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_RTC_MASK) &gt;&gt; ENET_DMA_OP_MODE_RTC_SHIFT)</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span> </div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span><span class="comment">/*</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span><span class="comment"> * OSF (RW)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span><span class="comment"> *</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span><span class="comment"> * Operate on Second Frame</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment"> * When this bit is set, it instructs the DMA to process the second frame of the Transmit data even before the status for the first frame is obtained.</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="comment"> */</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac63d0f65df0756682e350339082f24ce"> 5540</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_OSF_MASK (0x4U)</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac07ffcf6b16458e10e1827ca479aad9c"> 5541</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_OSF_SHIFT (2U)</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7924383d3c4b9e54bc4e55e29a0e3586"> 5542</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_OSF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_OSF_SHIFT) &amp; ENET_DMA_OP_MODE_OSF_MASK)</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8e2d8d290865d6d9ff2e984f3bb2b598"> 5543</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_OSF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_OSF_MASK) &gt;&gt; ENET_DMA_OP_MODE_OSF_SHIFT)</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span> </div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="comment">/*</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="comment"> * SR (RW)</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="comment"> *</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment"> * Start or Stop Receive</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="comment"> * When this bit is set, the Receive process is placed in the Running state.</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span><span class="comment"> * The DMA attempts to acquire the descriptor from the Receive list and processes the incoming frames.</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span><span class="comment"> * The descriptor acquisition is attempted from the current position in the list,</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span><span class="comment"> * which is the address set by the Register 3 (Receive Descriptor List Address Register) or the position retained when the Receive process was previously stopped.</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="comment"> * If the DMA does not own the descriptor, reception is suspended and Bit 7 (Receive Buffer Unavailable) of Register 5 (Status Register) is set.</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span><span class="comment"> * The Start Receive command is effective only when the reception has stopped.</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment"> *  If the command is issued before setting Register 3 (Receive Descriptor List Address Register), the DMA behavior is unpredictable.</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment"> * When this bit is cleared, the Rx DMA operation is stopped after the transfer of the current frame.</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span><span class="comment"> * The next descriptor position in the Receive list is saved and becomes the current position after the Receive process is restarted.</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span><span class="comment"> * The Stop Receive command is effective only when the Receive process is in either the Running (waiting for receive packet) or in the Suspended state.</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span><span class="comment"> */</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a499446e61d6273da658602c2fb3ea996"> 5560</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_SR_MASK (0x2U)</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8a8ee2cdd7dac1a7870bb72b708486b4"> 5561</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_SR_SHIFT (1U)</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0f5a95406258ea78060e20ce880696fd"> 5562</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_SR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_OP_MODE_SR_SHIFT) &amp; ENET_DMA_OP_MODE_SR_MASK)</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa52d3991ef44d1e93e17e37a232ca1e5"> 5563</a></span><span class="preprocessor">#define ENET_DMA_OP_MODE_SR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_OP_MODE_SR_MASK) &gt;&gt; ENET_DMA_OP_MODE_SR_SHIFT)</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span> </div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span><span class="comment">/* Bitfield definition for register: DMA_INTR_EN */</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span><span class="comment">/*</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><span class="comment"> * NIE (RW)</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="comment"> *</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="comment"> * Normal Interrupt Summary Enable</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="comment"> * When this bit is set, normal interrupt summary is enabled.</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="comment"> * When this bit is reset, normal interrupt summary is disabled.</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="comment"> * This bit enables the following interrupts in Register 5 (Status Register):</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="comment"> *  - Register 5[0]: Transmit Interrupt</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span><span class="comment"> * - Register 5[2]: Transmit Buffer Unavailable</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span><span class="comment"> * - Register 5[6]: Receive Interrupt</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span><span class="comment"> *  - Register 5[14]: Early Receive Interrupt</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span><span class="comment"> */</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad67538a00000afa4de6cd8264177f987"> 5578</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_NIE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a386fd482e73347a84cdab8522f7cd0b4"> 5579</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_NIE_SHIFT (16U)</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aedc01f10aa889259094bcf34822ce448"> 5580</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_NIE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_NIE_SHIFT) &amp; ENET_DMA_INTR_EN_NIE_MASK)</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a71731e7dd6f5204e6e559da0a5ded68a"> 5581</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_NIE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_NIE_MASK) &gt;&gt; ENET_DMA_INTR_EN_NIE_SHIFT)</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span> </div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="comment">/*</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="comment"> * AIE (RW)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="comment"> *</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="comment"> * Abnormal Interrupt Summary Enable</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><span class="comment"> * When this bit is set, abnormal interrupt summary is enabled.</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><span class="comment"> * When this bit is reset, the abnormal interrupt summary is disabled.</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="comment"> * This bit enables the following interrupts in Register 5 (Status Register):</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="comment"> * - Register 5[1]: Transmit Process Stopped</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="comment"> * - Register 5[3]: Transmit Jabber Timeout</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span><span class="comment"> * - Register 5[4]: Receive Overflow</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="comment"> * - Register 5[5]: Transmit Underflow</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment"> * - Register 5[7]: Receive Buffer Unavailable</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="comment"> * - Register 5[8]: Receive Process Stopped</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="comment"> * - Register 5[9]: Receive Watchdog Timeout</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="comment"> * - Register 5[10]: Early Transmit Interrupt</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="comment"> *  - Register 5[13]: Fatal Bus Error</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="comment"> */</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a02fab665c7a626dde6ea805294703c64"> 5600</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_AIE_MASK (0x8000U)</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#affb07b40365dd1e4874ffd9401d3f1a3"> 5601</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_AIE_SHIFT (15U)</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aefd7e7c36b8f12bad450196fe66e4381"> 5602</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_AIE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_AIE_SHIFT) &amp; ENET_DMA_INTR_EN_AIE_MASK)</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4334ba6a176e268d87d14a772bef7c3f"> 5603</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_AIE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_AIE_MASK) &gt;&gt; ENET_DMA_INTR_EN_AIE_SHIFT)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span> </div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="comment">/*</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span><span class="comment"> * ERE (RW)</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="comment"> *</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="comment"> * Early Receive Interrupt Enable</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="comment"> * When this bit is set with Normal Interrupt Summary Enable (Bit 16), the Early Receive Interrupt is enabled. When this bit is reset, the Early Receive Interrupt is disabled.</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="comment"> */</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad42af48c3d349b2f0d108f17501826a"> 5611</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ERE_MASK (0x4000U)</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8bc3862ccc1231f18c629aab23d72048"> 5612</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ERE_SHIFT (14U)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a45293b40abcfdc3dbf067c55f8f28220"> 5613</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ERE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_ERE_SHIFT) &amp; ENET_DMA_INTR_EN_ERE_MASK)</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af3542b408ed43f883ce4e700b60c2721"> 5614</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ERE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_ERE_MASK) &gt;&gt; ENET_DMA_INTR_EN_ERE_SHIFT)</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span> </div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="comment">/*</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="comment"> * FBE (RW)</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="comment"> *</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="comment"> * Fatal Bus Error Enable</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Fatal Bus Error Interrupt is enabled. When this bit is reset, the Fatal Bus Error Enable Interrupt is disabled.</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="comment"> */</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a755e9635f338190fc4cd413f5f603182"> 5622</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_FBE_MASK (0x2000U)</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a564bf1385f042a74ae113b09bec9d390"> 5623</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_FBE_SHIFT (13U)</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a07a125ed651b73becb5aea56852fd6ec"> 5624</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_FBE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_FBE_SHIFT) &amp; ENET_DMA_INTR_EN_FBE_MASK)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3e7a8d573da351f1a66a0606c9f46799"> 5625</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_FBE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_FBE_MASK) &gt;&gt; ENET_DMA_INTR_EN_FBE_SHIFT)</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span> </div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="comment">/*</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span><span class="comment"> * ETE (RW)</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="comment"> *</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="comment"> * Early Transmit Interrupt Enable</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span><span class="comment"> * When this bit is set with an Abnormal Interrupt Summary Enable (Bit 15), the Early Transmit Interrupt is enabled. When this bit is reset, the Early Transmit Interrupt is disabled.</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="comment"> */</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa01ab20814d540e9480e18faf4bee227"> 5633</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ETE_MASK (0x400U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8578056cfc6a4e9bb64d3bbdbdf31f85"> 5634</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ETE_SHIFT (10U)</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8d6bc6bfb34bab33b10c850bab7e0247"> 5635</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ETE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_ETE_SHIFT) &amp; ENET_DMA_INTR_EN_ETE_MASK)</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a93619f1cb8bdcca58869c4b83218cab8"> 5636</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_ETE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_ETE_MASK) &gt;&gt; ENET_DMA_INTR_EN_ETE_SHIFT)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span> </div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="comment">/*</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="comment"> * RWE (RW)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="comment"> *</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="comment"> * Receive Watchdog Timeout Enable</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Receive Watchdog Timeout Interrupt is enabled. When this bit is reset, the Receive Watchdog Timeout Interrupt is disabled.</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="comment"> */</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae26f017c49b20d3bec8728e15862ccfb"> 5644</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RWE_MASK (0x200U)</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0d1518c6f22e3d3fe7ed8ea69062167d"> 5645</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RWE_SHIFT (9U)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa18fe09ac55b18bb4f726249e2e0eea1"> 5646</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RWE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_RWE_SHIFT) &amp; ENET_DMA_INTR_EN_RWE_MASK)</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a03e3c71df7eb92737afd069de8ee9fbd"> 5647</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RWE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_RWE_MASK) &gt;&gt; ENET_DMA_INTR_EN_RWE_SHIFT)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span> </div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="comment">/*</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="comment"> * RSE (RW)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="comment"> *</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="comment"> * Receive Stopped Enable</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Receive Stopped Interrupt is enabled. When this bit is reset, the Receive Stopped Interrupt is disabled.</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="comment"> */</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aac57aba368f6f6694779038cc7b8341e"> 5655</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RSE_MASK (0x100U)</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5ac32a3420ed8c408cd9f32983f7125a"> 5656</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RSE_SHIFT (8U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acfff8090f7435724f153ae10e633664c"> 5657</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RSE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_RSE_SHIFT) &amp; ENET_DMA_INTR_EN_RSE_MASK)</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2de7280659b6dec33c99b0cf0ec46f08"> 5658</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RSE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_RSE_MASK) &gt;&gt; ENET_DMA_INTR_EN_RSE_SHIFT)</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span> </div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="comment">/*</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="comment"> * RUE (RW)</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="comment"> *</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="comment"> * Receive Buffer Unavailable Enable</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Receive Buffer Unavailable Interrupt is enabled. When this bit is reset, the Receive Buffer Unavailable Interrupt is disabled.</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span><span class="comment"> */</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acf566b1df5a3b4eaa22182859c352166"> 5666</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RUE_MASK (0x80U)</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9068a02096d86d3ca568d29baad78478"> 5667</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RUE_SHIFT (7U)</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afa10d7bebce278bf53af59e739be0f8a"> 5668</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RUE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_RUE_SHIFT) &amp; ENET_DMA_INTR_EN_RUE_MASK)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a45dc17bded91f9d23e9fc4eb45bddf75"> 5669</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RUE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_RUE_MASK) &gt;&gt; ENET_DMA_INTR_EN_RUE_SHIFT)</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span> </div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="comment">/*</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span><span class="comment"> * RIE (RW)</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span><span class="comment"> *</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span><span class="comment"> * Receive Interrupt Enable</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span><span class="comment"> * When this bit is set with Normal Interrupt Summary Enable (Bit 16), the Receive Interrupt is enabled. When this bit is reset, the Receive Interrupt is disabled.</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span><span class="comment"> */</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a34b73687cd916df50f5e7808fc3699bb"> 5677</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RIE_MASK (0x40U)</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0a612647e4d93648a2ed812ca8c6dea1"> 5678</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RIE_SHIFT (6U)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#afb4a1457d9fe552c5581aa7e3b1c6fd6"> 5679</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RIE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_RIE_SHIFT) &amp; ENET_DMA_INTR_EN_RIE_MASK)</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a990d3f64ed2a59fde5b966c935114456"> 5680</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_RIE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_RIE_MASK) &gt;&gt; ENET_DMA_INTR_EN_RIE_SHIFT)</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span> </div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="comment">/*</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="comment"> * UNE (RW)</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="comment"> *</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="comment"> * Underflow Interrupt Enable</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Transmit Underflow Interrupt is enabled. When this bit is reset, the Underflow Interrupt is disabled.</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="comment"> */</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abb4de08241fbb50a8b07d6030cdcf672"> 5688</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_UNE_MASK (0x20U)</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9ca962d54d6cc8b82030d409b11c3788"> 5689</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_UNE_SHIFT (5U)</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adb6887ad57d251fc119e684f8add61b9"> 5690</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_UNE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_UNE_SHIFT) &amp; ENET_DMA_INTR_EN_UNE_MASK)</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8594e7dbe5ee25ed379101779db1d187"> 5691</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_UNE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_UNE_MASK) &gt;&gt; ENET_DMA_INTR_EN_UNE_SHIFT)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span> </div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span><span class="comment">/*</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span><span class="comment"> * OVE (RW)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="comment"> *</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="comment"> * Overflow Interrupt Enable</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Receive Overflow Interrupt is enabled. When this bit is reset, the Overflow Interrupt is disabled.</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="comment"> */</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a500fdad6f93c55013666d95646d74248"> 5699</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_OVE_MASK (0x10U)</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1a950964f7613963bdb5d28999df6856"> 5700</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_OVE_SHIFT (4U)</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1aa2bc1220a9b97a52a0f168c87b6125"> 5701</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_OVE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_OVE_SHIFT) &amp; ENET_DMA_INTR_EN_OVE_MASK)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a99a3a9d7fb6415cea5b7eb0e9bce2679"> 5702</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_OVE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_OVE_MASK) &gt;&gt; ENET_DMA_INTR_EN_OVE_SHIFT)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span> </div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span><span class="comment">/*</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="comment"> * TJE (RW)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span><span class="comment"> *</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="comment"> * Transmit Jabber Timeout Enable</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Transmit Jabber Timeout Interrupt is enabled. When this bit is reset, the Transmit Jabber Timeout Interrupt is disabled.</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="comment"> */</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8e505bd1e82678d9ae451c2f235880a4"> 5710</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TJE_MASK (0x8U)</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae797ce55209ffbe52398826f6618df21"> 5711</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TJE_SHIFT (3U)</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6fe9ec7c2fdcf9b3e36f46f4426d7568"> 5712</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TJE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_TJE_SHIFT) &amp; ENET_DMA_INTR_EN_TJE_MASK)</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abc83c1db2c76c830eb92d6447cea0e50"> 5713</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TJE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_TJE_MASK) &gt;&gt; ENET_DMA_INTR_EN_TJE_SHIFT)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span> </div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="comment">/*</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="comment"> * TUE (RW)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="comment"> *</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="comment"> * Transmit Buffer Unavailable Enable</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="comment"> * When this bit is set with Normal Interrupt Summary Enable (Bit 16), the Transmit Buffer Unavailable Interrupt is enabled. When this bit is reset, the Transmit Buffer Unavailable Interrupt is disabled.</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="comment"> */</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0fe26864fa42650f50ddc2e10293bcde"> 5721</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TUE_MASK (0x4U)</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2728502c04efce95a44b4aa78d081e4b"> 5722</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TUE_SHIFT (2U)</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7a458f4c94e3fced049169db20898a0"> 5723</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TUE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_TUE_SHIFT) &amp; ENET_DMA_INTR_EN_TUE_MASK)</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad4b1166934fa58a1487c6a6e1b603791"> 5724</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TUE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_TUE_MASK) &gt;&gt; ENET_DMA_INTR_EN_TUE_SHIFT)</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span> </div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="comment">/*</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span><span class="comment"> * TSE (RW)</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span><span class="comment"> *</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><span class="comment"> * Transmit Stopped Enable</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="comment"> * When this bit is set with Abnormal Interrupt Summary Enable (Bit 15), the Transmission Stopped Interrupt is enabled. When this bit is reset, the Transmission Stopped Interrupt is disabled.</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="comment"> */</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3f370aa85a66e1dca451603ad4253271"> 5732</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TSE_MASK (0x2U)</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad6e23719cd8a66bec4bbb309b5297aba"> 5733</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TSE_SHIFT (1U)</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#adbe717b838a7087f7af6d3f91345f604"> 5734</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TSE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_TSE_SHIFT) &amp; ENET_DMA_INTR_EN_TSE_MASK)</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acc238830d08f15dd5d81d0d209ab6143"> 5735</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TSE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_TSE_MASK) &gt;&gt; ENET_DMA_INTR_EN_TSE_SHIFT)</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span> </div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span><span class="comment">/*</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="comment"> * TIE (RW)</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="comment"> *</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="comment"> * Transmit Interrupt Enable</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span><span class="comment"> * When this bit is set with Normal Interrupt Summary Enable (Bit 16), the Transmit Interrupt is enabled. When this bit is reset, the Transmit Interrupt is disabled.</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span><span class="comment"> */</span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a62d97c0adcd5f8ababd389f6de673168"> 5743</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TIE_MASK (0x1U)</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a244a8739273a510a0a80ceaaa4d79728"> 5744</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TIE_SHIFT (0U)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a50c748ff1fe826d629116eb5bed554d8"> 5745</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TIE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_INTR_EN_TIE_SHIFT) &amp; ENET_DMA_INTR_EN_TIE_MASK)</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6513c9456b23ccb48d47b211c28c55d5"> 5746</a></span><span class="preprocessor">#define ENET_DMA_INTR_EN_TIE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_INTR_EN_TIE_MASK) &gt;&gt; ENET_DMA_INTR_EN_TIE_SHIFT)</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span> </div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="comment">/* Bitfield definition for register: DMA_MISS_OVF_CNT */</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="comment">/*</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="comment"> * ONFCNTOVF (RW)</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><span class="comment"> *</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span><span class="comment"> * Overflow Bit for FIFO Overflow Counter</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span><span class="comment"> * This bit is set every time the Overflow Frame Counter (Bits[27:17]) overflows,</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span><span class="comment"> * that is, the Rx FIFO overflows with the overflow frame counter at maximum value.</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="comment"> * In such a scenario, the overflow frame counter is reset to all-zeros and this bit indicates that the rollover happened.</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="comment"> */</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a265819e4d0e52b6d95c75696e4319358"> 5757</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a81ddb4807b5e261c08336ddacb4a2f3b"> 5758</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_SHIFT (28U)</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab40687ce0ca299207a2e9abea4e5cf4f"> 5759</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_SHIFT) &amp; ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_MASK)</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a04c4557f2d94e32df4c51247ccc00f23"> 5760</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_MASK) &gt;&gt; ENET_DMA_MISS_OVF_CNT_ONFCNTOVF_SHIFT)</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span> </div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span><span class="comment">/*</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span><span class="comment"> * OVFFRMCNT (RW)</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span><span class="comment"> *</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="comment"> * Overflow Frame Counter</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span><span class="comment"> * This field indicates the number of frames missed by the application. This counter is incremented each time the MTL FIFO overflows. The counter is cleared when this register is read with mci_be_i[2] at 1b1.</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="comment"> */</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a392f16244d9d2bc78ae1c18fa448c53d"> 5768</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_MASK (0xFFE0000UL)</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3148710453f20d483c940c354a64d4d5"> 5769</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_SHIFT (17U)</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa095402d5218ed970d85376cc92dcc92"> 5770</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_SHIFT) &amp; ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_MASK)</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aacf0448d16e5ad7751aa1678d15a0733"> 5771</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_MASK) &gt;&gt; ENET_DMA_MISS_OVF_CNT_OVFFRMCNT_SHIFT)</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span> </div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span><span class="comment">/*</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span><span class="comment"> * MISCNTOVF (RW)</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span><span class="comment"> *</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span><span class="comment"> * Overflow Bit for Missed Frame Counter</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span><span class="comment"> * This bit is set every time Missed Frame Counter (Bits[15:0]) overflows,</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span><span class="comment"> * that is, the DMA discards an incoming frame because of the Host Receive Buffer being unavailable with the missed frame counter at maximum value. In such a scenario,</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment"> *  the Missed frame counter is reset to all-zeros and this bit indicates that the rollover happened.</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment"> */</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af081508ee742624dc8a51cd298e0f892"> 5781</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISCNTOVF_MASK (0x10000UL)</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac07ad45070b6ab245ff51f7136d74243"> 5782</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISCNTOVF_SHIFT (16U)</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aed6df1cc2902d72efe125ad34cf1a14c"> 5783</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISCNTOVF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_MISS_OVF_CNT_MISCNTOVF_SHIFT) &amp; ENET_DMA_MISS_OVF_CNT_MISCNTOVF_MASK)</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acf2b8a380b77b3dfc6fc76c5affff817"> 5784</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISCNTOVF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_MISS_OVF_CNT_MISCNTOVF_MASK) &gt;&gt; ENET_DMA_MISS_OVF_CNT_MISCNTOVF_SHIFT)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span> </div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span><span class="comment">/*</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span><span class="comment"> * MISFRMCNT (RW)</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="comment"> *</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="comment"> * Missed Frame Counter</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><span class="comment"> * This field indicates the number of frames missed by the controller because of the Host Receive Buffer being unavailable.</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="comment"> * This counter is incremented each time the DMA discards an incoming frame. The counter is cleared when this register is read with mci_be_i[0] at 1b1.</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="comment"> */</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a24d00fb4765bd687b0d1c86fa729af22"> 5793</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISFRMCNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a601dc3ac419ec915d22b34134c1c1192"> 5794</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISFRMCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a272a648dc121679515137ceff771b926"> 5795</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISFRMCNT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_MISS_OVF_CNT_MISFRMCNT_SHIFT) &amp; ENET_DMA_MISS_OVF_CNT_MISFRMCNT_MASK)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a282f256a8d09ff2b57d4226b31160e92"> 5796</a></span><span class="preprocessor">#define ENET_DMA_MISS_OVF_CNT_MISFRMCNT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_MISS_OVF_CNT_MISFRMCNT_MASK) &gt;&gt; ENET_DMA_MISS_OVF_CNT_MISFRMCNT_SHIFT)</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span> </div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span><span class="comment">/* Bitfield definition for register: DMA_RX_INTR_WDOG */</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">/*</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="comment"> * RIWT (RW)</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment"> *</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="comment"> * RI Watchdog Timer Count</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="comment"> * This bit indicates the number of system clock cycles multiplied by 256 for which the watchdog timer is set.</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment"> * The watchdog timer gets triggered with the programmed value after the Rx DMA completes the transfer</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span><span class="comment"> * of a frame for which the RI status bit is not set because of the setting in the corresponding descriptor RDES1[31].</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span><span class="comment"> * When the watchdog timer runs out, the RI bit is set and the timer is stopped.</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span><span class="comment"> * The watchdog timer is reset when the RI bit is set high because of automatic setting of RI as per RDES1[31] of any received frame.</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span><span class="comment"> */</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a756a171167cf3787c711add289aa0fd1"> 5809</a></span><span class="preprocessor">#define ENET_DMA_RX_INTR_WDOG_RIWT_MASK (0xFFU)</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abe202f632b512978b30389f7235c0e13"> 5810</a></span><span class="preprocessor">#define ENET_DMA_RX_INTR_WDOG_RIWT_SHIFT (0U)</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aca14432d0f3f0baedaa12e14899eae43"> 5811</a></span><span class="preprocessor">#define ENET_DMA_RX_INTR_WDOG_RIWT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_RX_INTR_WDOG_RIWT_SHIFT) &amp; ENET_DMA_RX_INTR_WDOG_RIWT_MASK)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1e9f81f688414046a9160acbed39e0c"> 5812</a></span><span class="preprocessor">#define ENET_DMA_RX_INTR_WDOG_RIWT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_RX_INTR_WDOG_RIWT_MASK) &gt;&gt; ENET_DMA_RX_INTR_WDOG_RIWT_SHIFT)</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span> </div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span><span class="comment">/* Bitfield definition for register: DMA_AXI_MODE */</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="comment">/*</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span><span class="comment"> * EN_LPI (RW)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span><span class="comment"> *</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="comment"> * Enable Low Power Interface (LPI)</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="comment"> * When set to 1, this bit enables the LPI mode supported by the GMAC-AXI configuration and accepts the LPI request from the AXI System Clock controller.</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="comment"> * When set to 0, this bit disables the LPI mode and always denies the LPI request from the AXI System Clock controller.</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="comment"> */</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a89c0ee5981bf701a4bb7ba82cdffbd14"> 5822</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_EN_LPI_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a90ae58d392d881051abfa6025a95b57b"> 5823</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_EN_LPI_SHIFT (31U)</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0aed581752210f20167b632077844bcb"> 5824</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_EN_LPI_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_EN_LPI_SHIFT) &amp; ENET_DMA_AXI_MODE_EN_LPI_MASK)</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a43a56267077153091830350ade7777b6"> 5825</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_EN_LPI_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_EN_LPI_MASK) &gt;&gt; ENET_DMA_AXI_MODE_EN_LPI_SHIFT)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span> </div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span><span class="comment">/*</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span><span class="comment"> * LPI_XIT_FRM (RW)</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span><span class="comment"> *</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span><span class="comment"> * Unlock on Magic Packet or Remote Wake-Up Frame</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span><span class="comment"> * When set to 1, this bit enables the GMAC-AXI to come out of the LPI mode only when the magic packet or remote wake-up frame is received.</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><span class="comment"> * When set to 0, this bit enables the GMAC-AXI to come out of LPI mode when any frame is received.</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span><span class="comment"> */</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a81502e8c3dc36b55310e687b30bc6f22"> 5834</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_LPI_XIT_FRM_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a045f71213102ad74d38711c16f51b074"> 5835</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_LPI_XIT_FRM_SHIFT (30U)</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a98478496564abecb481f03f99dc88231"> 5836</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_LPI_XIT_FRM_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_LPI_XIT_FRM_SHIFT) &amp; ENET_DMA_AXI_MODE_LPI_XIT_FRM_MASK)</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aacac157984f0c7f00d67ce846ed274e3"> 5837</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_LPI_XIT_FRM_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_LPI_XIT_FRM_MASK) &gt;&gt; ENET_DMA_AXI_MODE_LPI_XIT_FRM_SHIFT)</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span> </div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span><span class="comment">/*</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span><span class="comment"> * WR_OSR_LMT (RW)</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span><span class="comment"> *</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span><span class="comment"> * AXI Maximum Write Outstanding Request Limit</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span><span class="comment"> * This value limits the maximum outstanding request on the AXI write interface.</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span><span class="comment"> * Maximum outstanding requests = WR_OSR_LMT+1 Note: - Bit 22 is reserved if AXI_GM_MAX_WR_REQUESTS = 4. - Bit 23 bit is reserved if AXI_GM_MAX_WR_REQUESTS != 16.</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span><span class="comment"> */</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acac7ee89a9acaaca3f100567d3915161"> 5846</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_WR_OSR_LMT_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a78521d0ffd3d9e2c2c3cab732d393723"> 5847</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_WR_OSR_LMT_SHIFT (20U)</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a387bc52b434e71162f0782b20d5b0634"> 5848</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_WR_OSR_LMT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_WR_OSR_LMT_SHIFT) &amp; ENET_DMA_AXI_MODE_WR_OSR_LMT_MASK)</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a92a37aeea1b6b47e2defdfc5bce88ef6"> 5849</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_WR_OSR_LMT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_WR_OSR_LMT_MASK) &gt;&gt; ENET_DMA_AXI_MODE_WR_OSR_LMT_SHIFT)</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span> </div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span><span class="comment">/*</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><span class="comment"> * RD_OSR_LMT (RW)</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span><span class="comment"> *</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span><span class="comment"> * AXI Maximum Read Outstanding Request Limit</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span><span class="comment"> * This value limits the maximum outstanding request on the AXI read interface.</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><span class="comment"> * Maximum outstanding requests = RD_OSR_LMT+1 Note: - Bit 18 is reserved if AXI_GM_MAX_RD_REQUESTS = 4. - Bit 19 is reserved if AXI_GM_MAX_RD_REQUESTS != 16.</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="comment"> */</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a91f8a5cb30cef9bed62185c5090f9c74"> 5858</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_RD_OSR_LMT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a00dea55aba05165cebf73b6353b193a3"> 5859</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_RD_OSR_LMT_SHIFT (16U)</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72b0ffbfb70a4a9b68d2b38a955ba3e2"> 5860</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_RD_OSR_LMT_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_RD_OSR_LMT_SHIFT) &amp; ENET_DMA_AXI_MODE_RD_OSR_LMT_MASK)</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a97978d88bb2d246ce2579efc53fbca8f"> 5861</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_RD_OSR_LMT_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_RD_OSR_LMT_MASK) &gt;&gt; ENET_DMA_AXI_MODE_RD_OSR_LMT_SHIFT)</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span> </div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span><span class="comment">/*</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span><span class="comment"> * ONEKBBE (RW)</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span><span class="comment"> *</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span><span class="comment"> * 1 KB Boundary Crossing Enable for the GMAC-AXI Master</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><span class="comment"> * When set, the GMAC-AXI master performs burst transfers that do not cross 1 KB boundary.</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><span class="comment"> * When reset, the GMAC-AXI master performs burst transfers that do not cross 4 KB boundary.</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span><span class="comment"> */</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4a03b5c303ad191ca4ce66a7c03759b6"> 5870</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_ONEKBBE_MASK (0x2000U)</span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2a3acd33392059a01df20b436ed5373e"> 5871</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_ONEKBBE_SHIFT (13U)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fa2992624b67d865c4313f15102ec83"> 5872</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_ONEKBBE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_ONEKBBE_SHIFT) &amp; ENET_DMA_AXI_MODE_ONEKBBE_MASK)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9d0a8fee939b699e7a867619c5ffeb76"> 5873</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_ONEKBBE_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_ONEKBBE_MASK) &gt;&gt; ENET_DMA_AXI_MODE_ONEKBBE_SHIFT)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span> </div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="comment">/*</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="comment"> * AXI_AAL (RW)</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span><span class="comment"> *</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="comment"> * Address-Aligned Beats</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span><span class="comment"> * This bit is read-only bit and reflects the Bit 25 (AAL) of Register 0 (Bus Mode Register).</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI performs address-aligned burst transfers on both read and write channels.</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="comment"> */</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a3a3dc92a152fa80648810452f6b6c496"> 5882</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_AXI_AAL_MASK (0x1000U)</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cca5de0eedebb4da79f6eb4ee79effd"> 5883</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_AXI_AAL_SHIFT (12U)</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9fe05231e07ce88479f16a52882f94c9"> 5884</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_AXI_AAL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_AXI_AAL_SHIFT) &amp; ENET_DMA_AXI_MODE_AXI_AAL_MASK)</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8e7c5709dcfd340b193ada9dc530aad3"> 5885</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_AXI_AAL_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_AXI_AAL_MASK) &gt;&gt; ENET_DMA_AXI_MODE_AXI_AAL_SHIFT)</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span> </div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span><span class="comment">/*</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span><span class="comment"> * BLEN256 (RW)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span><span class="comment"> *</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span><span class="comment"> * AXI Burst Length 256</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 256 on the AXI master interface.</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span><span class="comment"> * This bit is present only when the configuration parameter AXI_BL is set to 256. Otherwise, this bit is reserved and is read-only (RO).</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment"> */</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7d444b9eccc09197b7cf094491e07a15"> 5894</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN256_MASK (0x80U)</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac7260ab0ef7b3b500c597276d3c0e896"> 5895</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN256_SHIFT (7U)</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab390772d6001a5e153d40bde3c63c61c"> 5896</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN256_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN256_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN256_MASK)</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae2135dd7f3c45d8c178073d420120f21"> 5897</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN256_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN256_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN256_SHIFT)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span> </div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="comment">/*</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="comment"> * BLEN128 (RW)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span><span class="comment"> *</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span><span class="comment"> * AXI Burst Length 128</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 128 on the AXI master interface.</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="comment"> * This bit is present only when the configuration parameter AXI_BL is set to 128 or more. Otherwise, this bit is reserved and is read-only (RO).</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span><span class="comment"> */</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a60b6fdc648c6b47d21dd626a6995e65b"> 5906</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN128_MASK (0x40U)</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4cfbaac4216404f75c46d1c7cc4f6a03"> 5907</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN128_SHIFT (6U)</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa684bfbe6b681c073d19d0f609995e10"> 5908</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN128_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN128_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN128_MASK)</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a31ddcb71e375dab9f6bc50d56e6ea0b7"> 5909</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN128_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN128_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN128_SHIFT)</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span> </div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span><span class="comment">/*</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span><span class="comment"> * BLEN64 (RW)</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span><span class="comment"> *</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span><span class="comment"> * AXI Burst Length 64</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 64 on the AXI master interface.</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="comment"> * This bit is present only when the configuration parameter AXI_BL is set to 64 or more. Otherwise, this bit is reserved and is read-only (RO).</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment"> */</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a12e87ee91a74b56f45c870ef171ef4d8"> 5918</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN64_MASK (0x20U)</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af03fa23a4f107353fc1067f3f917139b"> 5919</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN64_SHIFT (5U)</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8eb0880c6d199a23641fc2d1822c2c00"> 5920</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN64_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN64_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN64_MASK)</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acc11a02d4d6bcbf357f78a6ac64cf446"> 5921</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN64_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN64_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN64_SHIFT)</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span> </div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span><span class="comment">/*</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="comment"> * BLEN32 (RW)</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="comment"> *</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="comment"> * AXI Burst Length 32</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 32 on the AXI master interface.</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span><span class="comment"> * This bit is present only when the configuration parameter AXI_BL is set to 32 or more. Otherwise, this bit is reserved and is read-only (RO).</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="comment"> */</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae1902e619ea76179d94be5c8405376dd"> 5930</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN32_MASK (0x10U)</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab4a068347bca464633f313f8437845f6"> 5931</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN32_SHIFT (4U)</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4cfbd36507e20dcfd06e1df62d232637"> 5932</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN32_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN32_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN32_MASK)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5bdb5cddc3e70608885f807e9a14f3e7"> 5933</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN32_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN32_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN32_SHIFT)</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span> </div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="comment">/*</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="comment"> * BLEN16 (RW)</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment"> *</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span><span class="comment"> * AXI Burst Length 16</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span><span class="comment"> * When this bit is set to 1 or UNDEF is set to 1, the GMAC-AXI is allowed to select a burst length of 16 on the AXI master interface.</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span><span class="comment"> */</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8abbf29f5b6306b6e19157acc8e21f95"> 5941</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN16_MASK (0x8U)</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a09c504f23c5ab74a8c658c08547d064e"> 5942</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN16_SHIFT (3U)</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6453a51eb567b9954d6d036088eb1a04"> 5943</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN16_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN16_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN16_MASK)</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a85c7410b5cfa1c6b0585115c61d8d08f"> 5944</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN16_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN16_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN16_SHIFT)</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span> </div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="comment">/*</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="comment"> * BLEN8 (RW)</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="comment"> *</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span><span class="comment"> * AXI Burst Length 8</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 8 on the AXI master interface.</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="comment"> * Setting this bit has no effect when UNDEF is set to 1.</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span><span class="comment"> */</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4dda69b0463298b57d20d161652d2cb6"> 5953</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN8_MASK (0x4U)</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1bf40188e5282f1742252177b27f1c1d"> 5954</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN8_SHIFT (2U)</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8de04c09a7978bb7ba71f3ea0d9373d0"> 5955</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN8_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN8_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN8_MASK)</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a40765545fa9a28ca269a1fb263241ad1"> 5956</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN8_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN8_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN8_SHIFT)</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span> </div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span><span class="comment">/*</span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span><span class="comment"> * BLEN4 (RW)</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="comment"> *</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span><span class="comment"> * AXI Burst Length 4</span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span><span class="comment"> * When this bit is set to 1, the GMAC-AXI is allowed to select a burst length of 4 on the AXI master interface.</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment"> * Setting this bit has no effect when UNDEF is set to 1.</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="comment"> */</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aad6b20b6c9b90ad7e7f3133cf83a1b11"> 5965</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN4_MASK (0x2U)</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0035fa9d09b018bb20cace8f06900212"> 5966</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN4_SHIFT (1U)</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a96bc8102aa4992ce35308b6abeb15b"> 5967</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN4_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_BLEN4_SHIFT) &amp; ENET_DMA_AXI_MODE_BLEN4_MASK)</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aea89df7d965a13d2565e69e074b2067d"> 5968</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_BLEN4_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_BLEN4_MASK) &gt;&gt; ENET_DMA_AXI_MODE_BLEN4_SHIFT)</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span> </div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span><span class="comment">/*</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span><span class="comment"> * UNDEF (RW)</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span><span class="comment"> *</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="comment"> * AXI Undefined Burst Length</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="comment"> * This bit is read-only bit and indicates the complement (invert) value of Bit 16 (FB) in Register 0 (Bus Mode Register).</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="comment"> * - When this bit is set to 1, the GMAC-AXI is allowed to perform any burst length equal to or below the maximum allowed burst length programmed in Bits[7:3].</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment"> * - When this bit is set to 0, the GMAC-AXI is allowed to perform only fixed burst lengths as indicated by BLEN256, BLEN128, BLEN64, BLEN32, BLEN16, BLEN8, or BLEN4, or a burst length of 1.</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="comment"> * If UNDEF is set and none of the BLEN bits is set, then GMAC-AXI is allowed to perform a burst length of 16.</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment"> */</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abaa3f8b33727a03166d8ab41aadd78a6"> 5979</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_UNDEF_MASK (0x1U)</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a108f08a9760dd3421b9ebbac31d3a593"> 5980</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_UNDEF_SHIFT (0U)</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad2979f0bd6b431889b67ca75396da688"> 5981</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_UNDEF_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_AXI_MODE_UNDEF_SHIFT) &amp; ENET_DMA_AXI_MODE_UNDEF_MASK)</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4df3c2cc8584908f007844c45cee3075"> 5982</a></span><span class="preprocessor">#define ENET_DMA_AXI_MODE_UNDEF_GET(x) (((uint32_t)(x) &amp; ENET_DMA_AXI_MODE_UNDEF_MASK) &gt;&gt; ENET_DMA_AXI_MODE_UNDEF_SHIFT)</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span> </div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="comment">/* Bitfield definition for register: DMA_BUS_STATUS */</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="comment">/*</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="comment"> * AXIRDSTS (RW)</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="comment"> *</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="comment"> * AXI Master Read Channel Status</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="comment"> * When high, it indicates that AXI master&#39;s read channel is active and transferring data.</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="comment"> */</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a46e0b82fd8d0ce5763c237582d78e4fd"> 5991</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXIRDSTS_MASK (0x2U)</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac28292d57032bfa1d2461ac690ddb226"> 5992</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXIRDSTS_SHIFT (1U)</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1fcf88a353b9e30b7654330769f4b832"> 5993</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXIRDSTS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_STATUS_AXIRDSTS_SHIFT) &amp; ENET_DMA_BUS_STATUS_AXIRDSTS_MASK)</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2aea11f588a20144c22d7f14b5898151"> 5994</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXIRDSTS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_STATUS_AXIRDSTS_MASK) &gt;&gt; ENET_DMA_BUS_STATUS_AXIRDSTS_SHIFT)</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span> </div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span><span class="comment">/*</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span><span class="comment"> * AXWHSTS (RW)</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span><span class="comment"> *</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span><span class="comment"> * AXI Master Write Channel or AHB Master Status</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><span class="comment"> * When high, it indicates that AXI master&#39;s write channel is active and transferring data in the GMAC-AXI configuration. In the GMAC-AHB configuration,</span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="comment"> *  it indicates that the AHB master interface FSMs are in the non-idle state.</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span><span class="comment"> */</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a6dfab44f6d9ae31195b06fa5ef05a012"> 6003</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXWHSTS_MASK (0x1U)</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac220d9c4e0beb8c243932cee5caf859b"> 6004</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXWHSTS_SHIFT (0U)</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab83f48026a1a3e85e0128a3140eff61a"> 6005</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXWHSTS_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_BUS_STATUS_AXWHSTS_SHIFT) &amp; ENET_DMA_BUS_STATUS_AXWHSTS_MASK)</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acb51a76f5f54475cc62c7f261a22c36a"> 6006</a></span><span class="preprocessor">#define ENET_DMA_BUS_STATUS_AXWHSTS_GET(x) (((uint32_t)(x) &amp; ENET_DMA_BUS_STATUS_AXWHSTS_MASK) &gt;&gt; ENET_DMA_BUS_STATUS_AXWHSTS_SHIFT)</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span> </div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span><span class="comment">/* Bitfield definition for register: DMA_CURR_HOST_TX_DESC */</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span><span class="comment">/*</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="comment"> * CURTDESAPTR (RW)</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span><span class="comment"> *</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="comment"> * Host Transmit Descriptor Address Pointer</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="comment"> * Cleared on Reset. Pointer updated by the DMA during operation.</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment"> */</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aee7a6095dd6d42b9239a6e547d8f6b5f"> 6015</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae347e8cdc44823ba4b3a8d701c72bb2d"> 6016</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a2cdf2f7a96a9571226175fea7a2a8105"> 6017</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_SHIFT) &amp; ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_MASK)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af04244d8dc56e0e951183cbdd4c46796"> 6018</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_MASK) &gt;&gt; ENET_DMA_CURR_HOST_TX_DESC_CURTDESAPTR_SHIFT)</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span> </div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span><span class="comment">/* Bitfield definition for register: DMA_CURR_HOST_RX_DESC */</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span><span class="comment">/*</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="comment"> * CURRDESAPTR (RW)</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span><span class="comment"> *</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="comment"> * Host Receive Descriptor Address Pointer</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="comment"> * Cleared on Reset. Pointer updated by the DMA during operation.</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="comment"> */</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a807f7bf793e8082be7fe96bac439daed"> 6027</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac840af3f880be63bfa85f578a140066e"> 6028</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ab7d53de40cf02f5d26a2e5e698706667"> 6029</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_SHIFT) &amp; ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_MASK)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#af2cc5af55855c4cf7478bc42d89eae49"> 6030</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_MASK) &gt;&gt; ENET_DMA_CURR_HOST_RX_DESC_CURRDESAPTR_SHIFT)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span> </div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="comment">/* Bitfield definition for register: DMA_CURR_HOST_TX_BUF */</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="comment">/*</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="comment"> * CURTBUFAPTR (RW)</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="comment"> *</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span><span class="comment"> * Host Transmit Buffer Address Pointer</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="comment"> * Cleared on Reset. Pointer updated by the DMA during operation.</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span><span class="comment"> */</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad0529b6e9d096b160c8ecec0f4bd998e"> 6039</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a9a6a1982c45d072c83a081e83a22e1aa"> 6040</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a08856aae5445200eba9991e3efe61fd9"> 6041</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_SHIFT) &amp; ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_MASK)</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a23828f487ae7d99348ddb96931289062"> 6042</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_MASK) &gt;&gt; ENET_DMA_CURR_HOST_TX_BUF_CURTBUFAPTR_SHIFT)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span> </div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="comment">/* Bitfield definition for register: DMA_CURR_HOST_RX_BUF */</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="comment">/*</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span><span class="comment"> * CURRBUFAPTR (RW)</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="comment"> *</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span><span class="comment"> * Host Receive Buffer Address Pointer</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span><span class="comment"> * Cleared on Reset. Pointer updated by the DMA during operation.</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span><span class="comment"> */</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ac47ff22bdb9cbc95509fb5d78c0dd211"> 6051</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1b3d1dc7075ab048343fe7429f9f7b73"> 6052</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aa778aacb3c357acdc0dfdf9b37a228f3"> 6053</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_SET(x) (((uint32_t)(x) &lt;&lt; ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_SHIFT) &amp; ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_MASK)</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a38b76ad937ca5470d49b9bf2bee79e39"> 6054</a></span><span class="preprocessor">#define ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_GET(x) (((uint32_t)(x) &amp; ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_MASK) &gt;&gt; ENET_DMA_CURR_HOST_RX_BUF_CURRBUFAPTR_SHIFT)</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span> </div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="comment">/* Bitfield definition for register: CTRL0 */</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span><span class="comment">/*</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span><span class="comment"> * ENET0_RXCLK_DLY_SEL (RW)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span><span class="comment"> *</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="comment"> */</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad55b9fb8c30989e121fb9b6ad0b37835"> 6061</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_RXCLK_DLY_SEL_MASK (0x3F00U)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a777860b6cf6b2db695dba18e70df1f8a"> 6062</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_RXCLK_DLY_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a26cd0e1b93ba21959fca390c07ab5870"> 6063</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_RXCLK_DLY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL0_ENET0_RXCLK_DLY_SEL_SHIFT) &amp; ENET_CTRL0_ENET0_RXCLK_DLY_SEL_MASK)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a7e11311281f80ae93aa32fa6ad8f8b92"> 6064</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_RXCLK_DLY_SEL_GET(x) (((uint32_t)(x) &amp; ENET_CTRL0_ENET0_RXCLK_DLY_SEL_MASK) &gt;&gt; ENET_CTRL0_ENET0_RXCLK_DLY_SEL_SHIFT)</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span> </div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="comment">/*</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="comment"> * ENET0_TXCLK_DLY_SEL (RW)</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="comment"> *</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span><span class="comment"> */</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abef5159d676cf145d789bf6e31130638"> 6070</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_TXCLK_DLY_SEL_MASK (0x3FU)</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4f0562c1ff7df0920cd6b77a11830ee5"> 6071</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_TXCLK_DLY_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a80a7f04a61e3d9695c4dbcee8c3280e1"> 6072</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_TXCLK_DLY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL0_ENET0_TXCLK_DLY_SEL_SHIFT) &amp; ENET_CTRL0_ENET0_TXCLK_DLY_SEL_MASK)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8125b3bb99e6973b79204d4a6def006f"> 6073</a></span><span class="preprocessor">#define ENET_CTRL0_ENET0_TXCLK_DLY_SEL_GET(x) (((uint32_t)(x) &amp; ENET_CTRL0_ENET0_TXCLK_DLY_SEL_MASK) &gt;&gt; ENET_CTRL0_ENET0_TXCLK_DLY_SEL_SHIFT)</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span> </div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="comment">/* Bitfield definition for register: CTRL2 */</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="comment">/*</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="comment"> * ENET0_LPI_IRQ_EN (RW)</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="comment"> *</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span><span class="comment"> * lowpower interrupt enable, for internal use only, user should use core registers for enable/disable interrupt</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span><span class="comment"> */</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a76de9c338e1e7c446f86e872733091f1"> 6081</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_LPI_IRQ_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a0d1512f48f30ac79a166f3656b72bf15"> 6082</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_LPI_IRQ_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4fc0578ea3104497d8dc376329b235c0"> 6083</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_LPI_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL2_ENET0_LPI_IRQ_EN_SHIFT) &amp; ENET_CTRL2_ENET0_LPI_IRQ_EN_MASK)</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad56987712162f4b1a1ae040655fe5437"> 6084</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_LPI_IRQ_EN_GET(x) (((uint32_t)(x) &amp; ENET_CTRL2_ENET0_LPI_IRQ_EN_MASK) &gt;&gt; ENET_CTRL2_ENET0_LPI_IRQ_EN_SHIFT)</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span> </div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="comment">/*</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="comment"> * ENET0_REFCLK_OE (RW)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><span class="comment"> *</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span><span class="comment"> * set to enable output 50MHz clock to rmii phy.</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span><span class="comment"> * User should set it if use soc internal clock as refclk</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span><span class="comment"> */</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1908ecec4510a0f22a214e7e17d3c887"> 6092</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_REFCLK_OE_MASK (0x80000UL)</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5348d609a94ebe5f8388a7a14466c1e6"> 6093</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_REFCLK_OE_SHIFT (19U)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#acfbe931bcb851fc9b21fcc0bcb8b1773"> 6094</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_REFCLK_OE_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL2_ENET0_REFCLK_OE_SHIFT) &amp; ENET_CTRL2_ENET0_REFCLK_OE_MASK)</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a5bb3d37c1a0c124a4ede7a119272d9c6"> 6095</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_REFCLK_OE_GET(x) (((uint32_t)(x) &amp; ENET_CTRL2_ENET0_REFCLK_OE_MASK) &gt;&gt; ENET_CTRL2_ENET0_REFCLK_OE_SHIFT)</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span> </div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span><span class="comment">/*</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span><span class="comment"> * ENET0_PHY_INF_SEL (RW)</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><span class="comment"> *</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="comment"> * PHY mode select</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span><span class="comment"> * 000MII; 001RGMII; 100RMII;</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span><span class="comment"> * should be set before config IOMUX, otherwise may cause glitch for RGMII</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span><span class="comment"> */</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a59b3be67e304b6cbed2ba9aba883d9bb"> 6104</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_PHY_INF_SEL_MASK (0xE000U)</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1f6acbc58c9cac8fff94298c678a6ffb"> 6105</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_PHY_INF_SEL_SHIFT (13U)</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4676889a55c0b843a38339e653941606"> 6106</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_PHY_INF_SEL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL2_ENET0_PHY_INF_SEL_SHIFT) &amp; ENET_CTRL2_ENET0_PHY_INF_SEL_MASK)</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a99ccf03a7e879c7f24ad57f4ecb0eb30"> 6107</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_PHY_INF_SEL_GET(x) (((uint32_t)(x) &amp; ENET_CTRL2_ENET0_PHY_INF_SEL_MASK) &gt;&gt; ENET_CTRL2_ENET0_PHY_INF_SEL_SHIFT)</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span> </div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span><span class="comment">/*</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span><span class="comment"> * ENET0_FLOWCTRL (RW)</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span><span class="comment"> *</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><span class="comment"> * flow control request</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="comment"> */</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a26b581f689bb01cebb13ada6068af012"> 6114</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_FLOWCTRL_MASK (0x1000U)</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ae9ed305ed8eca2e072a6dc633b5852d9"> 6115</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_FLOWCTRL_SHIFT (12U)</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a48e1ef7004e839ed6d9d7c3445e72e4f"> 6116</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_FLOWCTRL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL2_ENET0_FLOWCTRL_SHIFT) &amp; ENET_CTRL2_ENET0_FLOWCTRL_MASK)</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a093a5487513ff8f5c8afedcd97d8fb48"> 6117</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_FLOWCTRL_GET(x) (((uint32_t)(x) &amp; ENET_CTRL2_ENET0_FLOWCTRL_MASK) &gt;&gt; ENET_CTRL2_ENET0_FLOWCTRL_SHIFT)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span> </div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span><span class="comment">/*</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span><span class="comment"> * ENET0_RMII_TXCLK_SEL (RW)</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="comment"> *</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span><span class="comment"> * RMII mode output clock pad select</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="comment"> * set to use txck as RMII refclk;</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span><span class="comment"> * clr to use rxck as RMII refclk;  default 0(rxck)</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><span class="comment"> * refclk is always from pad, can use external clock from pad, or use internal clock output to pad then loopback.</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span><span class="comment"> */</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#ad0086038648b8c7d70843f93bab2b573"> 6127</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_RMII_TXCLK_SEL_MASK (0x400U)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a72c1f14683fdb8fbc692e3becdd81ef9"> 6128</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_RMII_TXCLK_SEL_SHIFT (10U)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1f984f40e5febb5aab41c737a0510646"> 6129</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_RMII_TXCLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; ENET_CTRL2_ENET0_RMII_TXCLK_SEL_SHIFT) &amp; ENET_CTRL2_ENET0_RMII_TXCLK_SEL_MASK)</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#abf8140eff68492f608618ad7c7fa7765"> 6130</a></span><span class="preprocessor">#define ENET_CTRL2_ENET0_RMII_TXCLK_SEL_GET(x) (((uint32_t)(x) &amp; ENET_CTRL2_ENET0_RMII_TXCLK_SEL_MASK) &gt;&gt; ENET_CTRL2_ENET0_RMII_TXCLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span> </div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span> </div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span> </div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="comment">/* MAC_ADDR register group index macro definition */</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4e48b372c8814b13821a8ac998054efd"> 6135</a></span><span class="preprocessor">#define ENET_MAC_ADDR_1 (0UL)</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a8fba3ee74fe5710ce7dd646167a72049"> 6136</a></span><span class="preprocessor">#define ENET_MAC_ADDR_2 (1UL)</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#aca7581a9833229f6ccf73d42ba3b1e0d"> 6137</a></span><span class="preprocessor">#define ENET_MAC_ADDR_3 (2UL)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a1ca945dd08a635d15e6ba494fab2f3fb"> 6138</a></span><span class="preprocessor">#define ENET_MAC_ADDR_4 (3UL)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span> </div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span><span class="comment">/* L3_L4_CFG register group index macro definition */</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a23516f5e008a97e7a66c1603ff030d66"> 6141</a></span><span class="preprocessor">#define ENET_L3_L4_CFG_0 (0UL)</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span> </div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="comment">/* PPS register group index macro definition */</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a71280583eeb656eb8b02d1b54161c3be"> 6144</a></span><span class="preprocessor">#define ENET_PPS_1 (0UL)</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a4328f75b8ebe768d5c9ae1ba38b0fe65"> 6145</a></span><span class="preprocessor">#define ENET_PPS_2 (1UL)</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__enet__regs_8h.html#a02ac10b15f9c855d5e7c1d9e1688eb4e"> 6146</a></span><span class="preprocessor">#define ENET_PPS_3 (2UL)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span> </div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span> </div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_ENET_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructENET__Type_html"><div class="ttname"><a href="structENET__Type.html">ENET_Type</a></div><div class="ttdef"><b>Definition</b> hpm_enet_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__enet__regs_8h.html">hpm_enet_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:42 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
