<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_bdfb61e0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_bdfb61e0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_bdfb61e0')">rsnoc_z_H_R_G_T2_U_U_bdfb61e0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="s7 cl rt"><a href="mod908.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod908.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod908.html#Toggle" > 42.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod908.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod908.html#inst_tag_298339"  onclick="showContent('inst_tag_298339')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 59.17</td>
<td class="s7 cl rt"><a href="mod908.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod908.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod908.html#Toggle" > 42.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod908.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_bdfb61e0'>
<hr>
<a name="inst_tag_298339"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_298339" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="s7 cl rt"><a href="mod908.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod908.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod908.html#Toggle" > 42.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod908.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.31</td>
<td class="s8 cl rt"> 81.38</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s3 cl rt"> 38.51</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 72.58</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod53.html#inst_tag_1758" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod489.html#inst_tag_165249" id="tag_urg_inst_165249">Ib</a></td>
<td class="s1 cl rt"> 17.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1763" id="tag_urg_inst_1763">Ica</a></td>
<td class="s9 cl rt"> 95.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1095.html#inst_tag_345298" id="tag_urg_inst_345298">If</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.95</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.47</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1081.html#inst_tag_337688" id="tag_urg_inst_337688">Ifpa</a></td>
<td class="s4 cl rt"> 42.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1078.html#inst_tag_337664" id="tag_urg_inst_337664">Io</a></td>
<td class="s2 cl rt"> 23.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1089.html#inst_tag_344001" id="tag_urg_inst_344001">Ip</a></td>
<td class="s4 cl rt"> 40.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_434" id="tag_urg_inst_434">Irspp</a></td>
<td class="s3 cl rt"> 39.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1052.html#inst_tag_336437" id="tag_urg_inst_336437">It</a></td>
<td class="s3 cl rt"> 36.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod461.html#inst_tag_159578" id="tag_urg_inst_159578">ucica9cabd429</a></td>
<td class="s1 cl rt"> 17.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136869" id="tag_urg_inst_136869">upc</a></td>
<td class="s8 cl rt"> 86.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80655" id="tag_urg_inst_80655">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190014" id="tag_urg_inst_190014">ups</a></td>
<td class="s8 cl rt"> 81.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44889" id="tag_urg_inst_44889">ursrrerg</a></td>
<td class="s8 cl rt"> 86.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198815" id="tag_urg_inst_198815">ursrsg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567.html#inst_tag_190912" id="tag_urg_inst_190912">uu7a140b090d</a></td>
<td class="s5 cl rt"> 53.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod363.html#inst_tag_136837" id="tag_urg_inst_136837">uuc2e482eb</a></td>
<td class="s5 cl rt"> 53.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_bdfb61e0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod908.html" >rsnoc_z_H_R_G_T2_U_U_bdfb61e0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12618</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12623</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>12629</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12637</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12642</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12659</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12665</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>12669</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>12694</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12784</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>12866</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>12877</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>13078</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>13083</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>13191</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
12617                   ,	GenLcl_Req_SeqUnique
12618      1/1          ,	GenLcl_Req_User
12619      1/1          ,	GenLcl_Req_Vld
12620      1/1          ,	GenLcl_Rsp_Data
12621      1/1          ,	GenLcl_Rsp_FlowId
                        MISSING_ELSE
12622                   ,	GenLcl_Rsp_Last
12623      1/1          ,	GenLcl_Rsp_Rdy
12624      1/1          ,	GenLcl_Rsp_SeqUnOrdered
12625      1/1          ,	GenLcl_Rsp_Status
12626      1/1          ,	GenLcl_Rsp_Vld
                        MISSING_ELSE
12627                   ,	GenPrt_Req_Addr
12628                   ,	GenPrt_Req_Be
12629      1/1          ,	GenPrt_Req_BurstType
12630      <font color = "red">0/1     ==>  ,	GenPrt_Req_Data</font>
12631      <font color = "red">0/1     ==>  ,	GenPrt_Req_FlowId</font>
12632      1/1          ,	GenPrt_Req_Last
12633      <font color = "red">0/1     ==>  ,	GenPrt_Req_Len1</font>
12634                   ,	GenPrt_Req_Lock
12635                   ,	GenPrt_Req_Opc
12636                   ,	GenPrt_Req_Rdy
12637      1/1          ,	GenPrt_Req_SeqUnOrdered
12638      1/1          ,	GenPrt_Req_SeqUnique
12639      1/1          ,	GenPrt_Req_User
12640      1/1          ,	GenPrt_Req_Vld
                        MISSING_ELSE
12641                   ,	GenPrt_Rsp_Data
12642      1/1          ,	GenPrt_Rsp_FlowId
12643      1/1          ,	GenPrt_Rsp_Last
12644      1/1          ,	GenPrt_Rsp_Rdy
12645      1/1          ,	GenPrt_Rsp_SeqUnOrdered
                        MISSING_ELSE
12646                   ,	GenPrt_Rsp_Status
12647                   ,	GenPrt_Rsp_Vld
12648                   ,	Sys_Clk
12649                   ,	Sys_Clk_ClkS
12650                   ,	Sys_Clk_En
12651                   ,	Sys_Clk_EnS
12652                   ,	Sys_Clk_RetRstN
12653                   ,	Sys_Clk_RstN
12654                   ,	Sys_Clk_Tm
12655                   ,	Sys_Pwr_Idle
12656                   ,	Sys_Pwr_WakeUp
12657                   );
12658                   	input  [31:0] GenLcl_Req_Addr         ;
12659      1/1          	input  [3:0]  GenLcl_Req_Be           ;
12660      1/1          	input         GenLcl_Req_BurstType    ;
12661      1/1          	input  [31:0] GenLcl_Req_Data         ;
12662      1/1          	input  [2:0]  GenLcl_Req_FlowId       ;
                        MISSING_ELSE
12663                   	input         GenLcl_Req_Last         ;
12664                   	input  [6:0]  GenLcl_Req_Len1         ;
12665      1/1          	input         GenLcl_Req_Lock         ;
12666      1/1          	input  [2:0]  GenLcl_Req_Opc          ;
12667      1/1          	output        GenLcl_Req_Rdy          ;
12668      1/1          	input         GenLcl_Req_SeqUnOrdered ;
                        MISSING_ELSE
12669      1/1          	input         GenLcl_Req_SeqUnique    ;
12670      1/1          	input  [7:0]  GenLcl_Req_User         ;
12671      <font color = "red">0/1     ==>  	input         GenLcl_Req_Vld          ;</font>
12672                   	output [31:0] GenLcl_Rsp_Data         ;
12673                   	output [2:0]  GenLcl_Rsp_FlowId       ;
12674                   	output        GenLcl_Rsp_Last         ;
12675                   	input         GenLcl_Rsp_Rdy          ;
12676                   	output        GenLcl_Rsp_SeqUnOrdered ;
12677                   	output [1:0]  GenLcl_Rsp_Status       ;
12678                   	output        GenLcl_Rsp_Vld          ;
12679                   	output [31:0] GenPrt_Req_Addr         ;
12680                   	output [3:0]  GenPrt_Req_Be           ;
12681                   	output        GenPrt_Req_BurstType    ;
12682                   	output [31:0] GenPrt_Req_Data         ;
12683                   	output [2:0]  GenPrt_Req_FlowId       ;
12684                   	output        GenPrt_Req_Last         ;
12685                   	output [6:0]  GenPrt_Req_Len1         ;
12686                   	output        GenPrt_Req_Lock         ;
12687                   	output [2:0]  GenPrt_Req_Opc          ;
12688                   	input         GenPrt_Req_Rdy          ;
12689                   	output        GenPrt_Req_SeqUnOrdered ;
12690                   	output        GenPrt_Req_SeqUnique    ;
12691                   	output [7:0]  GenPrt_Req_User         ;
12692                   	output        GenPrt_Req_Vld          ;
12693                   	input  [31:0] GenPrt_Rsp_Data         ;
12694      1/1          	input  [2:0]  GenPrt_Rsp_FlowId       ;
12695      1/1          	input         GenPrt_Rsp_Last         ;
12696      <font color = "red">0/1     ==>  	output        GenPrt_Rsp_Rdy          ;</font>
12697      1/1          	input         GenPrt_Rsp_SeqUnOrdered ;
12698      <font color = "red">0/1     ==>  	input  [1:0]  GenPrt_Rsp_Status       ;</font>
12699      1/1          	input         GenPrt_Rsp_Vld          ;
12700      <font color = "red">0/1     ==>  	input         Sys_Clk                 ;</font>
12701                   	input         Sys_Clk_ClkS            ;
12702                   	input         Sys_Clk_En              ;
12703                   	input         Sys_Clk_EnS             ;
12704                   	input         Sys_Clk_RetRstN         ;
12705                   	input         Sys_Clk_RstN            ;
12706                   	input         Sys_Clk_Tm              ;
12707                   	output        Sys_Pwr_Idle            ;
12708                   	output        Sys_Pwr_WakeUp          ;
12709                   	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
12710                   	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
12711                   	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
12712                   	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
12713                   	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
12714                   	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
12715                   	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
12716                   	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
12717                   	assign GenPrt_Req_Be = GenLcl_Req_Be;
12718                   	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
12719                   	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
12720                   	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
12721                   	assign GenPrt_Req_Last = GenLcl_Req_Last;
12722                   	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
12723                   	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
12724                   	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
12725                   	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
12726                   	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
12727                   	assign GenPrt_Req_User = GenLcl_Req_User;
12728                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
12729                   	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
12730                   	assign Sys_Pwr_Idle = 1'b1;
12731                   	assign Sys_Pwr_WakeUp = 1'b0;
12732                   endmodule
12733                   
12734                   `timescale 1ps/1ps
12735                   module rsnoc_z_H_R_G_U_P_U_c2e482eb (
12736                   	GenLcl_Req_Addr
12737                   ,	GenLcl_Req_Be
12738                   ,	GenLcl_Req_BurstType
12739                   ,	GenLcl_Req_Data
12740                   ,	GenLcl_Req_FlowId
12741                   ,	GenLcl_Req_Last
12742                   ,	GenLcl_Req_Len1
12743                   ,	GenLcl_Req_Lock
12744                   ,	GenLcl_Req_Opc
12745                   ,	GenLcl_Req_Rdy
12746                   ,	GenLcl_Req_SeqUnOrdered
12747                   ,	GenLcl_Req_SeqUnique
12748                   ,	GenLcl_Req_User
12749                   ,	GenLcl_Req_Vld
12750                   ,	GenLcl_Rsp_Data
12751                   ,	GenLcl_Rsp_FlowId
12752                   ,	GenLcl_Rsp_Last
12753                   ,	GenLcl_Rsp_Rdy
12754                   ,	GenLcl_Rsp_SeqUnOrdered
12755                   ,	GenLcl_Rsp_Status
12756                   ,	GenLcl_Rsp_Vld
12757                   ,	GenPrt_Req_Addr
12758                   ,	GenPrt_Req_Be
12759                   ,	GenPrt_Req_BurstType
12760                   ,	GenPrt_Req_Data
12761                   ,	GenPrt_Req_FlowId
12762                   ,	GenPrt_Req_Last
12763                   ,	GenPrt_Req_Len1
12764                   ,	GenPrt_Req_Lock
12765                   ,	GenPrt_Req_Opc
12766                   ,	GenPrt_Req_Rdy
12767                   ,	GenPrt_Req_SeqUnOrdered
12768                   ,	GenPrt_Req_SeqUnique
12769                   ,	GenPrt_Req_User
12770                   ,	GenPrt_Req_Vld
12771                   ,	GenPrt_Rsp_Data
12772                   ,	GenPrt_Rsp_FlowId
12773                   ,	GenPrt_Rsp_Last
12774                   ,	GenPrt_Rsp_Rdy
12775                   ,	GenPrt_Rsp_SeqUnOrdered
12776                   ,	GenPrt_Rsp_Status
12777                   ,	GenPrt_Rsp_Vld
12778                   );
12779                   	input  [31:0] GenLcl_Req_Addr         ;
12780                   	input  [3:0]  GenLcl_Req_Be           ;
12781                   	input         GenLcl_Req_BurstType    ;
12782                   	input  [31:0] GenLcl_Req_Data         ;
12783                   	input  [2:0]  GenLcl_Req_FlowId       ;
12784      1/1          	input         GenLcl_Req_Last         ;
12785      1/1          	input  [6:0]  GenLcl_Req_Len1         ;
12786      1/1          	input         GenLcl_Req_Lock         ;
12787      1/1          	input  [2:0]  GenLcl_Req_Opc          ;
                        MISSING_ELSE
12788                   	output        GenLcl_Req_Rdy          ;
12789                   	input         GenLcl_Req_SeqUnOrdered ;
12790                   	input         GenLcl_Req_SeqUnique    ;
12791                   	input  [7:0]  GenLcl_Req_User         ;
12792                   	input         GenLcl_Req_Vld          ;
12793                   	output [31:0] GenLcl_Rsp_Data         ;
12794                   	output [2:0]  GenLcl_Rsp_FlowId       ;
12795                   	output        GenLcl_Rsp_Last         ;
12796                   	input         GenLcl_Rsp_Rdy          ;
12797                   	output        GenLcl_Rsp_SeqUnOrdered ;
12798                   	output [1:0]  GenLcl_Rsp_Status       ;
12799                   	output        GenLcl_Rsp_Vld          ;
12800                   	output [31:0] GenPrt_Req_Addr         ;
12801                   	output [3:0]  GenPrt_Req_Be           ;
12802                   	output        GenPrt_Req_BurstType    ;
12803                   	output [31:0] GenPrt_Req_Data         ;
12804                   	output [2:0]  GenPrt_Req_FlowId       ;
12805                   	output        GenPrt_Req_Last         ;
12806                   	output [6:0]  GenPrt_Req_Len1         ;
12807                   	output        GenPrt_Req_Lock         ;
12808                   	output [2:0]  GenPrt_Req_Opc          ;
12809                   	input         GenPrt_Req_Rdy          ;
12810                   	output        GenPrt_Req_SeqUnOrdered ;
12811                   	output        GenPrt_Req_SeqUnique    ;
12812                   	output [7:0]  GenPrt_Req_User         ;
12813                   	output        GenPrt_Req_Vld          ;
12814                   	input  [31:0] GenPrt_Rsp_Data         ;
12815                   	input  [2:0]  GenPrt_Rsp_FlowId       ;
12816                   	input         GenPrt_Rsp_Last         ;
12817                   	output        GenPrt_Rsp_Rdy          ;
12818                   	input         GenPrt_Rsp_SeqUnOrdered ;
12819                   	input  [1:0]  GenPrt_Rsp_Status       ;
12820                   	input         GenPrt_Rsp_Vld          ;
12821                   	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
12822                   	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
12823                   	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
12824                   	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
12825                   	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
12826                   	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
12827                   	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
12828                   	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
12829                   	assign GenPrt_Req_Be = GenLcl_Req_Be;
12830                   	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
12831                   	assign GenPrt_Req_Data = GenLcl_Req_Data;
12832                   	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
12833                   	assign GenPrt_Req_Last = GenLcl_Req_Last;
12834                   	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
12835                   	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
12836                   	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
12837                   	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
12838                   	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
12839                   	assign GenPrt_Req_User = GenLcl_Req_User;
12840                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
12841                   	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
12842                   endmodule
12843                   
12844                   `timescale 1ps/1ps
12845                   module rsnoc_z_H_R_G_P_U_U_2b447319 (
12846                   	GenMst_Req_Addr
12847                   ,	GenMst_Req_Be
12848                   ,	GenMst_Req_BurstType
12849                   ,	GenMst_Req_Data
12850                   ,	GenMst_Req_FlowId
12851                   ,	GenMst_Req_Last
12852                   ,	GenMst_Req_Len1
12853                   ,	GenMst_Req_Lock
12854                   ,	GenMst_Req_Opc
12855                   ,	GenMst_Req_Rdy
12856                   ,	GenMst_Req_SeqUnOrdered
12857                   ,	GenMst_Req_SeqUnique
12858                   ,	GenMst_Req_User
12859                   ,	GenMst_Req_Vld
12860                   ,	GenMst_Rsp_Data
12861                   ,	GenMst_Rsp_FlowId
12862                   ,	GenMst_Rsp_Last
12863                   ,	GenMst_Rsp_Rdy
12864                   ,	GenMst_Rsp_SeqUnOrdered
12865                   ,	GenMst_Rsp_Status
12866      1/1          ,	GenMst_Rsp_Vld
12867      1/1          ,	GenSlv_Req_Addr
12868      <font color = "red">0/1     ==>  ,	GenSlv_Req_Be</font>
12869      <font color = "red">0/1     ==>  ,	GenSlv_Req_BurstType</font>
12870      1/1          ,	GenSlv_Req_Data
12871      <font color = "red">0/1     ==>  ,	GenSlv_Req_FlowId</font>
12872      <font color = "red">0/1     ==>  ,	GenSlv_Req_Last</font>
12873                   ,	GenSlv_Req_Len1
12874                   ,	GenSlv_Req_Lock
12875                   ,	GenSlv_Req_Opc
12876                   ,	GenSlv_Req_Rdy
12877      1/1          ,	GenSlv_Req_SeqUnOrdered
12878      <font color = "red">0/1     ==>  ,	GenSlv_Req_SeqUnique</font>
12879      <font color = "red">0/1     ==>  ,	GenSlv_Req_User</font>
12880      <font color = "red">0/1     ==>  ,	GenSlv_Req_Vld</font>
12881      1/1          ,	GenSlv_Rsp_Data
12882      <font color = "red">0/1     ==>  ,	GenSlv_Rsp_FlowId</font>
12883                   ,	GenSlv_Rsp_Last
12884                   ,	GenSlv_Rsp_Rdy
12885                   ,	GenSlv_Rsp_SeqUnOrdered
12886                   ,	GenSlv_Rsp_Status
12887                   ,	GenSlv_Rsp_Vld
12888                   ,	Sys_Clk
12889                   ,	Sys_Clk_ClkS
12890                   ,	Sys_Clk_En
12891                   ,	Sys_Clk_EnS
12892                   ,	Sys_Clk_RetRstN
12893                   ,	Sys_Clk_RstN
12894                   ,	Sys_Clk_Tm
12895                   ,	Sys_Pwr_Idle
12896                   ,	Sys_Pwr_WakeUp
12897                   ,	WakeUp_GenMst
12898                   ,	WakeUp_GenSlv
12899                   );
12900                   	output [31:0] GenMst_Req_Addr         ;
12901                   	output [3:0]  GenMst_Req_Be           ;
12902                   	output        GenMst_Req_BurstType    ;
12903                   	output [31:0] GenMst_Req_Data         ;
12904                   	output [2:0]  GenMst_Req_FlowId       ;
12905                   	output        GenMst_Req_Last         ;
12906                   	output [6:0]  GenMst_Req_Len1         ;
12907                   	output        GenMst_Req_Lock         ;
12908                   	output [2:0]  GenMst_Req_Opc          ;
12909                   	input         GenMst_Req_Rdy          ;
12910                   	output        GenMst_Req_SeqUnOrdered ;
12911                   	output        GenMst_Req_SeqUnique    ;
12912                   	output [7:0]  GenMst_Req_User         ;
12913                   	output        GenMst_Req_Vld          ;
12914                   	input  [31:0] GenMst_Rsp_Data         ;
12915                   	input  [2:0]  GenMst_Rsp_FlowId       ;
12916                   	input         GenMst_Rsp_Last         ;
12917                   	output        GenMst_Rsp_Rdy          ;
12918                   	input         GenMst_Rsp_SeqUnOrdered ;
12919                   	input  [1:0]  GenMst_Rsp_Status       ;
12920                   	input         GenMst_Rsp_Vld          ;
12921                   	input  [31:0] GenSlv_Req_Addr         ;
12922                   	input  [3:0]  GenSlv_Req_Be           ;
12923                   	input         GenSlv_Req_BurstType    ;
12924                   	input  [31:0] GenSlv_Req_Data         ;
12925                   	input  [2:0]  GenSlv_Req_FlowId       ;
12926                   	input         GenSlv_Req_Last         ;
12927                   	input  [6:0]  GenSlv_Req_Len1         ;
12928                   	input         GenSlv_Req_Lock         ;
12929                   	input  [2:0]  GenSlv_Req_Opc          ;
12930                   	output        GenSlv_Req_Rdy          ;
12931                   	input         GenSlv_Req_SeqUnOrdered ;
12932                   	input         GenSlv_Req_SeqUnique    ;
12933                   	input  [7:0]  GenSlv_Req_User         ;
12934                   	input         GenSlv_Req_Vld          ;
12935                   	output [31:0] GenSlv_Rsp_Data         ;
12936                   	output [2:0]  GenSlv_Rsp_FlowId       ;
12937                   	output        GenSlv_Rsp_Last         ;
12938                   	input         GenSlv_Rsp_Rdy          ;
12939                   	output        GenSlv_Rsp_SeqUnOrdered ;
12940                   	output [1:0]  GenSlv_Rsp_Status       ;
12941                   	output        GenSlv_Rsp_Vld          ;
12942                   	input         Sys_Clk                 ;
12943                   	input         Sys_Clk_ClkS            ;
12944                   	input         Sys_Clk_En              ;
12945                   	input         Sys_Clk_EnS             ;
12946                   	input         Sys_Clk_RetRstN         ;
12947                   	input         Sys_Clk_RstN            ;
12948                   	input         Sys_Clk_Tm              ;
12949                   	output        Sys_Pwr_Idle            ;
12950                   	output        Sys_Pwr_WakeUp          ;
12951                   	output        WakeUp_GenMst           ;
12952                   	output        WakeUp_GenSlv           ;
12953                   	wire [31:0] u_Req_Addr                 ;
12954                   	wire [3:0]  u_Req_Be                   ;
12955                   	wire        u_Req_BurstType            ;
12956                   	wire [31:0] u_Req_Data                 ;
12957                   	wire [2:0]  u_Req_FlowId               ;
12958                   	wire        u_Req_Last                 ;
12959                   	wire [6:0]  u_Req_Len1                 ;
12960                   	wire        u_Req_Lock                 ;
12961                   	wire [2:0]  u_Req_Opc                  ;
12962                   	wire        u_Req_Rdy                  ;
12963                   	wire        u_Req_SeqUnOrdered         ;
12964                   	wire        u_Req_SeqUnique            ;
12965                   	wire [7:0]  u_Req_User                 ;
12966                   	wire        u_Req_Vld                  ;
12967                   	wire [31:0] u_Rsp_Data                 ;
12968                   	wire [2:0]  u_Rsp_FlowId               ;
12969                   	wire        u_Rsp_Last                 ;
12970                   	wire        u_Rsp_Rdy                  ;
12971                   	wire        u_Rsp_SeqUnOrdered         ;
12972                   	wire [1:0]  u_Rsp_Status               ;
12973                   	wire        u_Rsp_Vld                  ;
12974                   	wire        u_70_Idle                  ;
12975                   	wire        u_70_WakeUp                ;
12976                   	wire [31:0] GenMstLcl_Req_Addr         ;
12977                   	wire [3:0]  GenMstLcl_Req_Be           ;
12978                   	wire        GenMstLcl_Req_BurstType    ;
12979                   	wire [31:0] GenMstLcl_Req_Data         ;
12980                   	wire [2:0]  GenMstLcl_Req_FlowId       ;
12981                   	wire        GenMstLcl_Req_Last         ;
12982                   	wire [6:0]  GenMstLcl_Req_Len1         ;
12983                   	wire        GenMstLcl_Req_Lock         ;
12984                   	wire [2:0]  GenMstLcl_Req_Opc          ;
12985                   	wire        GenMstLcl_Req_Rdy          ;
12986                   	wire        GenMstLcl_Req_SeqUnOrdered ;
12987                   	wire        GenMstLcl_Req_SeqUnique    ;
12988                   	wire [7:0]  GenMstLcl_Req_User         ;
12989                   	wire        GenMstLcl_Req_Vld          ;
12990                   	wire [31:0] GenMstLcl_Rsp_Data         ;
12991                   	wire [2:0]  GenMstLcl_Rsp_FlowId       ;
12992                   	wire        GenMstLcl_Rsp_Last         ;
12993                   	wire        GenMstLcl_Rsp_Rdy          ;
12994                   	wire        GenMstLcl_Rsp_SeqUnOrdered ;
12995                   	wire [1:0]  GenMstLcl_Rsp_Status       ;
12996                   	wire        GenMstLcl_Rsp_Vld          ;
12997                   	wire        ReqPwr_Idle                ;
12998                   	wire        ReqPwr_WakeUp              ;
12999                   	wire        RspPwr_Idle                ;
13000                   	wire        RspPwr_WakeUp              ;
13001                   	wire [93:0] RxReq                      ;
13002                   	wire [31:0] RxReqCn_Addr               ;
13003                   	wire [3:0]  RxReqCn_Be                 ;
13004                   	wire        RxReqCn_BurstType          ;
13005                   	wire [31:0] RxReqCn_Data               ;
13006                   	wire [2:0]  RxReqCn_FlowId             ;
13007                   	wire        RxReqCn_Last               ;
13008                   	wire [6:0]  RxReqCn_Len1               ;
13009                   	wire        RxReqCn_Lock               ;
13010                   	wire [2:0]  RxReqCn_Opc                ;
13011                   	wire        RxReqCn_SeqUnOrdered       ;
13012                   	wire        RxReqCn_SeqUnique          ;
13013                   	wire [7:0]  RxReqCn_User               ;
13014                   	wire [38:0] RxRsp                      ;
13015                   	wire [31:0] RxRspCn_Data               ;
13016                   	wire [2:0]  RxRspCn_FlowId             ;
13017                   	wire        RxRspCn_Last               ;
13018                   	wire        RxRspCn_SeqUnOrdered       ;
13019                   	wire [1:0]  RxRspCn_Status             ;
13020                   	wire        SlvReqRdy                  ;
13021                   	wire [93:0] TxReq                      ;
13022                   	wire [31:0] TxReqCn_Addr               ;
13023                   	wire [3:0]  TxReqCn_Be                 ;
13024                   	wire        TxReqCn_BurstType          ;
13025                   	wire [31:0] TxReqCn_Data               ;
13026                   	wire [2:0]  TxReqCn_FlowId             ;
13027                   	wire        TxReqCn_Last               ;
13028                   	wire [6:0]  TxReqCn_Len1               ;
13029                   	wire        TxReqCn_Lock               ;
13030                   	wire [2:0]  TxReqCn_Opc                ;
13031                   	wire        TxReqCn_SeqUnOrdered       ;
13032                   	wire        TxReqCn_SeqUnique          ;
13033                   	wire [7:0]  TxReqCn_User               ;
13034                   	wire [38:0] TxRsp                      ;
13035                   	wire [31:0] TxRspCn_Data               ;
13036                   	wire [2:0]  TxRspCn_FlowId             ;
13037                   	wire        TxRspCn_Last               ;
13038                   	wire        TxRspCn_SeqUnOrdered       ;
13039                   	wire [1:0]  TxRspCn_Status             ;
13040                   	assign RxReqCn_Addr = GenSlv_Req_Addr;
13041                   	assign RxReqCn_Be = GenSlv_Req_Be;
13042                   	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
13043                   	assign RxReqCn_Data = GenSlv_Req_Data;
13044                   	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
13045                   	assign RxReqCn_Last = GenSlv_Req_Last;
13046                   	assign RxReqCn_Len1 = GenSlv_Req_Len1;
13047                   	assign RxReqCn_Lock = GenSlv_Req_Lock;
13048                   	assign RxReqCn_Opc = GenSlv_Req_Opc;
13049                   	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
13050                   	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
13051                   	assign RxReqCn_User = GenSlv_Req_User;
13052                   	assign RxReq =
13053                   		{
13054                   		RxReqCn_Addr
13055                   		,
13056                   		RxReqCn_Be
13057                   		,
13058                   		RxReqCn_BurstType
13059                   		,
13060                   		RxReqCn_Data
13061                   		,
13062                   		RxReqCn_FlowId
13063                   		,
13064                   		RxReqCn_Last
13065                   		,
13066                   		RxReqCn_Len1
13067                   		,
13068                   		RxReqCn_Lock
13069                   		,
13070                   		RxReqCn_Opc
13071                   		,
13072                   		RxReqCn_SeqUnOrdered
13073                   		,
13074                   		RxReqCn_SeqUnique
13075                   		,
13076                   		RxReqCn_User
13077                   		};
13078      1/1          	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
13079      1/1          		.Rx_D( RxReq )
13080      1/1          	,	.RxRdy( SlvReqRdy )
13081                   	,	.RxVld( GenSlv_Req_Vld )
13082                   	,	.Sys_Clk( Sys_Clk )
13083      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
13084      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
13085      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
13086                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
13087                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
13088                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
13089                   	,	.Sys_Pwr_Idle( ReqPwr_Idle )
13090                   	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
13091                   	,	.Tx_D( TxReq )
13092                   	,	.TxRdy( GenMstLcl_Req_Rdy )
13093                   	,	.TxVld( GenMstLcl_Req_Vld )
13094                   	);
13095                   	assign TxReqCn_Addr = TxReq [93:62];
13096                   	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
13097                   	assign TxReqCn_Be = TxReq [61:58];
13098                   	assign GenMstLcl_Req_Be = TxReqCn_Be;
13099                   	assign TxReqCn_BurstType = TxReq [57];
13100                   	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
13101                   	assign TxReqCn_Data = TxReq [56:25];
13102                   	assign GenMstLcl_Req_Data = TxReqCn_Data;
13103                   	assign TxReqCn_FlowId = TxReq [24:22];
13104                   	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
13105                   	assign TxReqCn_Last = TxReq [21];
13106                   	assign GenMstLcl_Req_Last = TxReqCn_Last;
13107                   	assign TxReqCn_Len1 = TxReq [20:14];
13108                   	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
13109                   	assign TxReqCn_Lock = TxReq [13];
13110                   	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
13111                   	assign TxReqCn_Opc = TxReq [12:10];
13112                   	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
13113                   	assign TxReqCn_SeqUnOrdered = TxReq [9];
13114                   	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
13115                   	assign TxReqCn_SeqUnique = TxReq [8];
13116                   	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
13117                   	assign TxReqCn_User = TxReq [7:0];
13118                   	assign GenMstLcl_Req_User = TxReqCn_User;
13119                   	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
13120                   	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
13121                   	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
13122                   	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
13123                   	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
13124                   	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
13125                   	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
13126                   		.Rx_D( RxRsp )
13127                   	,	.RxRdy( GenMstLcl_Rsp_Rdy )
13128                   	,	.RxVld( GenMstLcl_Rsp_Vld )
13129                   	,	.Sys_Clk( Sys_Clk )
13130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
13131                   	,	.Sys_Clk_En( Sys_Clk_En )
13132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
13133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
13134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
13135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
13136                   	,	.Sys_Pwr_Idle( RspPwr_Idle )
13137                   	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
13138                   	,	.Tx_D( TxRsp )
13139                   	,	.TxRdy( GenSlv_Rsp_Rdy )
13140                   	,	.TxVld( GenSlv_Rsp_Vld )
13141                   	);
13142                   	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
13143                   		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
13144                   	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
13145                   	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
13146                   	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
13147                   	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
13148                   	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
13149                   	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
13150                   	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
13151                   	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
13152                   	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
13153                   	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
13154                   	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
13155                   	,	.GenLcl_Req_User( GenMstLcl_Req_User )
13156                   	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
13157                   	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
13158                   	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
13159                   	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
13160                   	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
13161                   	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
13162                   	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
13163                   	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
13164                   	,	.GenPrt_Req_Addr( u_Req_Addr )
13165                   	,	.GenPrt_Req_Be( u_Req_Be )
13166                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
13167                   	,	.GenPrt_Req_Data( u_Req_Data )
13168                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
13169                   	,	.GenPrt_Req_Last( u_Req_Last )
13170                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
13171                   	,	.GenPrt_Req_Lock( u_Req_Lock )
13172                   	,	.GenPrt_Req_Opc( u_Req_Opc )
13173                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
13174                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
13175                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
13176                   	,	.GenPrt_Req_User( u_Req_User )
13177                   	,	.GenPrt_Req_Vld( u_Req_Vld )
13178                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
13179                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
13180                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
13181                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
13182                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
13183                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
13184                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
13185                   	);
13186                   	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
13187                   		.GenLcl_Req_Addr( u_Req_Addr )
13188                   	,	.GenLcl_Req_Be( u_Req_Be )
13189                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
13190                   	,	.GenLcl_Req_Data( u_Req_Data )
13191      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_FlowId( u_Req_FlowId )
13192      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Last( u_Req_Last )
13193      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Len1( u_Req_Len1 )
13194      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Lock( u_Req_Lock )
                   <font color = "red">==>  MISSING_ELSE</font>
13195      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Opc( u_Req_Opc )
13196      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Rdy( u_Req_Rdy )
13197      <font color = "grey">unreachable  </font>	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
13198                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
                   <font color = "red">==>  MISSING_ELSE</font>
13199                   	,	.GenLcl_Req_User( u_Req_User )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod908.html" >rsnoc_z_H_R_G_T2_U_U_bdfb61e0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12621
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12626
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12640
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12645
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12662
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12668
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12828
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13075
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod908.html" >rsnoc_z_H_R_G_T2_U_U_bdfb61e0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">416</td>
<td class="rt">99</td>
<td class="rt">23.80 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">6926</td>
<td class="rt">2946</td>
<td class="rt">42.54 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3463</td>
<td class="rt">1661</td>
<td class="rt">47.96 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3463</td>
<td class="rt">1285</td>
<td class="rt">37.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">17</td>
<td class="rt">29.31 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1046</td>
<td class="rt">363</td>
<td class="rt">34.70 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">523</td>
<td class="rt">204</td>
<td class="rt">39.01 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">523</td>
<td class="rt">159</td>
<td class="rt">30.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">358</td>
<td class="rt">82</td>
<td class="rt">22.91 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">5880</td>
<td class="rt">2583</td>
<td class="rt">43.93 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2940</td>
<td class="rt">1457</td>
<td class="rt">49.56 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2940</td>
<td class="rt">1126</td>
<td class="rt">38.30 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[43:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1f4b[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_31e2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_31e2[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d2e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d2e[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4e00[35:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_703a[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_703a[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_703a[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_77fb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7bf2[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7bf2[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7bf2[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b46[35:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[29:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_19[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_19[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_19[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_19[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_5[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_8[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_8[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cc5c[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_19[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_19[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_19[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_19[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_5[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_8[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_8[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_da22[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ed86_Hdr_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cxt_0[35:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtId</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_AddLd0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtRsp1_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtRsp1_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtRsp1_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[29:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextTrn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddLd0[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_KeyId[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteIdZ[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteIdZ[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteIdZ[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_ConnId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_ConnId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_OpcT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_ConnId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_ConnId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RspBe[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_ConnId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_ConnId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TrnGate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TrnVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxBypData[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxBypData[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxBypData[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxBypData[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uReq1_Opc_caseSel[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uRsp_Status_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uRsp_Status_caseSel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_4e00_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod908.html" >rsnoc_z_H_R_G_T2_U_U_bdfb61e0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12828</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">13075</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12618</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12623</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">12629</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12637</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12642</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12659</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">12665</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">12669</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">12694</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12784</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">12866</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">12877</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">13078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">13083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12828      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (WrapGn) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13075      		,
           		 
13076      		RxReqCn_User
           		            
13077      		};
           		  
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	                                          
13079      		.Rx_D( RxReq )
           		              
13080      	,	.RxRdy( SlvReqRdy )
           	 	                   
13081      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
13082      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13086      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13087      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13088      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13089      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
13090      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
13091      	,	.Tx_D( TxReq )
           	 	              
13092      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
13093      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
13094      	);
           	  
13095      	assign TxReqCn_Addr = TxReq [93:62];
           	                                    
13096      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
13097      	assign TxReqCn_Be = TxReq [61:58];
           	                                  
13098      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
13099      	assign TxReqCn_BurstType = TxReq [57];
           	                                      
13100      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
13101      	assign TxReqCn_Data = TxReq [56:25];
           	                                    
13102      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
13103      	assign TxReqCn_FlowId = TxReq [24:22];
           	                                      
13104      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
13105      	assign TxReqCn_Last = TxReq [21];
           	                                 
13106      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
13107      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
13108      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
13109      	assign TxReqCn_Lock = TxReq [13];
           	                                 
13110      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
13111      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
13112      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
13113      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
13114      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
13115      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
13116      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
13117      	assign TxReqCn_User = TxReq [7:0];
           	                                  
13118      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
13119      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
13120      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
13121      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
13122      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
13123      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
13124      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
13125      	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
           	                                              
13126      		.Rx_D( RxRsp )
           		              
13127      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
13128      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
13129      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13130      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13131      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13132      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13133      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13134      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13135      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13136      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
13137      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
13138      	,	.Tx_D( TxRsp )
           	 	              
13139      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
13140      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
13141      	);
           	  
13142      	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
           	                                        
13143      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
13144      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
13145      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
13146      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
13147      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
13148      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
13149      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
13150      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
13151      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
13152      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
13153      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
13154      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
13155      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
13156      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
13157      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
13158      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
13159      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
13160      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
13161      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
13162      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
13163      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
13164      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
13165      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
13166      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
13167      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
13168      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
13169      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
13170      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
13171      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
13172      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
13173      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
13174      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13175      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13176      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
13177      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
13178      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
13179      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13180      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
13181      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13182      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13183      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
13184      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13185      	);
           	  
13186      	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
           	                                            
13187      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
13188      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
13189      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
13190      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
13191      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
13192      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
13193      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
13194      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
13195      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
13196      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
13197      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13198      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13199      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
13200      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
13201      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
13202      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13203      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
13204      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13205      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13206      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
13207      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13208      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
13209      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
13210      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
13211      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
13212      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
13213      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
13214      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
13215      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
13216      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
13217      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
13218      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
13219      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
13220      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
13221      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
13222      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
13223      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
13224      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
13225      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
13226      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
13227      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
13228      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
13229      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13230      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13231      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13232      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13233      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13234      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13235      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13236      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
13237      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
13238      	);
           	  
13239      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
13240      	assign TxRspCn_Data = TxRsp [38:7];
           	                                   
13241      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
13242      	assign TxRspCn_FlowId = TxRsp [6:4];
           	                                    
13243      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
13244      	assign TxRspCn_Last = TxRsp [3];
           	                                
13245      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
13246      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
13247      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
13248      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
13249      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
13250      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
13251      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
13252      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
13253      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
13254      endmodule
                    
13255      
           
13256      
           
13257      
           
13258      // FlexNoC version    : 4.7.0
                                        
13259      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13260      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13261      // ExportOption       : /verilog
                                           
13262      
           
13263      `timescale 1ps/1ps
                             
13264      module rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 (
                                                   
13265      	IdInfo_0_AddrBase
           	                 
13266      ,	IdInfo_0_AddrMask
            	                 
13267      ,	IdInfo_0_Debug
            	              
13268      ,	IdInfo_0_FlowId
            	               
13269      ,	IdInfo_0_Id
            	           
13270      ,	IdInfo_1_AddrBase
            	                 
13271      ,	IdInfo_1_AddrMask
            	                 
13272      ,	IdInfo_1_Debug
            	              
13273      ,	IdInfo_1_FlowId
            	               
13274      ,	IdInfo_1_Id
            	           
13275      ,	Translation_0_Aperture
            	                      
13276      ,	Translation_0_Id
            	                
13277      ,	Translation_0_PathFound
            	                       
13278      ,	Translation_0_SubFound
            	                      
13279      );
             
13280      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13281      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13282      	output        IdInfo_0_Debug          ;
           	                                       
13283      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13284      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13285      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13286      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13287      	output        IdInfo_1_Debug          ;
           	                                       
13288      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13289      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13290      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13291      	output [3:0]  Translation_0_Id        ;
           	                                       
13292      	output        Translation_0_PathFound ;
           	                                       
13293      	output        Translation_0_SubFound  ;
           	                                       
13294      	wire [8:0]  u_28b6                    ;
           	                                       
13295      	wire        u_3580                    ;
           	                                       
13296      	wire        u_4593                    ;
           	                                       
13297      	wire        u_567a                    ;
           	                                       
13298      	wire        u_6818                    ;
           	                                       
13299      	wire        u_6cb8                    ;
           	                                       
13300      	wire        u_7915                    ;
           	                                       
13301      	wire        u_b0e3                    ;
           	                                       
13302      	wire        u_b5ca                    ;
           	                                       
13303      	wire        u_ca30                    ;
           	                                       
13304      	wire        u_d1dd                    ;
           	                                       
13305      	wire        u_e37b                    ;
           	                                       
13306      	wire        u_e81b                    ;
           	                                       
13307      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
13308      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
13309      	reg         IdInfo_0_Debug            ;
           	                                       
13310      	reg  [2:0]  IdInfo_0_FlowId           ;
           	                                       
13311      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
13312      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
13313      	reg         IdInfo_1_Debug            ;
           	                                       
13314      	reg  [2:0]  IdInfo_1_FlowId           ;
           	                                       
13315      	reg  [3:0]  Translation_0_Id          ;
           	                                       
13316      	wire [11:0] uTranslation_0_Id_caseSel ;
           	                                       
13317      	always @( IdInfo_0_Id ) begin
           	                             
13318      		case ( IdInfo_0_Id )
           		                    
13319      			4'b1011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13320      			4'b1010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13321      			4'b1001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13322      			4'b1000 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13323      			4'b0111 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13324      			4'b0110 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13325      			4'b0101 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13326      			4'b0100 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13327      			4'b0011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13328      			4'b0010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13329      			4'b0001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13330      			4'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13331      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
13332      		endcase
           		       
13333      	end
           	   
13334      	always @( IdInfo_0_Id ) begin
           	                             
13335      		case ( IdInfo_0_Id )
           		                    
13336      			4'b1011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13337      			4'b1010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13338      			4'b1001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13339      			4'b1000 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13340      			4'b0111 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13341      			4'b0110 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13342      			4'b0101 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13343      			4'b0100 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13344      			4'b0011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13345      			4'b0010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13346      			4'b0001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13347      			4'b0    : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13348      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
13349      		endcase
           		       
13350      	end
           	   
13351      	always @( IdInfo_0_Id ) begin
           	                             
13352      		case ( IdInfo_0_Id )
           		                    
13353      			4'b1011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13354      			4'b1010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13355      			4'b1001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13356      			4'b1000 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13357      			4'b0111 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13358      			4'b0110 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13359      			4'b0101 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13360      			4'b0100 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13361      			4'b0011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13362      			4'b0010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13363      			4'b0001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13364      			4'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
13365      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
13366      		endcase
           		       
13367      	end
           	   
13368      	always @( IdInfo_0_Id ) begin
           	                             
13369      		case ( IdInfo_0_Id )
           		                    
13370      			4'b1011 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13371      			4'b1010 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13372      			4'b1001 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13373      			4'b1000 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13374      			4'b0111 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13375      			4'b0110 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13376      			4'b0101 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13377      			4'b0100 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13378      			4'b0011 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13379      			4'b0010 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13380      			4'b0001 : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13381      			4'b0    : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13382      			default : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13383      		endcase
           		       
13384      	end
           	   
13385      	always @( IdInfo_1_Id ) begin
           	                             
13386      		case ( IdInfo_1_Id )
           		                    
13387      			4'b1011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13388      			4'b1010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13389      			4'b1001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13390      			4'b1000 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13391      			4'b0111 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13392      			4'b0110 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13393      			4'b0101 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13394      			4'b0100 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13395      			4'b0011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13396      			4'b0010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13397      			4'b0001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13398      			4'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13399      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
13400      		endcase
           		       
13401      	end
           	   
13402      	always @( IdInfo_1_Id ) begin
           	                             
13403      		case ( IdInfo_1_Id )
           		                    
13404      			4'b1011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13405      			4'b1010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13406      			4'b1001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13407      			4'b1000 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13408      			4'b0111 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13409      			4'b0110 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13410      			4'b0101 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13411      			4'b0100 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13412      			4'b0011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13413      			4'b0010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13414      			4'b0001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13415      			4'b0    : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13416      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
13417      		endcase
           		       
13418      	end
           	   
13419      	always @( IdInfo_1_Id ) begin
           	                             
13420      		case ( IdInfo_1_Id )
           		                    
13421      			4'b1011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13422      			4'b1010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13423      			4'b1001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13424      			4'b1000 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13425      			4'b0111 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13426      			4'b0110 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13427      			4'b0101 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13428      			4'b0100 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13429      			4'b0011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13430      			4'b0010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13431      			4'b0001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13432      			4'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
13433      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
13434      		endcase
           		       
13435      	end
           	   
13436      	always @( IdInfo_1_Id ) begin
           	                             
13437      		case ( IdInfo_1_Id )
           		                    
13438      			4'b1011 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13439      			4'b1010 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13440      			4'b1001 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13441      			4'b1000 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13442      			4'b0111 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13443      			4'b0110 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13444      			4'b0101 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13445      			4'b0100 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13446      			4'b0011 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13447      			4'b0010 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13448      			4'b0001 : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13449      			4'b0    : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13450      			default : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13451      		endcase
           		       
13452      	end
           	   
13453      	assign u_28b6 = Translation_0_Aperture;
           	                                       
13454      	assign u_567a = u_28b6 == 9'b010100011;
           	                                       
13455      	assign u_b5ca = ( u_28b6 & 9'b111011111 ) == 9'b000000011;
           	                                                          
13456      	assign u_3580 = u_28b6 == 9'b010100000;
           	                                       
13457      	assign u_6cb8 = ( u_28b6 & 9'b110011111 ) == 9'b000000000;
           	                                                          
13458      	assign u_b0e3 = u_28b6 == 9'b010100001;
           	                                       
13459      	assign u_e81b = ( u_28b6 & 9'b110011111 ) == 9'b000000001;
           	                                                          
13460      	assign u_d1dd = u_28b6 == 9'b010100010;
           	                                       
13461      	assign u_7915 = ( u_28b6 & 9'b110011111 ) == 9'b000000010;
           	                                                          
13462      	assign u_6818 = u_28b6 == 9'b010100101;
           	                                       
13463      	assign u_ca30 = ( u_28b6 & 9'b110011111 ) == 9'b000000101;
           	                                                          
13464      	assign u_e37b = u_28b6 == 9'b010100100;
           	                                       
13465      	assign u_4593 = ( u_28b6 & 9'b110011111 ) == 9'b000000100;
           	                                                          
13466      	assign uTranslation_0_Id_caseSel =
           	                                  
13467      		{	u_567a , u_b5ca , u_3580 , u_6cb8 , u_b0e3 , u_e81b , u_d1dd , u_7915 , u_6818 , u_ca30 , u_e37b , u_4593
           		 	                                                                                                         
13468      		}
           		 
13469      		;
           		 
13470      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
13471      		case ( uTranslation_0_Id_caseSel )
           		                                  
13472      			12'b000000000001 : Translation_0_Id = 4'b0 ;
           			                                            
13473      			12'b000000000010 : Translation_0_Id = 4'b0001 ;
           			                                               
13474      			12'b000000000100 : Translation_0_Id = 4'b0010 ;
           			                                               
13475      			12'b000000001000 : Translation_0_Id = 4'b0011 ;
           			                                               
13476      			12'b000000010000 : Translation_0_Id = 4'b0100 ;
           			                                               
13477      			12'b000000100000 : Translation_0_Id = 4'b0101 ;
           			                                               
13478      			12'b000001000000 : Translation_0_Id = 4'b0110 ;
           			                                               
13479      			12'b000010000000 : Translation_0_Id = 4'b0111 ;
           			                                               
13480      			12'b000100000000 : Translation_0_Id = 4'b1000 ;
           			                                               
13481      			12'b001000000000 : Translation_0_Id = 4'b1001 ;
           			                                               
13482      			12'b010000000000 : Translation_0_Id = 4'b1010 ;
           			                                               
13483      			12'b100000000000 : Translation_0_Id = 4'b1011 ;
           			                                               
13484      			default          : Translation_0_Id = 4'b0 ;
           			                                            
13485      		endcase
           		       
13486      	end
           	   
13487      	assign Translation_0_PathFound =
           	                                
13488      		u_4593 | u_e37b | u_ca30 | u_6818 | u_7915 | u_d1dd | u_e81b | u_b0e3 | u_6cb8 | u_3580 | u_b5ca | u_567a;
           		                                                                                                          
13489      	assign Translation_0_SubFound = 1'b1;
           	                                     
13490      endmodule
                    
13491      
           
13492      `timescale 1ps/1ps
                             
13493      module rsnoc_z_H_R_G_T2_Tt_U_c42887fe (
                                                  
13494      	IdInfo_0_AddrBase
           	                 
13495      ,	IdInfo_0_AddrMask
            	                 
13496      ,	IdInfo_0_Debug
            	              
13497      ,	IdInfo_0_FlowId
            	               
13498      ,	IdInfo_0_Id
            	           
13499      ,	IdInfo_1_AddrBase
            	                 
13500      ,	IdInfo_1_AddrMask
            	                 
13501      ,	IdInfo_1_Debug
            	              
13502      ,	IdInfo_1_FlowId
            	               
13503      ,	IdInfo_1_Id
            	           
13504      ,	Translation_0_Aperture
            	                      
13505      ,	Translation_0_Id
            	                
13506      ,	Translation_0_PathFound
            	                       
13507      ,	Translation_0_SubFound
            	                      
13508      );
             
13509      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13510      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13511      	output        IdInfo_0_Debug          ;
           	                                       
13512      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13513      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13514      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13515      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13516      	output        IdInfo_1_Debug          ;
           	                                       
13517      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13518      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13519      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13520      	output [3:0]  Translation_0_Id        ;
           	                                       
13521      	output        Translation_0_PathFound ;
           	                                       
13522      	output        Translation_0_SubFound  ;
           	                                       
13523      	rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 Isp(
           	                                    
13524      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
13525      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
13526      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
13527      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
13528      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
13529      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
13530      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
13531      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
13532      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
13533      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
13534      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
13535      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
13536      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
13537      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
13538      	);
           	  
13539      endmodule
                    
13540      
           
13541      
           
13542      
           
13543      // FlexNoC version    : 4.7.0
                                        
13544      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13545      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13546      // ExportOption       : /verilog
                                           
13547      
           
13548      `timescale 1ps/1ps
                             
13549      module rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ( I_12111076543210 , O );
                                                                                 
13550      	output [10:0] I_12111076543210 ;
           	                                
13551      	input  [13:0] O                ;
           	                                
13552      	wire  T_0  ;
           	            
13553      	wire  T_1  ;
           	            
13554      	wire  T_10 ;
           	            
13555      	wire  T_11 ;
           	            
13556      	wire  T_12 ;
           	            
13557      	wire  T_2  ;
           	            
13558      	wire  T_3  ;
           	            
13559      	wire  T_4  ;
           	            
13560      	wire  T_5  ;
           	            
13561      	wire  T_6  ;
           	            
13562      	wire  T_7  ;
           	            
13563      	assign T_12 = O [12];
           	                     
13564      	assign T_11 = O [11];
           	                     
13565      	assign T_10 = O [10];
           	                     
13566      	assign T_7 = O [7];
           	                   
13567      	assign T_6 = O [6];
           	                   
13568      	assign T_5 = O [5];
           	                   
13569      	assign T_4 = O [4];
           	                   
13570      	assign T_3 = O [3];
           	                   
13571      	assign T_2 = O [2];
           	                   
13572      	assign T_1 = O [1];
           	                   
13573      	assign T_0 = O [0];
           	                   
13574      	assign I_12111076543210 = { T_12 , T_11 , T_10 , T_7 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                                                 
13575      endmodule
                    
13576      
           
13577      `timescale 1ps/1ps
                             
13578      module rsnoc_z_H_R_G_T2_B_U_089e3c55 (
                                                 
13579      	CrossB1
           	       
13580      ,	Rx_Data
            	       
13581      ,	Rx_Head
            	       
13582      ,	Rx_Rdy
            	      
13583      ,	Rx_Tail
            	       
13584      ,	Rx_Vld
            	      
13585      ,	Sys_Clk
            	       
13586      ,	Sys_Clk_ClkS
            	            
13587      ,	Sys_Clk_En
            	          
13588      ,	Sys_Clk_EnS
            	           
13589      ,	Sys_Clk_RetRstN
            	               
13590      ,	Sys_Clk_RstN
            	            
13591      ,	Sys_Clk_Tm
            	          
13592      ,	Sys_Pwr_Idle
            	            
13593      ,	Sys_Pwr_WakeUp
            	              
13594      ,	Tx_Data
            	       
13595      ,	Tx_Head
            	       
13596      ,	Tx_Rdy
            	      
13597      ,	Tx_Tail
            	       
13598      ,	Tx_Vld
            	      
13599      );
             
13600      	input  [31:0]  CrossB1         ;
           	                                
13601      	input  [107:0] Rx_Data         ;
           	                                
13602      	input          Rx_Head         ;
           	                                
13603      	output         Rx_Rdy          ;
           	                                
13604      	input          Rx_Tail         ;
           	                                
13605      	input          Rx_Vld          ;
           	                                
13606      	input          Sys_Clk         ;
           	                                
13607      	input          Sys_Clk_ClkS    ;
           	                                
13608      	input          Sys_Clk_En      ;
           	                                
13609      	input          Sys_Clk_EnS     ;
           	                                
13610      	input          Sys_Clk_RetRstN ;
           	                                
13611      	input          Sys_Clk_RstN    ;
           	                                
13612      	input          Sys_Clk_Tm      ;
           	                                
13613      	output         Sys_Pwr_Idle    ;
           	                                
13614      	output         Sys_Pwr_WakeUp  ;
           	                                
13615      	output [107:0] Tx_Data         ;
           	                                
13616      	output         Tx_Head         ;
           	                                
13617      	input          Tx_Rdy          ;
           	                                
13618      	output         Tx_Tail         ;
           	                                
13619      	output         Tx_Vld          ;
           	                                
13620      	wire [3:0]  u_1815                       ;
           	                                          
13621      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
13622      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
13623      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
13624      	wire        u_1dd5_Lock                  ;
           	                                          
13625      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
13626      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
13627      	wire [1:0]  u_1dd5_Status                ;
           	                                          
13628      	wire [7:0]  u_1dd5_User                  ;
           	                                          
13629      	wire [3:0]  u_2357                       ;
           	                                          
13630      	wire [35:0] u_2393                       ;
           	                                          
13631      	wire [35:0] u_324d                       ;
           	                                          
13632      	wire        u_4cb7                       ;
           	                                          
13633      	wire [3:0]  u_54b9                       ;
           	                                          
13634      	wire        u_6f10                       ;
           	                                          
13635      	wire [3:0]  u_7e3b                       ;
           	                                          
13636      	wire [69:0] u_939c                       ;
           	                                          
13637      	wire [3:0]  u_9580                       ;
           	                                          
13638      	wire [30:0] u_998_Addr                   ;
           	                                          
13639      	wire [2:0]  u_998_Echo                   ;
           	                                          
13640      	wire [6:0]  u_998_Len1                   ;
           	                                          
13641      	wire        u_998_Lock                   ;
           	                                          
13642      	wire [3:0]  u_998_Opc                    ;
           	                                          
13643      	wire [13:0] u_998_RouteId                ;
           	                                          
13644      	wire [1:0]  u_998_Status                 ;
           	                                          
13645      	wire [7:0]  u_998_User                   ;
           	                                          
13646      	wire [37:0] u_a335                       ;
           	                                          
13647      	wire [3:0]  u_a33a                       ;
           	                                          
13648      	wire [37:0] u_af03                       ;
           	                                          
13649      	wire [3:0]  u_b175                       ;
           	                                          
13650      	wire [3:0]  u_c139                       ;
           	                                          
13651      	wire [35:0] u_c54c                       ;
           	                                          
13652      	reg  [1:0]  u_cc5c                       ;
           	                                          
13653      	wire [69:0] u_d6b3                       ;
           	                                          
13654      	wire [2:0]  u_dade                       ;
           	                                          
13655      	wire [3:0]  u_e423                       ;
           	                                          
13656      	wire [3:0]  u_f586                       ;
           	                                          
13657      	wire [7:0]  u_fabc                       ;
           	                                          
13658      	wire [35:0] u_fc8c                       ;
           	                                          
13659      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
13660      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
13661      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
13662      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
13663      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
13664      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
13665      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
13666      	wire        Dbg_STATUS_ERR               ;
           	                                          
13667      	wire        Err                          ;
           	                                          
13668      	wire [2:0]  ErrType                      ;
           	                                          
13669      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
13670      	wire        LckSeqUnsupported            ;
           	                                          
13671      	wire        MaskPre                      ;
           	                                          
13672      	wire        NotLocked                    ;
           	                                          
13673      	wire [30:0] RxAddr                       ;
           	                                          
13674      	wire [30:0] RxDbg_Addr                   ;
           	                                          
13675      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
13676      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
13677      	wire        RxDbg_Lock                   ;
           	                                          
13678      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
13679      	wire [13:0] RxDbg_RouteId                ;
           	                                          
13680      	wire [1:0]  RxDbg_Status                 ;
           	                                          
13681      	wire [7:0]  RxDbg_User                   ;
           	                                          
13682      	wire        RxErr                        ;
           	                                          
13683      	wire [6:0]  RxLen1                       ;
           	                                          
13684      	wire        RxLock                       ;
           	                                          
13685      	reg         RxNullRd                     ;
           	                                          
13686      	wire [3:0]  RxOpc                        ;
           	                                          
13687      	wire        RxPre                        ;
           	                                          
13688      	wire        RxPreAbort                   ;
           	                                          
13689      	wire        RxPreBlck                    ;
           	                                          
13690      	wire        RxPreLock                    ;
           	                                          
13691      	wire        RxPreNullRd                  ;
           	                                          
13692      	wire        RxPreOne                     ;
           	                                          
13693      	wire        RxPreRdCondWr                ;
           	                                          
13694      	wire        RxPreStrm                    ;
           	                                          
13695      	wire [1:0]  RxStatus                     ;
           	                                          
13696      	wire        RxUrg                        ;
           	                                          
13697      	wire        RxWrap                       ;
           	                                          
13698      	wire [30:0] TxDbg_Addr                   ;
           	                                          
13699      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
13700      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
13701      	wire        TxDbg_Lock                   ;
           	                                          
13702      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
13703      	wire [13:0] TxDbg_RouteId                ;
           	                                          
13704      	wire [1:0]  TxDbg_Status                 ;
           	                                          
13705      	wire [7:0]  TxDbg_User                   ;
           	                                          
13706      	wire [69:0] TxHdr                        ;
           	                                          
13707      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
13708      	assign RxOpc = Rx_Data [92:89];
           	                               
13709      	assign RxPre = RxOpc == 4'b1000;
           	                                
13710      	assign RxLen1 = Rx_Data [86:80];
           	                                
13711      	assign u_af03 = Rx_Data [37:0];
           	                               
13712      	assign u_324d = u_af03 [35:0];
           	                              
13713      	assign u_2393 = u_324d;
           	                       
13714      	assign u_e423 = u_2393 [34:31];
           	                               
13715      	assign u_9580 = u_e423;
           	                       
13716      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
13717      	assign u_a335 = Rx_Data [37:0];
           	                               
13718      	assign u_c54c = u_a335 [35:0];
           	                              
13719      	assign u_fc8c = u_c54c;
           	                       
13720      	assign u_54b9 = u_fc8c [34:31];
           	                               
13721      	assign u_f586 = u_54b9;
           	                       
13722      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
13723      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
13724      	assign RxAddr = Rx_Data [79:49];
           	                                
13725      	assign u_a33a = RxAddr [3:0];
           	                             
13726      	assign u_b175 = u_a33a;
           	                       
13727      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
13728      	assign u_1815 = RxAddr [3:0];
           	                             
13729      	assign u_c139 = u_1815;
           	                       
13730      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
13731      	assign u_7e3b = RxAddr [3:0];
           	                             
13732      	assign u_2357 = u_7e3b;
           	                       
13733      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
13734      	assign RxLock = Rx_Data [107];
           	                              
13735      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
13736      	assign u_6f10 = RxPreAbort;
           	                           
13737      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
13738      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
13739      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
13740      		.Clk( Sys_Clk )
           		               
13741      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13742      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13743      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13744      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13745      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13746      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13747      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13748      	,	.O( u_4cb7 )
           	 	            
13749      	,	.Reset( Rx_Tail )
           	 	                 
13750      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
13751      	);
           	  
13752      	assign Sys_Pwr_Idle = 1'b1;
           	                           
13753      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
13754      	assign RxStatus = Rx_Data [88:87];
           	                                  
13755      	assign RxErr = RxStatus == 2'b01;
           	                                 
13756      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
13757      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
13758      			~ RxWrap
           			        
13759      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
13760      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
13761      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13762      	assign Err =
           	            
13763      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
13764      		&	~ RxUrg;
           		 	        
13765      	assign TxHdr =
           	              
13766      		{	RxLock & RxPre
           		 	              
13767      		,	Rx_Data [106:93]
           		 	                
13768      		,
           		 
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12618      ,	GenLcl_Req_User
           <font color = "green">-1-</font> 	               
12619      ,	GenLcl_Req_Vld
           <font color = "green">==></font>
12620      ,	GenLcl_Rsp_Data
           <font color = "green">-2-</font> 	               
12621      ,	GenLcl_Rsp_FlowId
            	                 
12622      ,	GenLcl_Rsp_Last
            	               
12623      ,	GenLcl_Rsp_Rdy
            	              
12624      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
12625      ,	GenLcl_Rsp_Status
            	                 
12626      ,	GenLcl_Rsp_Vld
            	              
12627      ,	GenPrt_Req_Addr
            	               
12628      ,	GenPrt_Req_Be
            	             
12629      ,	GenPrt_Req_BurstType
            	                    
12630      ,	GenPrt_Req_Data
            	               
12631      ,	GenPrt_Req_FlowId
            	                 
12632      ,	GenPrt_Req_Last
            	               
12633      ,	GenPrt_Req_Len1
            	               
12634      ,	GenPrt_Req_Lock
            	               
12635      ,	GenPrt_Req_Opc
            	              
12636      ,	GenPrt_Req_Rdy
            	              
12637      ,	GenPrt_Req_SeqUnOrdered
            	                       
12638      ,	GenPrt_Req_SeqUnique
            	                    
12639      ,	GenPrt_Req_User
            	               
12640      ,	GenPrt_Req_Vld
            	              
12641      ,	GenPrt_Rsp_Data
            	               
12642      ,	GenPrt_Rsp_FlowId
            	                 
12643      ,	GenPrt_Rsp_Last
            	               
12644      ,	GenPrt_Rsp_Rdy
            	              
12645      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12646      ,	GenPrt_Rsp_Status
            	                 
12647      ,	GenPrt_Rsp_Vld
            	              
12648      ,	Sys_Clk
            	       
12649      ,	Sys_Clk_ClkS
            	            
12650      ,	Sys_Clk_En
            	          
12651      ,	Sys_Clk_EnS
            	           
12652      ,	Sys_Clk_RetRstN
            	               
12653      ,	Sys_Clk_RstN
            	            
12654      ,	Sys_Clk_Tm
            	          
12655      ,	Sys_Pwr_Idle
            	            
12656      ,	Sys_Pwr_WakeUp
            	              
12657      );
             
12658      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12659      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12660      	input         GenLcl_Req_BurstType    ;
           	                                       
12661      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12662      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12663      	input         GenLcl_Req_Last         ;
           	                                       
12664      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12665      	input         GenLcl_Req_Lock         ;
           	                                       
12666      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12667      	output        GenLcl_Req_Rdy          ;
           	                                       
12668      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12669      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12670      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12671      	input         GenLcl_Req_Vld          ;
           	                                       
12672      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12673      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12674      	output        GenLcl_Rsp_Last         ;
           	                                       
12675      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12676      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12677      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12678      	output        GenLcl_Rsp_Vld          ;
           	                                       
12679      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12680      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12681      	output        GenPrt_Req_BurstType    ;
           	                                       
12682      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12683      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12684      	output        GenPrt_Req_Last         ;
           	                                       
12685      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12686      	output        GenPrt_Req_Lock         ;
           	                                       
12687      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12688      	input         GenPrt_Req_Rdy          ;
           	                                       
12689      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12690      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12691      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12692      	output        GenPrt_Req_Vld          ;
           	                                       
12693      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12694      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12695      	input         GenPrt_Rsp_Last         ;
           	                                       
12696      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12697      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12698      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12699      	input         GenPrt_Rsp_Vld          ;
           	                                       
12700      	input         Sys_Clk                 ;
           	                                       
12701      	input         Sys_Clk_ClkS            ;
           	                                       
12702      	input         Sys_Clk_En              ;
           	                                       
12703      	input         Sys_Clk_EnS             ;
           	                                       
12704      	input         Sys_Clk_RetRstN         ;
           	                                       
12705      	input         Sys_Clk_RstN            ;
           	                                       
12706      	input         Sys_Clk_Tm              ;
           	                                       
12707      	output        Sys_Pwr_Idle            ;
           	                                       
12708      	output        Sys_Pwr_WakeUp          ;
           	                                       
12709      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12710      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12711      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12712      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12713      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12714      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12715      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12716      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12717      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12718      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12719      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
12720      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12721      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12722      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12723      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12724      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12725      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12726      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12727      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12728      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12729      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12730      	assign Sys_Pwr_Idle = 1'b1;
           	                           
12731      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
12732      endmodule
                    
12733      
           
12734      `timescale 1ps/1ps
                             
12735      module rsnoc_z_H_R_G_U_P_U_c2e482eb (
                                                
12736      	GenLcl_Req_Addr
           	               
12737      ,	GenLcl_Req_Be
            	             
12738      ,	GenLcl_Req_BurstType
            	                    
12739      ,	GenLcl_Req_Data
            	               
12740      ,	GenLcl_Req_FlowId
            	                 
12741      ,	GenLcl_Req_Last
            	               
12742      ,	GenLcl_Req_Len1
            	               
12743      ,	GenLcl_Req_Lock
            	               
12744      ,	GenLcl_Req_Opc
            	              
12745      ,	GenLcl_Req_Rdy
            	              
12746      ,	GenLcl_Req_SeqUnOrdered
            	                       
12747      ,	GenLcl_Req_SeqUnique
            	                    
12748      ,	GenLcl_Req_User
            	               
12749      ,	GenLcl_Req_Vld
            	              
12750      ,	GenLcl_Rsp_Data
            	               
12751      ,	GenLcl_Rsp_FlowId
            	                 
12752      ,	GenLcl_Rsp_Last
            	               
12753      ,	GenLcl_Rsp_Rdy
            	              
12754      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
12755      ,	GenLcl_Rsp_Status
            	                 
12756      ,	GenLcl_Rsp_Vld
            	              
12757      ,	GenPrt_Req_Addr
            	               
12758      ,	GenPrt_Req_Be
            	             
12759      ,	GenPrt_Req_BurstType
            	                    
12760      ,	GenPrt_Req_Data
            	               
12761      ,	GenPrt_Req_FlowId
            	                 
12762      ,	GenPrt_Req_Last
            	               
12763      ,	GenPrt_Req_Len1
            	               
12764      ,	GenPrt_Req_Lock
            	               
12765      ,	GenPrt_Req_Opc
            	              
12766      ,	GenPrt_Req_Rdy
            	              
12767      ,	GenPrt_Req_SeqUnOrdered
            	                       
12768      ,	GenPrt_Req_SeqUnique
            	                    
12769      ,	GenPrt_Req_User
            	               
12770      ,	GenPrt_Req_Vld
            	              
12771      ,	GenPrt_Rsp_Data
            	               
12772      ,	GenPrt_Rsp_FlowId
            	                 
12773      ,	GenPrt_Rsp_Last
            	               
12774      ,	GenPrt_Rsp_Rdy
            	              
12775      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12776      ,	GenPrt_Rsp_Status
            	                 
12777      ,	GenPrt_Rsp_Vld
            	              
12778      );
             
12779      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12780      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12781      	input         GenLcl_Req_BurstType    ;
           	                                       
12782      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12783      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12784      	input         GenLcl_Req_Last         ;
           	                                       
12785      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12786      	input         GenLcl_Req_Lock         ;
           	                                       
12787      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12788      	output        GenLcl_Req_Rdy          ;
           	                                       
12789      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12790      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12791      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12792      	input         GenLcl_Req_Vld          ;
           	                                       
12793      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12794      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12795      	output        GenLcl_Rsp_Last         ;
           	                                       
12796      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12797      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12798      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12799      	output        GenLcl_Rsp_Vld          ;
           	                                       
12800      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12801      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12802      	output        GenPrt_Req_BurstType    ;
           	                                       
12803      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12804      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12805      	output        GenPrt_Req_Last         ;
           	                                       
12806      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12807      	output        GenPrt_Req_Lock         ;
           	                                       
12808      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12809      	input         GenPrt_Req_Rdy          ;
           	                                       
12810      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12811      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12812      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12813      	output        GenPrt_Req_Vld          ;
           	                                       
12814      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12815      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12816      	input         GenPrt_Rsp_Last         ;
           	                                       
12817      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12818      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12819      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12820      	input         GenPrt_Rsp_Vld          ;
           	                                       
12821      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12822      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12823      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12824      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12825      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12826      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12827      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12828      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12829      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12830      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12831      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
12832      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12833      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12834      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12835      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12836      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12837      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12838      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12839      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12840      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12841      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12842      endmodule
                    
12843      
           
12844      `timescale 1ps/1ps
                             
12845      module rsnoc_z_H_R_G_P_U_U_2b447319 (
                                                
12846      	GenMst_Req_Addr
           	               
12847      ,	GenMst_Req_Be
            	             
12848      ,	GenMst_Req_BurstType
            	                    
12849      ,	GenMst_Req_Data
            	               
12850      ,	GenMst_Req_FlowId
            	                 
12851      ,	GenMst_Req_Last
            	               
12852      ,	GenMst_Req_Len1
            	               
12853      ,	GenMst_Req_Lock
            	               
12854      ,	GenMst_Req_Opc
            	              
12855      ,	GenMst_Req_Rdy
            	              
12856      ,	GenMst_Req_SeqUnOrdered
            	                       
12857      ,	GenMst_Req_SeqUnique
            	                    
12858      ,	GenMst_Req_User
            	               
12859      ,	GenMst_Req_Vld
            	              
12860      ,	GenMst_Rsp_Data
            	               
12861      ,	GenMst_Rsp_FlowId
            	                 
12862      ,	GenMst_Rsp_Last
            	               
12863      ,	GenMst_Rsp_Rdy
            	              
12864      ,	GenMst_Rsp_SeqUnOrdered
            	                       
12865      ,	GenMst_Rsp_Status
            	                 
12866      ,	GenMst_Rsp_Vld
            	              
12867      ,	GenSlv_Req_Addr
            	               
12868      ,	GenSlv_Req_Be
            	             
12869      ,	GenSlv_Req_BurstType
            	                    
12870      ,	GenSlv_Req_Data
            	               
12871      ,	GenSlv_Req_FlowId
            	                 
12872      ,	GenSlv_Req_Last
            	               
12873      ,	GenSlv_Req_Len1
            	               
12874      ,	GenSlv_Req_Lock
            	               
12875      ,	GenSlv_Req_Opc
            	              
12876      ,	GenSlv_Req_Rdy
            	              
12877      ,	GenSlv_Req_SeqUnOrdered
            	                       
12878      ,	GenSlv_Req_SeqUnique
            	                    
12879      ,	GenSlv_Req_User
            	               
12880      ,	GenSlv_Req_Vld
            	              
12881      ,	GenSlv_Rsp_Data
            	               
12882      ,	GenSlv_Rsp_FlowId
            	                 
12883      ,	GenSlv_Rsp_Last
            	               
12884      ,	GenSlv_Rsp_Rdy
            	              
12885      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
12886      ,	GenSlv_Rsp_Status
            	                 
12887      ,	GenSlv_Rsp_Vld
            	              
12888      ,	Sys_Clk
            	       
12889      ,	Sys_Clk_ClkS
            	            
12890      ,	Sys_Clk_En
            	          
12891      ,	Sys_Clk_EnS
            	           
12892      ,	Sys_Clk_RetRstN
            	               
12893      ,	Sys_Clk_RstN
            	            
12894      ,	Sys_Clk_Tm
            	          
12895      ,	Sys_Pwr_Idle
            	            
12896      ,	Sys_Pwr_WakeUp
            	              
12897      ,	WakeUp_GenMst
            	             
12898      ,	WakeUp_GenSlv
            	             
12899      );
             
12900      	output [31:0] GenMst_Req_Addr         ;
           	                                       
12901      	output [3:0]  GenMst_Req_Be           ;
           	                                       
12902      	output        GenMst_Req_BurstType    ;
           	                                       
12903      	output [31:0] GenMst_Req_Data         ;
           	                                       
12904      	output [2:0]  GenMst_Req_FlowId       ;
           	                                       
12905      	output        GenMst_Req_Last         ;
           	                                       
12906      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
12907      	output        GenMst_Req_Lock         ;
           	                                       
12908      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
12909      	input         GenMst_Req_Rdy          ;
           	                                       
12910      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
12911      	output        GenMst_Req_SeqUnique    ;
           	                                       
12912      	output [7:0]  GenMst_Req_User         ;
           	                                       
12913      	output        GenMst_Req_Vld          ;
           	                                       
12914      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
12915      	input  [2:0]  GenMst_Rsp_FlowId       ;
           	                                       
12916      	input         GenMst_Rsp_Last         ;
           	                                       
12917      	output        GenMst_Rsp_Rdy          ;
           	                                       
12918      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
12919      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
12920      	input         GenMst_Rsp_Vld          ;
           	                                       
12921      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
12922      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
12923      	input         GenSlv_Req_BurstType    ;
           	                                       
12924      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
12925      	input  [2:0]  GenSlv_Req_FlowId       ;
           	                                       
12926      	input         GenSlv_Req_Last         ;
           	                                       
12927      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
12928      	input         GenSlv_Req_Lock         ;
           	                                       
12929      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
12930      	output        GenSlv_Req_Rdy          ;
           	                                       
12931      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
12932      	input         GenSlv_Req_SeqUnique    ;
           	                                       
12933      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
12934      	input         GenSlv_Req_Vld          ;
           	                                       
12935      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
12936      	output [2:0]  GenSlv_Rsp_FlowId       ;
           	                                       
12937      	output        GenSlv_Rsp_Last         ;
           	                                       
12938      	input         GenSlv_Rsp_Rdy          ;
           	                                       
12939      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
12940      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
12941      	output        GenSlv_Rsp_Vld          ;
           	                                       
12942      	input         Sys_Clk                 ;
           	                                       
12943      	input         Sys_Clk_ClkS            ;
           	                                       
12944      	input         Sys_Clk_En              ;
           	                                       
12945      	input         Sys_Clk_EnS             ;
           	                                       
12946      	input         Sys_Clk_RetRstN         ;
           	                                       
12947      	input         Sys_Clk_RstN            ;
           	                                       
12948      	input         Sys_Clk_Tm              ;
           	                                       
12949      	output        Sys_Pwr_Idle            ;
           	                                       
12950      	output        Sys_Pwr_WakeUp          ;
           	                                       
12951      	output        WakeUp_GenMst           ;
           	                                       
12952      	output        WakeUp_GenSlv           ;
           	                                       
12953      	wire [31:0] u_Req_Addr                 ;
           	                                        
12954      	wire [3:0]  u_Req_Be                   ;
           	                                        
12955      	wire        u_Req_BurstType            ;
           	                                        
12956      	wire [31:0] u_Req_Data                 ;
           	                                        
12957      	wire [2:0]  u_Req_FlowId               ;
           	                                        
12958      	wire        u_Req_Last                 ;
           	                                        
12959      	wire [6:0]  u_Req_Len1                 ;
           	                                        
12960      	wire        u_Req_Lock                 ;
           	                                        
12961      	wire [2:0]  u_Req_Opc                  ;
           	                                        
12962      	wire        u_Req_Rdy                  ;
           	                                        
12963      	wire        u_Req_SeqUnOrdered         ;
           	                                        
12964      	wire        u_Req_SeqUnique            ;
           	                                        
12965      	wire [7:0]  u_Req_User                 ;
           	                                        
12966      	wire        u_Req_Vld                  ;
           	                                        
12967      	wire [31:0] u_Rsp_Data                 ;
           	                                        
12968      	wire [2:0]  u_Rsp_FlowId               ;
           	                                        
12969      	wire        u_Rsp_Last                 ;
           	                                        
12970      	wire        u_Rsp_Rdy                  ;
           	                                        
12971      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
12972      	wire [1:0]  u_Rsp_Status               ;
           	                                        
12973      	wire        u_Rsp_Vld                  ;
           	                                        
12974      	wire        u_70_Idle                  ;
           	                                        
12975      	wire        u_70_WakeUp                ;
           	                                        
12976      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
12977      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
12978      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
12979      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
12980      	wire [2:0]  GenMstLcl_Req_FlowId       ;
           	                                        
12981      	wire        GenMstLcl_Req_Last         ;
           	                                        
12982      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
12983      	wire        GenMstLcl_Req_Lock         ;
           	                                        
12984      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
12985      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
12986      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
12987      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
12988      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
12989      	wire        GenMstLcl_Req_Vld          ;
           	                                        
12990      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
12991      	wire [2:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
12992      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
12993      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
12994      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
12995      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
12996      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
12997      	wire        ReqPwr_Idle                ;
           	                                        
12998      	wire        ReqPwr_WakeUp              ;
           	                                        
12999      	wire        RspPwr_Idle                ;
           	                                        
13000      	wire        RspPwr_WakeUp              ;
           	                                        
13001      	wire [93:0] RxReq                      ;
           	                                        
13002      	wire [31:0] RxReqCn_Addr               ;
           	                                        
13003      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
13004      	wire        RxReqCn_BurstType          ;
           	                                        
13005      	wire [31:0] RxReqCn_Data               ;
           	                                        
13006      	wire [2:0]  RxReqCn_FlowId             ;
           	                                        
13007      	wire        RxReqCn_Last               ;
           	                                        
13008      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
13009      	wire        RxReqCn_Lock               ;
           	                                        
13010      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
13011      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
13012      	wire        RxReqCn_SeqUnique          ;
           	                                        
13013      	wire [7:0]  RxReqCn_User               ;
           	                                        
13014      	wire [38:0] RxRsp                      ;
           	                                        
13015      	wire [31:0] RxRspCn_Data               ;
           	                                        
13016      	wire [2:0]  RxRspCn_FlowId             ;
           	                                        
13017      	wire        RxRspCn_Last               ;
           	                                        
13018      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
13019      	wire [1:0]  RxRspCn_Status             ;
           	                                        
13020      	wire        SlvReqRdy                  ;
           	                                        
13021      	wire [93:0] TxReq                      ;
           	                                        
13022      	wire [31:0] TxReqCn_Addr               ;
           	                                        
13023      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
13024      	wire        TxReqCn_BurstType          ;
           	                                        
13025      	wire [31:0] TxReqCn_Data               ;
           	                                        
13026      	wire [2:0]  TxReqCn_FlowId             ;
           	                                        
13027      	wire        TxReqCn_Last               ;
           	                                        
13028      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
13029      	wire        TxReqCn_Lock               ;
           	                                        
13030      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
13031      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
13032      	wire        TxReqCn_SeqUnique          ;
           	                                        
13033      	wire [7:0]  TxReqCn_User               ;
           	                                        
13034      	wire [38:0] TxRsp                      ;
           	                                        
13035      	wire [31:0] TxRspCn_Data               ;
           	                                        
13036      	wire [2:0]  TxRspCn_FlowId             ;
           	                                        
13037      	wire        TxRspCn_Last               ;
           	                                        
13038      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
13039      	wire [1:0]  TxRspCn_Status             ;
           	                                        
13040      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
13041      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
13042      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
13043      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
13044      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
13045      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
13046      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
13047      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
13048      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
13049      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
13050      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
13051      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
13052      	assign RxReq =
           	              
13053      		{
           		 
13054      		RxReqCn_Addr
           		            
13055      		,
           		 
13056      		RxReqCn_Be
           		          
13057      		,
           		 
13058      		RxReqCn_BurstType
           		                 
13059      		,
           		 
13060      		RxReqCn_Data
           		            
13061      		,
           		 
13062      		RxReqCn_FlowId
           		              
13063      		,
           		 
13064      		RxReqCn_Last
           		            
13065      		,
           		 
13066      		RxReqCn_Len1
           		            
13067      		,
           		 
13068      		RxReqCn_Lock
           		            
13069      		,
           		 
13070      		RxReqCn_Opc
           		           
13071      		,
           		 
13072      		RxReqCn_SeqUnOrdered
           		                    
13073      		,
           		 
13074      		RxReqCn_SeqUnique
           		                 
13075      		,
           		 
13076      		RxReqCn_User
           		            
13077      		};
           		  
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	                                          
13079      		.Rx_D( RxReq )
           		              
13080      	,	.RxRdy( SlvReqRdy )
           	 	                   
13081      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
13082      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13086      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13087      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13088      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13089      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
13090      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
13091      	,	.Tx_D( TxReq )
           	 	              
13092      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
13093      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
13094      	);
           	  
13095      	assign TxReqCn_Addr = TxReq [93:62];
           	                                    
13096      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
13097      	assign TxReqCn_Be = TxReq [61:58];
           	                                  
13098      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
13099      	assign TxReqCn_BurstType = TxReq [57];
           	                                      
13100      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
13101      	assign TxReqCn_Data = TxReq [56:25];
           	                                    
13102      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
13103      	assign TxReqCn_FlowId = TxReq [24:22];
           	                                      
13104      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
13105      	assign TxReqCn_Last = TxReq [21];
           	                                 
13106      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
13107      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
13108      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
13109      	assign TxReqCn_Lock = TxReq [13];
           	                                 
13110      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
13111      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
13112      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
13113      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
13114      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
13115      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
13116      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
13117      	assign TxReqCn_User = TxReq [7:0];
           	                                  
13118      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
13119      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
13120      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
13121      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
13122      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
13123      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
13124      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
13125      	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
           	                                              
13126      		.Rx_D( RxRsp )
           		              
13127      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
13128      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
13129      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13130      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13131      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13132      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13133      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13134      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13135      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13136      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
13137      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
13138      	,	.Tx_D( TxRsp )
           	 	              
13139      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
13140      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
13141      	);
           	  
13142      	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
           	                                        
13143      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
13144      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
13145      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
13146      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
13147      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
13148      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
13149      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
13150      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
13151      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
13152      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
13153      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
13154      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
13155      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
13156      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
13157      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
13158      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
13159      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
13160      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
13161      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
13162      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
13163      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
13164      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
13165      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
13166      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
13167      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
13168      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
13169      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
13170      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
13171      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
13172      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
13173      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
13174      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13175      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13176      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
13177      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
13178      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
13179      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13180      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
13181      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13182      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13183      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
13184      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13185      	);
           	  
13186      	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
           	                                            
13187      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
13188      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
13189      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
13190      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
13191      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
13192      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
13193      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
13194      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
13195      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
13196      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
13197      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13198      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13199      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
13200      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
13201      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
13202      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13203      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
13204      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13205      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13206      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
13207      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13208      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
13209      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
13210      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
13211      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
13212      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
13213      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
13214      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
13215      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
13216      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
13217      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
13218      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
13219      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
13220      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
13221      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
13222      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
13223      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
13224      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
13225      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
13226      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
13227      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
13228      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
13229      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13230      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13231      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13232      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13233      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13234      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13235      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13236      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
13237      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
13238      	);
           	  
13239      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
13240      	assign TxRspCn_Data = TxRsp [38:7];
           	                                   
13241      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
13242      	assign TxRspCn_FlowId = TxRsp [6:4];
           	                                    
13243      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
13244      	assign TxRspCn_Last = TxRsp [3];
           	                                
13245      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
13246      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
13247      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
13248      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
13249      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
13250      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
13251      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
13252      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
13253      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
13254      endmodule
                    
13255      
           
13256      
           
13257      
           
13258      // FlexNoC version    : 4.7.0
                                        
13259      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13260      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13261      // ExportOption       : /verilog
                                           
13262      
           
13263      `timescale 1ps/1ps
                             
13264      module rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 (
                                                   
13265      	IdInfo_0_AddrBase
           	                 
13266      ,	IdInfo_0_AddrMask
            	                 
13267      ,	IdInfo_0_Debug
            	              
13268      ,	IdInfo_0_FlowId
            	               
13269      ,	IdInfo_0_Id
            	           
13270      ,	IdInfo_1_AddrBase
            	                 
13271      ,	IdInfo_1_AddrMask
            	                 
13272      ,	IdInfo_1_Debug
            	              
13273      ,	IdInfo_1_FlowId
            	               
13274      ,	IdInfo_1_Id
            	           
13275      ,	Translation_0_Aperture
            	                      
13276      ,	Translation_0_Id
            	                
13277      ,	Translation_0_PathFound
            	                       
13278      ,	Translation_0_SubFound
            	                      
13279      );
             
13280      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13281      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13282      	output        IdInfo_0_Debug          ;
           	                                       
13283      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13284      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13285      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13286      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13287      	output        IdInfo_1_Debug          ;
           	                                       
13288      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13289      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13290      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13291      	output [3:0]  Translation_0_Id        ;
           	                                       
13292      	output        Translation_0_PathFound ;
           	                                       
13293      	output        Translation_0_SubFound  ;
           	                                       
13294      	wire [8:0]  u_28b6                    ;
           	                                       
13295      	wire        u_3580                    ;
           	                                       
13296      	wire        u_4593                    ;
           	                                       
13297      	wire        u_567a                    ;
           	                                       
13298      	wire        u_6818                    ;
           	                                       
13299      	wire        u_6cb8                    ;
           	                                       
13300      	wire        u_7915                    ;
           	                                       
13301      	wire        u_b0e3                    ;
           	                                       
13302      	wire        u_b5ca                    ;
           	                                       
13303      	wire        u_ca30                    ;
           	                                       
13304      	wire        u_d1dd                    ;
           	                                       
13305      	wire        u_e37b                    ;
           	                                       
13306      	wire        u_e81b                    ;
           	                                       
13307      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
13308      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
13309      	reg         IdInfo_0_Debug            ;
           	                                       
13310      	reg  [2:0]  IdInfo_0_FlowId           ;
           	                                       
13311      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
13312      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
13313      	reg         IdInfo_1_Debug            ;
           	                                       
13314      	reg  [2:0]  IdInfo_1_FlowId           ;
           	                                       
13315      	reg  [3:0]  Translation_0_Id          ;
           	                                       
13316      	wire [11:0] uTranslation_0_Id_caseSel ;
           	                                       
13317      	always @( IdInfo_0_Id ) begin
           	                             
13318      		case ( IdInfo_0_Id )
           		                    
13319      			4'b1011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13320      			4'b1010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13321      			4'b1001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13322      			4'b1000 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13323      			4'b0111 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13324      			4'b0110 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13325      			4'b0101 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13326      			4'b0100 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13327      			4'b0011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13328      			4'b0010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13329      			4'b0001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13330      			4'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13331      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
13332      		endcase
           		       
13333      	end
           	   
13334      	always @( IdInfo_0_Id ) begin
           	                             
13335      		case ( IdInfo_0_Id )
           		                    
13336      			4'b1011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13337      			4'b1010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13338      			4'b1001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13339      			4'b1000 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13340      			4'b0111 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13341      			4'b0110 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13342      			4'b0101 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13343      			4'b0100 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13344      			4'b0011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13345      			4'b0010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13346      			4'b0001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13347      			4'b0    : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13348      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
13349      		endcase
           		       
13350      	end
           	   
13351      	always @( IdInfo_0_Id ) begin
           	                             
13352      		case ( IdInfo_0_Id )
           		                    
13353      			4'b1011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13354      			4'b1010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13355      			4'b1001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13356      			4'b1000 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13357      			4'b0111 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13358      			4'b0110 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13359      			4'b0101 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13360      			4'b0100 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13361      			4'b0011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13362      			4'b0010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13363      			4'b0001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13364      			4'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
13365      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
13366      		endcase
           		       
13367      	end
           	   
13368      	always @( IdInfo_0_Id ) begin
           	                             
13369      		case ( IdInfo_0_Id )
           		                    
13370      			4'b1011 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13371      			4'b1010 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13372      			4'b1001 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13373      			4'b1000 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13374      			4'b0111 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13375      			4'b0110 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13376      			4'b0101 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13377      			4'b0100 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13378      			4'b0011 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13379      			4'b0010 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13380      			4'b0001 : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13381      			4'b0    : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13382      			default : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13383      		endcase
           		       
13384      	end
           	   
13385      	always @( IdInfo_1_Id ) begin
           	                             
13386      		case ( IdInfo_1_Id )
           		                    
13387      			4'b1011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13388      			4'b1010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13389      			4'b1001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13390      			4'b1000 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13391      			4'b0111 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13392      			4'b0110 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13393      			4'b0101 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13394      			4'b0100 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13395      			4'b0011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13396      			4'b0010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13397      			4'b0001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13398      			4'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13399      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
13400      		endcase
           		       
13401      	end
           	   
13402      	always @( IdInfo_1_Id ) begin
           	                             
13403      		case ( IdInfo_1_Id )
           		                    
13404      			4'b1011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13405      			4'b1010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13406      			4'b1001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13407      			4'b1000 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13408      			4'b0111 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13409      			4'b0110 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13410      			4'b0101 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13411      			4'b0100 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13412      			4'b0011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13413      			4'b0010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13414      			4'b0001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13415      			4'b0    : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13416      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
13417      		endcase
           		       
13418      	end
           	   
13419      	always @( IdInfo_1_Id ) begin
           	                             
13420      		case ( IdInfo_1_Id )
           		                    
13421      			4'b1011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13422      			4'b1010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13423      			4'b1001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13424      			4'b1000 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13425      			4'b0111 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13426      			4'b0110 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13427      			4'b0101 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13428      			4'b0100 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13429      			4'b0011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13430      			4'b0010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13431      			4'b0001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13432      			4'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
13433      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
13434      		endcase
           		       
13435      	end
           	   
13436      	always @( IdInfo_1_Id ) begin
           	                             
13437      		case ( IdInfo_1_Id )
           		                    
13438      			4'b1011 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13439      			4'b1010 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13440      			4'b1001 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13441      			4'b1000 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13442      			4'b0111 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13443      			4'b0110 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13444      			4'b0101 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13445      			4'b0100 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13446      			4'b0011 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13447      			4'b0010 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13448      			4'b0001 : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13449      			4'b0    : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13450      			default : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13451      		endcase
           		       
13452      	end
           	   
13453      	assign u_28b6 = Translation_0_Aperture;
           	                                       
13454      	assign u_567a = u_28b6 == 9'b010100011;
           	                                       
13455      	assign u_b5ca = ( u_28b6 & 9'b111011111 ) == 9'b000000011;
           	                                                          
13456      	assign u_3580 = u_28b6 == 9'b010100000;
           	                                       
13457      	assign u_6cb8 = ( u_28b6 & 9'b110011111 ) == 9'b000000000;
           	                                                          
13458      	assign u_b0e3 = u_28b6 == 9'b010100001;
           	                                       
13459      	assign u_e81b = ( u_28b6 & 9'b110011111 ) == 9'b000000001;
           	                                                          
13460      	assign u_d1dd = u_28b6 == 9'b010100010;
           	                                       
13461      	assign u_7915 = ( u_28b6 & 9'b110011111 ) == 9'b000000010;
           	                                                          
13462      	assign u_6818 = u_28b6 == 9'b010100101;
           	                                       
13463      	assign u_ca30 = ( u_28b6 & 9'b110011111 ) == 9'b000000101;
           	                                                          
13464      	assign u_e37b = u_28b6 == 9'b010100100;
           	                                       
13465      	assign u_4593 = ( u_28b6 & 9'b110011111 ) == 9'b000000100;
           	                                                          
13466      	assign uTranslation_0_Id_caseSel =
           	                                  
13467      		{	u_567a , u_b5ca , u_3580 , u_6cb8 , u_b0e3 , u_e81b , u_d1dd , u_7915 , u_6818 , u_ca30 , u_e37b , u_4593
           		 	                                                                                                         
13468      		}
           		 
13469      		;
           		 
13470      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
13471      		case ( uTranslation_0_Id_caseSel )
           		                                  
13472      			12'b000000000001 : Translation_0_Id = 4'b0 ;
           			                                            
13473      			12'b000000000010 : Translation_0_Id = 4'b0001 ;
           			                                               
13474      			12'b000000000100 : Translation_0_Id = 4'b0010 ;
           			                                               
13475      			12'b000000001000 : Translation_0_Id = 4'b0011 ;
           			                                               
13476      			12'b000000010000 : Translation_0_Id = 4'b0100 ;
           			                                               
13477      			12'b000000100000 : Translation_0_Id = 4'b0101 ;
           			                                               
13478      			12'b000001000000 : Translation_0_Id = 4'b0110 ;
           			                                               
13479      			12'b000010000000 : Translation_0_Id = 4'b0111 ;
           			                                               
13480      			12'b000100000000 : Translation_0_Id = 4'b1000 ;
           			                                               
13481      			12'b001000000000 : Translation_0_Id = 4'b1001 ;
           			                                               
13482      			12'b010000000000 : Translation_0_Id = 4'b1010 ;
           			                                               
13483      			12'b100000000000 : Translation_0_Id = 4'b1011 ;
           			                                               
13484      			default          : Translation_0_Id = 4'b0 ;
           			                                            
13485      		endcase
           		       
13486      	end
           	   
13487      	assign Translation_0_PathFound =
           	                                
13488      		u_4593 | u_e37b | u_ca30 | u_6818 | u_7915 | u_d1dd | u_e81b | u_b0e3 | u_6cb8 | u_3580 | u_b5ca | u_567a;
           		                                                                                                          
13489      	assign Translation_0_SubFound = 1'b1;
           	                                     
13490      endmodule
                    
13491      
           
13492      `timescale 1ps/1ps
                             
13493      module rsnoc_z_H_R_G_T2_Tt_U_c42887fe (
                                                  
13494      	IdInfo_0_AddrBase
           	                 
13495      ,	IdInfo_0_AddrMask
            	                 
13496      ,	IdInfo_0_Debug
            	              
13497      ,	IdInfo_0_FlowId
            	               
13498      ,	IdInfo_0_Id
            	           
13499      ,	IdInfo_1_AddrBase
            	                 
13500      ,	IdInfo_1_AddrMask
            	                 
13501      ,	IdInfo_1_Debug
            	              
13502      ,	IdInfo_1_FlowId
            	               
13503      ,	IdInfo_1_Id
            	           
13504      ,	Translation_0_Aperture
            	                      
13505      ,	Translation_0_Id
            	                
13506      ,	Translation_0_PathFound
            	                       
13507      ,	Translation_0_SubFound
            	                      
13508      );
             
13509      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13510      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13511      	output        IdInfo_0_Debug          ;
           	                                       
13512      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13513      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13514      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13515      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13516      	output        IdInfo_1_Debug          ;
           	                                       
13517      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13518      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13519      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13520      	output [3:0]  Translation_0_Id        ;
           	                                       
13521      	output        Translation_0_PathFound ;
           	                                       
13522      	output        Translation_0_SubFound  ;
           	                                       
13523      	rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 Isp(
           	                                    
13524      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
13525      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
13526      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
13527      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
13528      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
13529      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
13530      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
13531      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
13532      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
13533      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
13534      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
13535      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
13536      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
13537      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
13538      	);
           	  
13539      endmodule
                    
13540      
           
13541      
           
13542      
           
13543      // FlexNoC version    : 4.7.0
                                        
13544      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13545      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13546      // ExportOption       : /verilog
                                           
13547      
           
13548      `timescale 1ps/1ps
                             
13549      module rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ( I_12111076543210 , O );
                                                                                 
13550      	output [10:0] I_12111076543210 ;
           	                                
13551      	input  [13:0] O                ;
           	                                
13552      	wire  T_0  ;
           	            
13553      	wire  T_1  ;
           	            
13554      	wire  T_10 ;
           	            
13555      	wire  T_11 ;
           	            
13556      	wire  T_12 ;
           	            
13557      	wire  T_2  ;
           	            
13558      	wire  T_3  ;
           	            
13559      	wire  T_4  ;
           	            
13560      	wire  T_5  ;
           	            
13561      	wire  T_6  ;
           	            
13562      	wire  T_7  ;
           	            
13563      	assign T_12 = O [12];
           	                     
13564      	assign T_11 = O [11];
           	                     
13565      	assign T_10 = O [10];
           	                     
13566      	assign T_7 = O [7];
           	                   
13567      	assign T_6 = O [6];
           	                   
13568      	assign T_5 = O [5];
           	                   
13569      	assign T_4 = O [4];
           	                   
13570      	assign T_3 = O [3];
           	                   
13571      	assign T_2 = O [2];
           	                   
13572      	assign T_1 = O [1];
           	                   
13573      	assign T_0 = O [0];
           	                   
13574      	assign I_12111076543210 = { T_12 , T_11 , T_10 , T_7 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                                                 
13575      endmodule
                    
13576      
           
13577      `timescale 1ps/1ps
                             
13578      module rsnoc_z_H_R_G_T2_B_U_089e3c55 (
                                                 
13579      	CrossB1
           	       
13580      ,	Rx_Data
            	       
13581      ,	Rx_Head
            	       
13582      ,	Rx_Rdy
            	      
13583      ,	Rx_Tail
            	       
13584      ,	Rx_Vld
            	      
13585      ,	Sys_Clk
            	       
13586      ,	Sys_Clk_ClkS
            	            
13587      ,	Sys_Clk_En
            	          
13588      ,	Sys_Clk_EnS
            	           
13589      ,	Sys_Clk_RetRstN
            	               
13590      ,	Sys_Clk_RstN
            	            
13591      ,	Sys_Clk_Tm
            	          
13592      ,	Sys_Pwr_Idle
            	            
13593      ,	Sys_Pwr_WakeUp
            	              
13594      ,	Tx_Data
            	       
13595      ,	Tx_Head
            	       
13596      ,	Tx_Rdy
            	      
13597      ,	Tx_Tail
            	       
13598      ,	Tx_Vld
            	      
13599      );
             
13600      	input  [31:0]  CrossB1         ;
           	                                
13601      	input  [107:0] Rx_Data         ;
           	                                
13602      	input          Rx_Head         ;
           	                                
13603      	output         Rx_Rdy          ;
           	                                
13604      	input          Rx_Tail         ;
           	                                
13605      	input          Rx_Vld          ;
           	                                
13606      	input          Sys_Clk         ;
           	                                
13607      	input          Sys_Clk_ClkS    ;
           	                                
13608      	input          Sys_Clk_En      ;
           	                                
13609      	input          Sys_Clk_EnS     ;
           	                                
13610      	input          Sys_Clk_RetRstN ;
           	                                
13611      	input          Sys_Clk_RstN    ;
           	                                
13612      	input          Sys_Clk_Tm      ;
           	                                
13613      	output         Sys_Pwr_Idle    ;
           	                                
13614      	output         Sys_Pwr_WakeUp  ;
           	                                
13615      	output [107:0] Tx_Data         ;
           	                                
13616      	output         Tx_Head         ;
           	                                
13617      	input          Tx_Rdy          ;
           	                                
13618      	output         Tx_Tail         ;
           	                                
13619      	output         Tx_Vld          ;
           	                                
13620      	wire [3:0]  u_1815                       ;
           	                                          
13621      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
13622      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
13623      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
13624      	wire        u_1dd5_Lock                  ;
           	                                          
13625      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
13626      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
13627      	wire [1:0]  u_1dd5_Status                ;
           	                                          
13628      	wire [7:0]  u_1dd5_User                  ;
           	                                          
13629      	wire [3:0]  u_2357                       ;
           	                                          
13630      	wire [35:0] u_2393                       ;
           	                                          
13631      	wire [35:0] u_324d                       ;
           	                                          
13632      	wire        u_4cb7                       ;
           	                                          
13633      	wire [3:0]  u_54b9                       ;
           	                                          
13634      	wire        u_6f10                       ;
           	                                          
13635      	wire [3:0]  u_7e3b                       ;
           	                                          
13636      	wire [69:0] u_939c                       ;
           	                                          
13637      	wire [3:0]  u_9580                       ;
           	                                          
13638      	wire [30:0] u_998_Addr                   ;
           	                                          
13639      	wire [2:0]  u_998_Echo                   ;
           	                                          
13640      	wire [6:0]  u_998_Len1                   ;
           	                                          
13641      	wire        u_998_Lock                   ;
           	                                          
13642      	wire [3:0]  u_998_Opc                    ;
           	                                          
13643      	wire [13:0] u_998_RouteId                ;
           	                                          
13644      	wire [1:0]  u_998_Status                 ;
           	                                          
13645      	wire [7:0]  u_998_User                   ;
           	                                          
13646      	wire [37:0] u_a335                       ;
           	                                          
13647      	wire [3:0]  u_a33a                       ;
           	                                          
13648      	wire [37:0] u_af03                       ;
           	                                          
13649      	wire [3:0]  u_b175                       ;
           	                                          
13650      	wire [3:0]  u_c139                       ;
           	                                          
13651      	wire [35:0] u_c54c                       ;
           	                                          
13652      	reg  [1:0]  u_cc5c                       ;
           	                                          
13653      	wire [69:0] u_d6b3                       ;
           	                                          
13654      	wire [2:0]  u_dade                       ;
           	                                          
13655      	wire [3:0]  u_e423                       ;
           	                                          
13656      	wire [3:0]  u_f586                       ;
           	                                          
13657      	wire [7:0]  u_fabc                       ;
           	                                          
13658      	wire [35:0] u_fc8c                       ;
           	                                          
13659      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
13660      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
13661      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
13662      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
13663      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
13664      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
13665      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
13666      	wire        Dbg_STATUS_ERR               ;
           	                                          
13667      	wire        Err                          ;
           	                                          
13668      	wire [2:0]  ErrType                      ;
           	                                          
13669      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
13670      	wire        LckSeqUnsupported            ;
           	                                          
13671      	wire        MaskPre                      ;
           	                                          
13672      	wire        NotLocked                    ;
           	                                          
13673      	wire [30:0] RxAddr                       ;
           	                                          
13674      	wire [30:0] RxDbg_Addr                   ;
           	                                          
13675      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
13676      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
13677      	wire        RxDbg_Lock                   ;
           	                                          
13678      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
13679      	wire [13:0] RxDbg_RouteId                ;
           	                                          
13680      	wire [1:0]  RxDbg_Status                 ;
           	                                          
13681      	wire [7:0]  RxDbg_User                   ;
           	                                          
13682      	wire        RxErr                        ;
           	                                          
13683      	wire [6:0]  RxLen1                       ;
           	                                          
13684      	wire        RxLock                       ;
           	                                          
13685      	reg         RxNullRd                     ;
           	                                          
13686      	wire [3:0]  RxOpc                        ;
           	                                          
13687      	wire        RxPre                        ;
           	                                          
13688      	wire        RxPreAbort                   ;
           	                                          
13689      	wire        RxPreBlck                    ;
           	                                          
13690      	wire        RxPreLock                    ;
           	                                          
13691      	wire        RxPreNullRd                  ;
           	                                          
13692      	wire        RxPreOne                     ;
           	                                          
13693      	wire        RxPreRdCondWr                ;
           	                                          
13694      	wire        RxPreStrm                    ;
           	                                          
13695      	wire [1:0]  RxStatus                     ;
           	                                          
13696      	wire        RxUrg                        ;
           	                                          
13697      	wire        RxWrap                       ;
           	                                          
13698      	wire [30:0] TxDbg_Addr                   ;
           	                                          
13699      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
13700      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
13701      	wire        TxDbg_Lock                   ;
           	                                          
13702      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
13703      	wire [13:0] TxDbg_RouteId                ;
           	                                          
13704      	wire [1:0]  TxDbg_Status                 ;
           	                                          
13705      	wire [7:0]  TxDbg_User                   ;
           	                                          
13706      	wire [69:0] TxHdr                        ;
           	                                          
13707      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
13708      	assign RxOpc = Rx_Data [92:89];
           	                               
13709      	assign RxPre = RxOpc == 4'b1000;
           	                                
13710      	assign RxLen1 = Rx_Data [86:80];
           	                                
13711      	assign u_af03 = Rx_Data [37:0];
           	                               
13712      	assign u_324d = u_af03 [35:0];
           	                              
13713      	assign u_2393 = u_324d;
           	                       
13714      	assign u_e423 = u_2393 [34:31];
           	                               
13715      	assign u_9580 = u_e423;
           	                       
13716      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
13717      	assign u_a335 = Rx_Data [37:0];
           	                               
13718      	assign u_c54c = u_a335 [35:0];
           	                              
13719      	assign u_fc8c = u_c54c;
           	                       
13720      	assign u_54b9 = u_fc8c [34:31];
           	                               
13721      	assign u_f586 = u_54b9;
           	                       
13722      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
13723      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
13724      	assign RxAddr = Rx_Data [79:49];
           	                                
13725      	assign u_a33a = RxAddr [3:0];
           	                             
13726      	assign u_b175 = u_a33a;
           	                       
13727      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
13728      	assign u_1815 = RxAddr [3:0];
           	                             
13729      	assign u_c139 = u_1815;
           	                       
13730      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
13731      	assign u_7e3b = RxAddr [3:0];
           	                             
13732      	assign u_2357 = u_7e3b;
           	                       
13733      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
13734      	assign RxLock = Rx_Data [107];
           	                              
13735      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
13736      	assign u_6f10 = RxPreAbort;
           	                           
13737      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
13738      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
13739      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
13740      		.Clk( Sys_Clk )
           		               
13741      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13742      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13743      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13744      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13745      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13746      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13747      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13748      	,	.O( u_4cb7 )
           	 	            
13749      	,	.Reset( Rx_Tail )
           	 	                 
13750      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
13751      	);
           	  
13752      	assign Sys_Pwr_Idle = 1'b1;
           	                           
13753      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
13754      	assign RxStatus = Rx_Data [88:87];
           	                                  
13755      	assign RxErr = RxStatus == 2'b01;
           	                                 
13756      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
13757      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
13758      			~ RxWrap
           			        
13759      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
13760      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
13761      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13762      	assign Err =
           	            
13763      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
13764      		&	~ RxUrg;
           		 	        
13765      	assign TxHdr =
           	              
13766      		{	RxLock & RxPre
           		 	              
13767      		,	Rx_Data [106:93]
           		 	                
13768      		,
           		 
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12623      ,	GenLcl_Rsp_Rdy
           <font color = "green">-1-</font> 	              
12624      ,	GenLcl_Rsp_SeqUnOrdered
           <font color = "green">==></font>
12625      ,	GenLcl_Rsp_Status
           <font color = "green">-2-</font> 	                 
12626      ,	GenLcl_Rsp_Vld
            	              
12627      ,	GenPrt_Req_Addr
            	               
12628      ,	GenPrt_Req_Be
            	             
12629      ,	GenPrt_Req_BurstType
            	                    
12630      ,	GenPrt_Req_Data
            	               
12631      ,	GenPrt_Req_FlowId
            	                 
12632      ,	GenPrt_Req_Last
            	               
12633      ,	GenPrt_Req_Len1
            	               
12634      ,	GenPrt_Req_Lock
            	               
12635      ,	GenPrt_Req_Opc
            	              
12636      ,	GenPrt_Req_Rdy
            	              
12637      ,	GenPrt_Req_SeqUnOrdered
            	                       
12638      ,	GenPrt_Req_SeqUnique
            	                    
12639      ,	GenPrt_Req_User
            	               
12640      ,	GenPrt_Req_Vld
            	              
12641      ,	GenPrt_Rsp_Data
            	               
12642      ,	GenPrt_Rsp_FlowId
            	                 
12643      ,	GenPrt_Rsp_Last
            	               
12644      ,	GenPrt_Rsp_Rdy
            	              
12645      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12646      ,	GenPrt_Rsp_Status
            	                 
12647      ,	GenPrt_Rsp_Vld
            	              
12648      ,	Sys_Clk
            	       
12649      ,	Sys_Clk_ClkS
            	            
12650      ,	Sys_Clk_En
            	          
12651      ,	Sys_Clk_EnS
            	           
12652      ,	Sys_Clk_RetRstN
            	               
12653      ,	Sys_Clk_RstN
            	            
12654      ,	Sys_Clk_Tm
            	          
12655      ,	Sys_Pwr_Idle
            	            
12656      ,	Sys_Pwr_WakeUp
            	              
12657      );
             
12658      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12659      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12660      	input         GenLcl_Req_BurstType    ;
           	                                       
12661      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12662      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12663      	input         GenLcl_Req_Last         ;
           	                                       
12664      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12665      	input         GenLcl_Req_Lock         ;
           	                                       
12666      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12667      	output        GenLcl_Req_Rdy          ;
           	                                       
12668      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12669      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12670      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12671      	input         GenLcl_Req_Vld          ;
           	                                       
12672      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12673      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12674      	output        GenLcl_Rsp_Last         ;
           	                                       
12675      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12676      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12677      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12678      	output        GenLcl_Rsp_Vld          ;
           	                                       
12679      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12680      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12681      	output        GenPrt_Req_BurstType    ;
           	                                       
12682      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12683      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12684      	output        GenPrt_Req_Last         ;
           	                                       
12685      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12686      	output        GenPrt_Req_Lock         ;
           	                                       
12687      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12688      	input         GenPrt_Req_Rdy          ;
           	                                       
12689      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12690      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12691      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12692      	output        GenPrt_Req_Vld          ;
           	                                       
12693      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12694      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12695      	input         GenPrt_Rsp_Last         ;
           	                                       
12696      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12697      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12698      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12699      	input         GenPrt_Rsp_Vld          ;
           	                                       
12700      	input         Sys_Clk                 ;
           	                                       
12701      	input         Sys_Clk_ClkS            ;
           	                                       
12702      	input         Sys_Clk_En              ;
           	                                       
12703      	input         Sys_Clk_EnS             ;
           	                                       
12704      	input         Sys_Clk_RetRstN         ;
           	                                       
12705      	input         Sys_Clk_RstN            ;
           	                                       
12706      	input         Sys_Clk_Tm              ;
           	                                       
12707      	output        Sys_Pwr_Idle            ;
           	                                       
12708      	output        Sys_Pwr_WakeUp          ;
           	                                       
12709      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12710      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12711      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12712      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12713      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12714      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12715      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12716      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12717      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12718      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12719      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
12720      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12721      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12722      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12723      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12724      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12725      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12726      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12727      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12728      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12729      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12730      	assign Sys_Pwr_Idle = 1'b1;
           	                           
12731      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
12732      endmodule
                    
12733      
           
12734      `timescale 1ps/1ps
                             
12735      module rsnoc_z_H_R_G_U_P_U_c2e482eb (
                                                
12736      	GenLcl_Req_Addr
           	               
12737      ,	GenLcl_Req_Be
            	             
12738      ,	GenLcl_Req_BurstType
            	                    
12739      ,	GenLcl_Req_Data
            	               
12740      ,	GenLcl_Req_FlowId
            	                 
12741      ,	GenLcl_Req_Last
            	               
12742      ,	GenLcl_Req_Len1
            	               
12743      ,	GenLcl_Req_Lock
            	               
12744      ,	GenLcl_Req_Opc
            	              
12745      ,	GenLcl_Req_Rdy
            	              
12746      ,	GenLcl_Req_SeqUnOrdered
            	                       
12747      ,	GenLcl_Req_SeqUnique
            	                    
12748      ,	GenLcl_Req_User
            	               
12749      ,	GenLcl_Req_Vld
            	              
12750      ,	GenLcl_Rsp_Data
            	               
12751      ,	GenLcl_Rsp_FlowId
            	                 
12752      ,	GenLcl_Rsp_Last
            	               
12753      ,	GenLcl_Rsp_Rdy
            	              
12754      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
12755      ,	GenLcl_Rsp_Status
            	                 
12756      ,	GenLcl_Rsp_Vld
            	              
12757      ,	GenPrt_Req_Addr
            	               
12758      ,	GenPrt_Req_Be
            	             
12759      ,	GenPrt_Req_BurstType
            	                    
12760      ,	GenPrt_Req_Data
            	               
12761      ,	GenPrt_Req_FlowId
            	                 
12762      ,	GenPrt_Req_Last
            	               
12763      ,	GenPrt_Req_Len1
            	               
12764      ,	GenPrt_Req_Lock
            	               
12765      ,	GenPrt_Req_Opc
            	              
12766      ,	GenPrt_Req_Rdy
            	              
12767      ,	GenPrt_Req_SeqUnOrdered
            	                       
12768      ,	GenPrt_Req_SeqUnique
            	                    
12769      ,	GenPrt_Req_User
            	               
12770      ,	GenPrt_Req_Vld
            	              
12771      ,	GenPrt_Rsp_Data
            	               
12772      ,	GenPrt_Rsp_FlowId
            	                 
12773      ,	GenPrt_Rsp_Last
            	               
12774      ,	GenPrt_Rsp_Rdy
            	              
12775      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12776      ,	GenPrt_Rsp_Status
            	                 
12777      ,	GenPrt_Rsp_Vld
            	              
12778      );
             
12779      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12780      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12781      	input         GenLcl_Req_BurstType    ;
           	                                       
12782      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12783      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12784      	input         GenLcl_Req_Last         ;
           	                                       
12785      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12786      	input         GenLcl_Req_Lock         ;
           	                                       
12787      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12788      	output        GenLcl_Req_Rdy          ;
           	                                       
12789      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12790      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12791      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12792      	input         GenLcl_Req_Vld          ;
           	                                       
12793      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12794      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12795      	output        GenLcl_Rsp_Last         ;
           	                                       
12796      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12797      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12798      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12799      	output        GenLcl_Rsp_Vld          ;
           	                                       
12800      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12801      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12802      	output        GenPrt_Req_BurstType    ;
           	                                       
12803      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12804      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12805      	output        GenPrt_Req_Last         ;
           	                                       
12806      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12807      	output        GenPrt_Req_Lock         ;
           	                                       
12808      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12809      	input         GenPrt_Req_Rdy          ;
           	                                       
12810      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12811      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12812      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12813      	output        GenPrt_Req_Vld          ;
           	                                       
12814      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12815      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12816      	input         GenPrt_Rsp_Last         ;
           	                                       
12817      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12818      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12819      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12820      	input         GenPrt_Rsp_Vld          ;
           	                                       
12821      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12822      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12823      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12824      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12825      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12826      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12827      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12828      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12829      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12830      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12831      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
12832      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12833      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12834      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12835      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12836      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12837      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12838      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12839      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12840      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12841      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12842      endmodule
                    
12843      
           
12844      `timescale 1ps/1ps
                             
12845      module rsnoc_z_H_R_G_P_U_U_2b447319 (
                                                
12846      	GenMst_Req_Addr
           	               
12847      ,	GenMst_Req_Be
            	             
12848      ,	GenMst_Req_BurstType
            	                    
12849      ,	GenMst_Req_Data
            	               
12850      ,	GenMst_Req_FlowId
            	                 
12851      ,	GenMst_Req_Last
            	               
12852      ,	GenMst_Req_Len1
            	               
12853      ,	GenMst_Req_Lock
            	               
12854      ,	GenMst_Req_Opc
            	              
12855      ,	GenMst_Req_Rdy
            	              
12856      ,	GenMst_Req_SeqUnOrdered
            	                       
12857      ,	GenMst_Req_SeqUnique
            	                    
12858      ,	GenMst_Req_User
            	               
12859      ,	GenMst_Req_Vld
            	              
12860      ,	GenMst_Rsp_Data
            	               
12861      ,	GenMst_Rsp_FlowId
            	                 
12862      ,	GenMst_Rsp_Last
            	               
12863      ,	GenMst_Rsp_Rdy
            	              
12864      ,	GenMst_Rsp_SeqUnOrdered
            	                       
12865      ,	GenMst_Rsp_Status
            	                 
12866      ,	GenMst_Rsp_Vld
            	              
12867      ,	GenSlv_Req_Addr
            	               
12868      ,	GenSlv_Req_Be
            	             
12869      ,	GenSlv_Req_BurstType
            	                    
12870      ,	GenSlv_Req_Data
            	               
12871      ,	GenSlv_Req_FlowId
            	                 
12872      ,	GenSlv_Req_Last
            	               
12873      ,	GenSlv_Req_Len1
            	               
12874      ,	GenSlv_Req_Lock
            	               
12875      ,	GenSlv_Req_Opc
            	              
12876      ,	GenSlv_Req_Rdy
            	              
12877      ,	GenSlv_Req_SeqUnOrdered
            	                       
12878      ,	GenSlv_Req_SeqUnique
            	                    
12879      ,	GenSlv_Req_User
            	               
12880      ,	GenSlv_Req_Vld
            	              
12881      ,	GenSlv_Rsp_Data
            	               
12882      ,	GenSlv_Rsp_FlowId
            	                 
12883      ,	GenSlv_Rsp_Last
            	               
12884      ,	GenSlv_Rsp_Rdy
            	              
12885      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
12886      ,	GenSlv_Rsp_Status
            	                 
12887      ,	GenSlv_Rsp_Vld
            	              
12888      ,	Sys_Clk
            	       
12889      ,	Sys_Clk_ClkS
            	            
12890      ,	Sys_Clk_En
            	          
12891      ,	Sys_Clk_EnS
            	           
12892      ,	Sys_Clk_RetRstN
            	               
12893      ,	Sys_Clk_RstN
            	            
12894      ,	Sys_Clk_Tm
            	          
12895      ,	Sys_Pwr_Idle
            	            
12896      ,	Sys_Pwr_WakeUp
            	              
12897      ,	WakeUp_GenMst
            	             
12898      ,	WakeUp_GenSlv
            	             
12899      );
             
12900      	output [31:0] GenMst_Req_Addr         ;
           	                                       
12901      	output [3:0]  GenMst_Req_Be           ;
           	                                       
12902      	output        GenMst_Req_BurstType    ;
           	                                       
12903      	output [31:0] GenMst_Req_Data         ;
           	                                       
12904      	output [2:0]  GenMst_Req_FlowId       ;
           	                                       
12905      	output        GenMst_Req_Last         ;
           	                                       
12906      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
12907      	output        GenMst_Req_Lock         ;
           	                                       
12908      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
12909      	input         GenMst_Req_Rdy          ;
           	                                       
12910      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
12911      	output        GenMst_Req_SeqUnique    ;
           	                                       
12912      	output [7:0]  GenMst_Req_User         ;
           	                                       
12913      	output        GenMst_Req_Vld          ;
           	                                       
12914      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
12915      	input  [2:0]  GenMst_Rsp_FlowId       ;
           	                                       
12916      	input         GenMst_Rsp_Last         ;
           	                                       
12917      	output        GenMst_Rsp_Rdy          ;
           	                                       
12918      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
12919      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
12920      	input         GenMst_Rsp_Vld          ;
           	                                       
12921      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
12922      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
12923      	input         GenSlv_Req_BurstType    ;
           	                                       
12924      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
12925      	input  [2:0]  GenSlv_Req_FlowId       ;
           	                                       
12926      	input         GenSlv_Req_Last         ;
           	                                       
12927      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
12928      	input         GenSlv_Req_Lock         ;
           	                                       
12929      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
12930      	output        GenSlv_Req_Rdy          ;
           	                                       
12931      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
12932      	input         GenSlv_Req_SeqUnique    ;
           	                                       
12933      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
12934      	input         GenSlv_Req_Vld          ;
           	                                       
12935      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
12936      	output [2:0]  GenSlv_Rsp_FlowId       ;
           	                                       
12937      	output        GenSlv_Rsp_Last         ;
           	                                       
12938      	input         GenSlv_Rsp_Rdy          ;
           	                                       
12939      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
12940      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
12941      	output        GenSlv_Rsp_Vld          ;
           	                                       
12942      	input         Sys_Clk                 ;
           	                                       
12943      	input         Sys_Clk_ClkS            ;
           	                                       
12944      	input         Sys_Clk_En              ;
           	                                       
12945      	input         Sys_Clk_EnS             ;
           	                                       
12946      	input         Sys_Clk_RetRstN         ;
           	                                       
12947      	input         Sys_Clk_RstN            ;
           	                                       
12948      	input         Sys_Clk_Tm              ;
           	                                       
12949      	output        Sys_Pwr_Idle            ;
           	                                       
12950      	output        Sys_Pwr_WakeUp          ;
           	                                       
12951      	output        WakeUp_GenMst           ;
           	                                       
12952      	output        WakeUp_GenSlv           ;
           	                                       
12953      	wire [31:0] u_Req_Addr                 ;
           	                                        
12954      	wire [3:0]  u_Req_Be                   ;
           	                                        
12955      	wire        u_Req_BurstType            ;
           	                                        
12956      	wire [31:0] u_Req_Data                 ;
           	                                        
12957      	wire [2:0]  u_Req_FlowId               ;
           	                                        
12958      	wire        u_Req_Last                 ;
           	                                        
12959      	wire [6:0]  u_Req_Len1                 ;
           	                                        
12960      	wire        u_Req_Lock                 ;
           	                                        
12961      	wire [2:0]  u_Req_Opc                  ;
           	                                        
12962      	wire        u_Req_Rdy                  ;
           	                                        
12963      	wire        u_Req_SeqUnOrdered         ;
           	                                        
12964      	wire        u_Req_SeqUnique            ;
           	                                        
12965      	wire [7:0]  u_Req_User                 ;
           	                                        
12966      	wire        u_Req_Vld                  ;
           	                                        
12967      	wire [31:0] u_Rsp_Data                 ;
           	                                        
12968      	wire [2:0]  u_Rsp_FlowId               ;
           	                                        
12969      	wire        u_Rsp_Last                 ;
           	                                        
12970      	wire        u_Rsp_Rdy                  ;
           	                                        
12971      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
12972      	wire [1:0]  u_Rsp_Status               ;
           	                                        
12973      	wire        u_Rsp_Vld                  ;
           	                                        
12974      	wire        u_70_Idle                  ;
           	                                        
12975      	wire        u_70_WakeUp                ;
           	                                        
12976      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
12977      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
12978      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
12979      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
12980      	wire [2:0]  GenMstLcl_Req_FlowId       ;
           	                                        
12981      	wire        GenMstLcl_Req_Last         ;
           	                                        
12982      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
12983      	wire        GenMstLcl_Req_Lock         ;
           	                                        
12984      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
12985      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
12986      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
12987      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
12988      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
12989      	wire        GenMstLcl_Req_Vld          ;
           	                                        
12990      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
12991      	wire [2:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
12992      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
12993      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
12994      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
12995      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
12996      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
12997      	wire        ReqPwr_Idle                ;
           	                                        
12998      	wire        ReqPwr_WakeUp              ;
           	                                        
12999      	wire        RspPwr_Idle                ;
           	                                        
13000      	wire        RspPwr_WakeUp              ;
           	                                        
13001      	wire [93:0] RxReq                      ;
           	                                        
13002      	wire [31:0] RxReqCn_Addr               ;
           	                                        
13003      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
13004      	wire        RxReqCn_BurstType          ;
           	                                        
13005      	wire [31:0] RxReqCn_Data               ;
           	                                        
13006      	wire [2:0]  RxReqCn_FlowId             ;
           	                                        
13007      	wire        RxReqCn_Last               ;
           	                                        
13008      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
13009      	wire        RxReqCn_Lock               ;
           	                                        
13010      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
13011      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
13012      	wire        RxReqCn_SeqUnique          ;
           	                                        
13013      	wire [7:0]  RxReqCn_User               ;
           	                                        
13014      	wire [38:0] RxRsp                      ;
           	                                        
13015      	wire [31:0] RxRspCn_Data               ;
           	                                        
13016      	wire [2:0]  RxRspCn_FlowId             ;
           	                                        
13017      	wire        RxRspCn_Last               ;
           	                                        
13018      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
13019      	wire [1:0]  RxRspCn_Status             ;
           	                                        
13020      	wire        SlvReqRdy                  ;
           	                                        
13021      	wire [93:0] TxReq                      ;
           	                                        
13022      	wire [31:0] TxReqCn_Addr               ;
           	                                        
13023      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
13024      	wire        TxReqCn_BurstType          ;
           	                                        
13025      	wire [31:0] TxReqCn_Data               ;
           	                                        
13026      	wire [2:0]  TxReqCn_FlowId             ;
           	                                        
13027      	wire        TxReqCn_Last               ;
           	                                        
13028      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
13029      	wire        TxReqCn_Lock               ;
           	                                        
13030      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
13031      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
13032      	wire        TxReqCn_SeqUnique          ;
           	                                        
13033      	wire [7:0]  TxReqCn_User               ;
           	                                        
13034      	wire [38:0] TxRsp                      ;
           	                                        
13035      	wire [31:0] TxRspCn_Data               ;
           	                                        
13036      	wire [2:0]  TxRspCn_FlowId             ;
           	                                        
13037      	wire        TxRspCn_Last               ;
           	                                        
13038      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
13039      	wire [1:0]  TxRspCn_Status             ;
           	                                        
13040      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
13041      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
13042      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
13043      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
13044      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
13045      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
13046      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
13047      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
13048      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
13049      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
13050      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
13051      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
13052      	assign RxReq =
           	              
13053      		{
           		 
13054      		RxReqCn_Addr
           		            
13055      		,
           		 
13056      		RxReqCn_Be
           		          
13057      		,
           		 
13058      		RxReqCn_BurstType
           		                 
13059      		,
           		 
13060      		RxReqCn_Data
           		            
13061      		,
           		 
13062      		RxReqCn_FlowId
           		              
13063      		,
           		 
13064      		RxReqCn_Last
           		            
13065      		,
           		 
13066      		RxReqCn_Len1
           		            
13067      		,
           		 
13068      		RxReqCn_Lock
           		            
13069      		,
           		 
13070      		RxReqCn_Opc
           		           
13071      		,
           		 
13072      		RxReqCn_SeqUnOrdered
           		                    
13073      		,
           		 
13074      		RxReqCn_SeqUnique
           		                 
13075      		,
           		 
13076      		RxReqCn_User
           		            
13077      		};
           		  
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	                                          
13079      		.Rx_D( RxReq )
           		              
13080      	,	.RxRdy( SlvReqRdy )
           	 	                   
13081      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
13082      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13086      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13087      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13088      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13089      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
13090      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
13091      	,	.Tx_D( TxReq )
           	 	              
13092      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
13093      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
13094      	);
           	  
13095      	assign TxReqCn_Addr = TxReq [93:62];
           	                                    
13096      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
13097      	assign TxReqCn_Be = TxReq [61:58];
           	                                  
13098      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
13099      	assign TxReqCn_BurstType = TxReq [57];
           	                                      
13100      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
13101      	assign TxReqCn_Data = TxReq [56:25];
           	                                    
13102      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
13103      	assign TxReqCn_FlowId = TxReq [24:22];
           	                                      
13104      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
13105      	assign TxReqCn_Last = TxReq [21];
           	                                 
13106      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
13107      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
13108      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
13109      	assign TxReqCn_Lock = TxReq [13];
           	                                 
13110      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
13111      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
13112      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
13113      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
13114      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
13115      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
13116      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
13117      	assign TxReqCn_User = TxReq [7:0];
           	                                  
13118      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
13119      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
13120      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
13121      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
13122      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
13123      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
13124      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
13125      	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
           	                                              
13126      		.Rx_D( RxRsp )
           		              
13127      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
13128      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
13129      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13130      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13131      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13132      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13133      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13134      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13135      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13136      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
13137      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
13138      	,	.Tx_D( TxRsp )
           	 	              
13139      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
13140      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
13141      	);
           	  
13142      	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
           	                                        
13143      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
13144      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
13145      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
13146      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
13147      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
13148      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
13149      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
13150      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
13151      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
13152      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
13153      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
13154      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
13155      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
13156      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
13157      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
13158      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
13159      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
13160      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
13161      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
13162      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
13163      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
13164      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
13165      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
13166      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
13167      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
13168      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
13169      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
13170      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
13171      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
13172      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
13173      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
13174      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13175      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13176      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
13177      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
13178      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
13179      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13180      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
13181      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13182      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13183      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
13184      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13185      	);
           	  
13186      	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
           	                                            
13187      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
13188      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
13189      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
13190      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
13191      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
13192      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
13193      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
13194      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
13195      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
13196      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
13197      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13198      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13199      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
13200      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
13201      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
13202      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13203      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
13204      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13205      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13206      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
13207      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13208      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
13209      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
13210      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
13211      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
13212      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
13213      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
13214      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
13215      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
13216      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
13217      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
13218      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
13219      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
13220      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
13221      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
13222      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
13223      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
13224      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
13225      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
13226      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
13227      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
13228      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
13229      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13230      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13231      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13232      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13233      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13234      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13235      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13236      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
13237      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
13238      	);
           	  
13239      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
13240      	assign TxRspCn_Data = TxRsp [38:7];
           	                                   
13241      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
13242      	assign TxRspCn_FlowId = TxRsp [6:4];
           	                                    
13243      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
13244      	assign TxRspCn_Last = TxRsp [3];
           	                                
13245      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
13246      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
13247      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
13248      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
13249      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
13250      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
13251      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
13252      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
13253      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
13254      endmodule
                    
13255      
           
13256      
           
13257      
           
13258      // FlexNoC version    : 4.7.0
                                        
13259      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13260      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13261      // ExportOption       : /verilog
                                           
13262      
           
13263      `timescale 1ps/1ps
                             
13264      module rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 (
                                                   
13265      	IdInfo_0_AddrBase
           	                 
13266      ,	IdInfo_0_AddrMask
            	                 
13267      ,	IdInfo_0_Debug
            	              
13268      ,	IdInfo_0_FlowId
            	               
13269      ,	IdInfo_0_Id
            	           
13270      ,	IdInfo_1_AddrBase
            	                 
13271      ,	IdInfo_1_AddrMask
            	                 
13272      ,	IdInfo_1_Debug
            	              
13273      ,	IdInfo_1_FlowId
            	               
13274      ,	IdInfo_1_Id
            	           
13275      ,	Translation_0_Aperture
            	                      
13276      ,	Translation_0_Id
            	                
13277      ,	Translation_0_PathFound
            	                       
13278      ,	Translation_0_SubFound
            	                      
13279      );
             
13280      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13281      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13282      	output        IdInfo_0_Debug          ;
           	                                       
13283      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13284      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13285      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13286      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13287      	output        IdInfo_1_Debug          ;
           	                                       
13288      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13289      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13290      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13291      	output [3:0]  Translation_0_Id        ;
           	                                       
13292      	output        Translation_0_PathFound ;
           	                                       
13293      	output        Translation_0_SubFound  ;
           	                                       
13294      	wire [8:0]  u_28b6                    ;
           	                                       
13295      	wire        u_3580                    ;
           	                                       
13296      	wire        u_4593                    ;
           	                                       
13297      	wire        u_567a                    ;
           	                                       
13298      	wire        u_6818                    ;
           	                                       
13299      	wire        u_6cb8                    ;
           	                                       
13300      	wire        u_7915                    ;
           	                                       
13301      	wire        u_b0e3                    ;
           	                                       
13302      	wire        u_b5ca                    ;
           	                                       
13303      	wire        u_ca30                    ;
           	                                       
13304      	wire        u_d1dd                    ;
           	                                       
13305      	wire        u_e37b                    ;
           	                                       
13306      	wire        u_e81b                    ;
           	                                       
13307      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
13308      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
13309      	reg         IdInfo_0_Debug            ;
           	                                       
13310      	reg  [2:0]  IdInfo_0_FlowId           ;
           	                                       
13311      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
13312      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
13313      	reg         IdInfo_1_Debug            ;
           	                                       
13314      	reg  [2:0]  IdInfo_1_FlowId           ;
           	                                       
13315      	reg  [3:0]  Translation_0_Id          ;
           	                                       
13316      	wire [11:0] uTranslation_0_Id_caseSel ;
           	                                       
13317      	always @( IdInfo_0_Id ) begin
           	                             
13318      		case ( IdInfo_0_Id )
           		                    
13319      			4'b1011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13320      			4'b1010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13321      			4'b1001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13322      			4'b1000 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13323      			4'b0111 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13324      			4'b0110 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13325      			4'b0101 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13326      			4'b0100 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13327      			4'b0011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13328      			4'b0010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13329      			4'b0001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13330      			4'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13331      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
13332      		endcase
           		       
13333      	end
           	   
13334      	always @( IdInfo_0_Id ) begin
           	                             
13335      		case ( IdInfo_0_Id )
           		                    
13336      			4'b1011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13337      			4'b1010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13338      			4'b1001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13339      			4'b1000 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13340      			4'b0111 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13341      			4'b0110 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13342      			4'b0101 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13343      			4'b0100 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13344      			4'b0011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13345      			4'b0010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13346      			4'b0001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13347      			4'b0    : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13348      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
13349      		endcase
           		       
13350      	end
           	   
13351      	always @( IdInfo_0_Id ) begin
           	                             
13352      		case ( IdInfo_0_Id )
           		                    
13353      			4'b1011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13354      			4'b1010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13355      			4'b1001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13356      			4'b1000 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13357      			4'b0111 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13358      			4'b0110 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13359      			4'b0101 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13360      			4'b0100 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13361      			4'b0011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13362      			4'b0010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13363      			4'b0001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13364      			4'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
13365      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
13366      		endcase
           		       
13367      	end
           	   
13368      	always @( IdInfo_0_Id ) begin
           	                             
13369      		case ( IdInfo_0_Id )
           		                    
13370      			4'b1011 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13371      			4'b1010 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13372      			4'b1001 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13373      			4'b1000 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13374      			4'b0111 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13375      			4'b0110 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13376      			4'b0101 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13377      			4'b0100 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13378      			4'b0011 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13379      			4'b0010 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13380      			4'b0001 : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13381      			4'b0    : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13382      			default : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13383      		endcase
           		       
13384      	end
           	   
13385      	always @( IdInfo_1_Id ) begin
           	                             
13386      		case ( IdInfo_1_Id )
           		                    
13387      			4'b1011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13388      			4'b1010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13389      			4'b1001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13390      			4'b1000 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13391      			4'b0111 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13392      			4'b0110 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13393      			4'b0101 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13394      			4'b0100 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13395      			4'b0011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13396      			4'b0010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13397      			4'b0001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13398      			4'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13399      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
13400      		endcase
           		       
13401      	end
           	   
13402      	always @( IdInfo_1_Id ) begin
           	                             
13403      		case ( IdInfo_1_Id )
           		                    
13404      			4'b1011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13405      			4'b1010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13406      			4'b1001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13407      			4'b1000 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13408      			4'b0111 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13409      			4'b0110 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13410      			4'b0101 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13411      			4'b0100 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13412      			4'b0011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13413      			4'b0010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13414      			4'b0001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13415      			4'b0    : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13416      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
13417      		endcase
           		       
13418      	end
           	   
13419      	always @( IdInfo_1_Id ) begin
           	                             
13420      		case ( IdInfo_1_Id )
           		                    
13421      			4'b1011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13422      			4'b1010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13423      			4'b1001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13424      			4'b1000 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13425      			4'b0111 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13426      			4'b0110 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13427      			4'b0101 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13428      			4'b0100 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13429      			4'b0011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13430      			4'b0010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13431      			4'b0001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13432      			4'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
13433      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
13434      		endcase
           		       
13435      	end
           	   
13436      	always @( IdInfo_1_Id ) begin
           	                             
13437      		case ( IdInfo_1_Id )
           		                    
13438      			4'b1011 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13439      			4'b1010 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13440      			4'b1001 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13441      			4'b1000 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13442      			4'b0111 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13443      			4'b0110 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13444      			4'b0101 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13445      			4'b0100 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13446      			4'b0011 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13447      			4'b0010 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13448      			4'b0001 : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13449      			4'b0    : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13450      			default : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13451      		endcase
           		       
13452      	end
           	   
13453      	assign u_28b6 = Translation_0_Aperture;
           	                                       
13454      	assign u_567a = u_28b6 == 9'b010100011;
           	                                       
13455      	assign u_b5ca = ( u_28b6 & 9'b111011111 ) == 9'b000000011;
           	                                                          
13456      	assign u_3580 = u_28b6 == 9'b010100000;
           	                                       
13457      	assign u_6cb8 = ( u_28b6 & 9'b110011111 ) == 9'b000000000;
           	                                                          
13458      	assign u_b0e3 = u_28b6 == 9'b010100001;
           	                                       
13459      	assign u_e81b = ( u_28b6 & 9'b110011111 ) == 9'b000000001;
           	                                                          
13460      	assign u_d1dd = u_28b6 == 9'b010100010;
           	                                       
13461      	assign u_7915 = ( u_28b6 & 9'b110011111 ) == 9'b000000010;
           	                                                          
13462      	assign u_6818 = u_28b6 == 9'b010100101;
           	                                       
13463      	assign u_ca30 = ( u_28b6 & 9'b110011111 ) == 9'b000000101;
           	                                                          
13464      	assign u_e37b = u_28b6 == 9'b010100100;
           	                                       
13465      	assign u_4593 = ( u_28b6 & 9'b110011111 ) == 9'b000000100;
           	                                                          
13466      	assign uTranslation_0_Id_caseSel =
           	                                  
13467      		{	u_567a , u_b5ca , u_3580 , u_6cb8 , u_b0e3 , u_e81b , u_d1dd , u_7915 , u_6818 , u_ca30 , u_e37b , u_4593
           		 	                                                                                                         
13468      		}
           		 
13469      		;
           		 
13470      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
13471      		case ( uTranslation_0_Id_caseSel )
           		                                  
13472      			12'b000000000001 : Translation_0_Id = 4'b0 ;
           			                                            
13473      			12'b000000000010 : Translation_0_Id = 4'b0001 ;
           			                                               
13474      			12'b000000000100 : Translation_0_Id = 4'b0010 ;
           			                                               
13475      			12'b000000001000 : Translation_0_Id = 4'b0011 ;
           			                                               
13476      			12'b000000010000 : Translation_0_Id = 4'b0100 ;
           			                                               
13477      			12'b000000100000 : Translation_0_Id = 4'b0101 ;
           			                                               
13478      			12'b000001000000 : Translation_0_Id = 4'b0110 ;
           			                                               
13479      			12'b000010000000 : Translation_0_Id = 4'b0111 ;
           			                                               
13480      			12'b000100000000 : Translation_0_Id = 4'b1000 ;
           			                                               
13481      			12'b001000000000 : Translation_0_Id = 4'b1001 ;
           			                                               
13482      			12'b010000000000 : Translation_0_Id = 4'b1010 ;
           			                                               
13483      			12'b100000000000 : Translation_0_Id = 4'b1011 ;
           			                                               
13484      			default          : Translation_0_Id = 4'b0 ;
           			                                            
13485      		endcase
           		       
13486      	end
           	   
13487      	assign Translation_0_PathFound =
           	                                
13488      		u_4593 | u_e37b | u_ca30 | u_6818 | u_7915 | u_d1dd | u_e81b | u_b0e3 | u_6cb8 | u_3580 | u_b5ca | u_567a;
           		                                                                                                          
13489      	assign Translation_0_SubFound = 1'b1;
           	                                     
13490      endmodule
                    
13491      
           
13492      `timescale 1ps/1ps
                             
13493      module rsnoc_z_H_R_G_T2_Tt_U_c42887fe (
                                                  
13494      	IdInfo_0_AddrBase
           	                 
13495      ,	IdInfo_0_AddrMask
            	                 
13496      ,	IdInfo_0_Debug
            	              
13497      ,	IdInfo_0_FlowId
            	               
13498      ,	IdInfo_0_Id
            	           
13499      ,	IdInfo_1_AddrBase
            	                 
13500      ,	IdInfo_1_AddrMask
            	                 
13501      ,	IdInfo_1_Debug
            	              
13502      ,	IdInfo_1_FlowId
            	               
13503      ,	IdInfo_1_Id
            	           
13504      ,	Translation_0_Aperture
            	                      
13505      ,	Translation_0_Id
            	                
13506      ,	Translation_0_PathFound
            	                       
13507      ,	Translation_0_SubFound
            	                      
13508      );
             
13509      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13510      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13511      	output        IdInfo_0_Debug          ;
           	                                       
13512      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13513      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13514      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13515      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13516      	output        IdInfo_1_Debug          ;
           	                                       
13517      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13518      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13519      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13520      	output [3:0]  Translation_0_Id        ;
           	                                       
13521      	output        Translation_0_PathFound ;
           	                                       
13522      	output        Translation_0_SubFound  ;
           	                                       
13523      	rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 Isp(
           	                                    
13524      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
13525      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
13526      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
13527      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
13528      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
13529      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
13530      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
13531      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
13532      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
13533      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
13534      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
13535      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
13536      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
13537      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
13538      	);
           	  
13539      endmodule
                    
13540      
           
13541      
           
13542      
           
13543      // FlexNoC version    : 4.7.0
                                        
13544      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13545      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13546      // ExportOption       : /verilog
                                           
13547      
           
13548      `timescale 1ps/1ps
                             
13549      module rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ( I_12111076543210 , O );
                                                                                 
13550      	output [10:0] I_12111076543210 ;
           	                                
13551      	input  [13:0] O                ;
           	                                
13552      	wire  T_0  ;
           	            
13553      	wire  T_1  ;
           	            
13554      	wire  T_10 ;
           	            
13555      	wire  T_11 ;
           	            
13556      	wire  T_12 ;
           	            
13557      	wire  T_2  ;
           	            
13558      	wire  T_3  ;
           	            
13559      	wire  T_4  ;
           	            
13560      	wire  T_5  ;
           	            
13561      	wire  T_6  ;
           	            
13562      	wire  T_7  ;
           	            
13563      	assign T_12 = O [12];
           	                     
13564      	assign T_11 = O [11];
           	                     
13565      	assign T_10 = O [10];
           	                     
13566      	assign T_7 = O [7];
           	                   
13567      	assign T_6 = O [6];
           	                   
13568      	assign T_5 = O [5];
           	                   
13569      	assign T_4 = O [4];
           	                   
13570      	assign T_3 = O [3];
           	                   
13571      	assign T_2 = O [2];
           	                   
13572      	assign T_1 = O [1];
           	                   
13573      	assign T_0 = O [0];
           	                   
13574      	assign I_12111076543210 = { T_12 , T_11 , T_10 , T_7 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                                                 
13575      endmodule
                    
13576      
           
13577      `timescale 1ps/1ps
                             
13578      module rsnoc_z_H_R_G_T2_B_U_089e3c55 (
                                                 
13579      	CrossB1
           	       
13580      ,	Rx_Data
            	       
13581      ,	Rx_Head
            	       
13582      ,	Rx_Rdy
            	      
13583      ,	Rx_Tail
            	       
13584      ,	Rx_Vld
            	      
13585      ,	Sys_Clk
            	       
13586      ,	Sys_Clk_ClkS
            	            
13587      ,	Sys_Clk_En
            	          
13588      ,	Sys_Clk_EnS
            	           
13589      ,	Sys_Clk_RetRstN
            	               
13590      ,	Sys_Clk_RstN
            	            
13591      ,	Sys_Clk_Tm
            	          
13592      ,	Sys_Pwr_Idle
            	            
13593      ,	Sys_Pwr_WakeUp
            	              
13594      ,	Tx_Data
            	       
13595      ,	Tx_Head
            	       
13596      ,	Tx_Rdy
            	      
13597      ,	Tx_Tail
            	       
13598      ,	Tx_Vld
            	      
13599      );
             
13600      	input  [31:0]  CrossB1         ;
           	                                
13601      	input  [107:0] Rx_Data         ;
           	                                
13602      	input          Rx_Head         ;
           	                                
13603      	output         Rx_Rdy          ;
           	                                
13604      	input          Rx_Tail         ;
           	                                
13605      	input          Rx_Vld          ;
           	                                
13606      	input          Sys_Clk         ;
           	                                
13607      	input          Sys_Clk_ClkS    ;
           	                                
13608      	input          Sys_Clk_En      ;
           	                                
13609      	input          Sys_Clk_EnS     ;
           	                                
13610      	input          Sys_Clk_RetRstN ;
           	                                
13611      	input          Sys_Clk_RstN    ;
           	                                
13612      	input          Sys_Clk_Tm      ;
           	                                
13613      	output         Sys_Pwr_Idle    ;
           	                                
13614      	output         Sys_Pwr_WakeUp  ;
           	                                
13615      	output [107:0] Tx_Data         ;
           	                                
13616      	output         Tx_Head         ;
           	                                
13617      	input          Tx_Rdy          ;
           	                                
13618      	output         Tx_Tail         ;
           	                                
13619      	output         Tx_Vld          ;
           	                                
13620      	wire [3:0]  u_1815                       ;
           	                                          
13621      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
13622      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
13623      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
13624      	wire        u_1dd5_Lock                  ;
           	                                          
13625      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
13626      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
13627      	wire [1:0]  u_1dd5_Status                ;
           	                                          
13628      	wire [7:0]  u_1dd5_User                  ;
           	                                          
13629      	wire [3:0]  u_2357                       ;
           	                                          
13630      	wire [35:0] u_2393                       ;
           	                                          
13631      	wire [35:0] u_324d                       ;
           	                                          
13632      	wire        u_4cb7                       ;
           	                                          
13633      	wire [3:0]  u_54b9                       ;
           	                                          
13634      	wire        u_6f10                       ;
           	                                          
13635      	wire [3:0]  u_7e3b                       ;
           	                                          
13636      	wire [69:0] u_939c                       ;
           	                                          
13637      	wire [3:0]  u_9580                       ;
           	                                          
13638      	wire [30:0] u_998_Addr                   ;
           	                                          
13639      	wire [2:0]  u_998_Echo                   ;
           	                                          
13640      	wire [6:0]  u_998_Len1                   ;
           	                                          
13641      	wire        u_998_Lock                   ;
           	                                          
13642      	wire [3:0]  u_998_Opc                    ;
           	                                          
13643      	wire [13:0] u_998_RouteId                ;
           	                                          
13644      	wire [1:0]  u_998_Status                 ;
           	                                          
13645      	wire [7:0]  u_998_User                   ;
           	                                          
13646      	wire [37:0] u_a335                       ;
           	                                          
13647      	wire [3:0]  u_a33a                       ;
           	                                          
13648      	wire [37:0] u_af03                       ;
           	                                          
13649      	wire [3:0]  u_b175                       ;
           	                                          
13650      	wire [3:0]  u_c139                       ;
           	                                          
13651      	wire [35:0] u_c54c                       ;
           	                                          
13652      	reg  [1:0]  u_cc5c                       ;
           	                                          
13653      	wire [69:0] u_d6b3                       ;
           	                                          
13654      	wire [2:0]  u_dade                       ;
           	                                          
13655      	wire [3:0]  u_e423                       ;
           	                                          
13656      	wire [3:0]  u_f586                       ;
           	                                          
13657      	wire [7:0]  u_fabc                       ;
           	                                          
13658      	wire [35:0] u_fc8c                       ;
           	                                          
13659      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
13660      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
13661      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
13662      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
13663      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
13664      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
13665      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
13666      	wire        Dbg_STATUS_ERR               ;
           	                                          
13667      	wire        Err                          ;
           	                                          
13668      	wire [2:0]  ErrType                      ;
           	                                          
13669      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
13670      	wire        LckSeqUnsupported            ;
           	                                          
13671      	wire        MaskPre                      ;
           	                                          
13672      	wire        NotLocked                    ;
           	                                          
13673      	wire [30:0] RxAddr                       ;
           	                                          
13674      	wire [30:0] RxDbg_Addr                   ;
           	                                          
13675      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
13676      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
13677      	wire        RxDbg_Lock                   ;
           	                                          
13678      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
13679      	wire [13:0] RxDbg_RouteId                ;
           	                                          
13680      	wire [1:0]  RxDbg_Status                 ;
           	                                          
13681      	wire [7:0]  RxDbg_User                   ;
           	                                          
13682      	wire        RxErr                        ;
           	                                          
13683      	wire [6:0]  RxLen1                       ;
           	                                          
13684      	wire        RxLock                       ;
           	                                          
13685      	reg         RxNullRd                     ;
           	                                          
13686      	wire [3:0]  RxOpc                        ;
           	                                          
13687      	wire        RxPre                        ;
           	                                          
13688      	wire        RxPreAbort                   ;
           	                                          
13689      	wire        RxPreBlck                    ;
           	                                          
13690      	wire        RxPreLock                    ;
           	                                          
13691      	wire        RxPreNullRd                  ;
           	                                          
13692      	wire        RxPreOne                     ;
           	                                          
13693      	wire        RxPreRdCondWr                ;
           	                                          
13694      	wire        RxPreStrm                    ;
           	                                          
13695      	wire [1:0]  RxStatus                     ;
           	                                          
13696      	wire        RxUrg                        ;
           	                                          
13697      	wire        RxWrap                       ;
           	                                          
13698      	wire [30:0] TxDbg_Addr                   ;
           	                                          
13699      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
13700      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
13701      	wire        TxDbg_Lock                   ;
           	                                          
13702      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
13703      	wire [13:0] TxDbg_RouteId                ;
           	                                          
13704      	wire [1:0]  TxDbg_Status                 ;
           	                                          
13705      	wire [7:0]  TxDbg_User                   ;
           	                                          
13706      	wire [69:0] TxHdr                        ;
           	                                          
13707      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
13708      	assign RxOpc = Rx_Data [92:89];
           	                               
13709      	assign RxPre = RxOpc == 4'b1000;
           	                                
13710      	assign RxLen1 = Rx_Data [86:80];
           	                                
13711      	assign u_af03 = Rx_Data [37:0];
           	                               
13712      	assign u_324d = u_af03 [35:0];
           	                              
13713      	assign u_2393 = u_324d;
           	                       
13714      	assign u_e423 = u_2393 [34:31];
           	                               
13715      	assign u_9580 = u_e423;
           	                       
13716      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
13717      	assign u_a335 = Rx_Data [37:0];
           	                               
13718      	assign u_c54c = u_a335 [35:0];
           	                              
13719      	assign u_fc8c = u_c54c;
           	                       
13720      	assign u_54b9 = u_fc8c [34:31];
           	                               
13721      	assign u_f586 = u_54b9;
           	                       
13722      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
13723      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
13724      	assign RxAddr = Rx_Data [79:49];
           	                                
13725      	assign u_a33a = RxAddr [3:0];
           	                             
13726      	assign u_b175 = u_a33a;
           	                       
13727      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
13728      	assign u_1815 = RxAddr [3:0];
           	                             
13729      	assign u_c139 = u_1815;
           	                       
13730      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
13731      	assign u_7e3b = RxAddr [3:0];
           	                             
13732      	assign u_2357 = u_7e3b;
           	                       
13733      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
13734      	assign RxLock = Rx_Data [107];
           	                              
13735      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
13736      	assign u_6f10 = RxPreAbort;
           	                           
13737      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
13738      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
13739      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
13740      		.Clk( Sys_Clk )
           		               
13741      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13742      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13743      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13744      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13745      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13746      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13747      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13748      	,	.O( u_4cb7 )
           	 	            
13749      	,	.Reset( Rx_Tail )
           	 	                 
13750      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
13751      	);
           	  
13752      	assign Sys_Pwr_Idle = 1'b1;
           	                           
13753      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
13754      	assign RxStatus = Rx_Data [88:87];
           	                                  
13755      	assign RxErr = RxStatus == 2'b01;
           	                                 
13756      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
13757      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
13758      			~ RxWrap
           			        
13759      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
13760      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
13761      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13762      	assign Err =
           	            
13763      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
13764      		&	~ RxUrg;
           		 	        
13765      	assign TxHdr =
           	              
13766      		{	RxLock & RxPre
           		 	              
13767      		,	Rx_Data [106:93]
           		 	                
13768      		,
           		 
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12629      ,	GenPrt_Req_BurstType
           <font color = "red">-1-</font> 	                    
12630      ,	GenPrt_Req_Data
           <font color = "red">==></font>
12631      ,	GenPrt_Req_FlowId
           <font color = "red">==></font>
12632      ,	GenPrt_Req_Last
           <font color = "green">==></font>
12633      ,	GenPrt_Req_Len1
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12637      ,	GenPrt_Req_SeqUnOrdered
           <font color = "green">-1-</font> 	                       
12638      ,	GenPrt_Req_SeqUnique
           <font color = "green">==></font>
12639      ,	GenPrt_Req_User
           <font color = "green">-2-</font> 	               
12640      ,	GenPrt_Req_Vld
            	              
12641      ,	GenPrt_Rsp_Data
            	               
12642      ,	GenPrt_Rsp_FlowId
            	                 
12643      ,	GenPrt_Rsp_Last
            	               
12644      ,	GenPrt_Rsp_Rdy
            	              
12645      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12646      ,	GenPrt_Rsp_Status
            	                 
12647      ,	GenPrt_Rsp_Vld
            	              
12648      ,	Sys_Clk
            	       
12649      ,	Sys_Clk_ClkS
            	            
12650      ,	Sys_Clk_En
            	          
12651      ,	Sys_Clk_EnS
            	           
12652      ,	Sys_Clk_RetRstN
            	               
12653      ,	Sys_Clk_RstN
            	            
12654      ,	Sys_Clk_Tm
            	          
12655      ,	Sys_Pwr_Idle
            	            
12656      ,	Sys_Pwr_WakeUp
            	              
12657      );
             
12658      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12659      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12660      	input         GenLcl_Req_BurstType    ;
           	                                       
12661      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12662      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12663      	input         GenLcl_Req_Last         ;
           	                                       
12664      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12665      	input         GenLcl_Req_Lock         ;
           	                                       
12666      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12667      	output        GenLcl_Req_Rdy          ;
           	                                       
12668      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12669      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12670      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12671      	input         GenLcl_Req_Vld          ;
           	                                       
12672      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12673      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12674      	output        GenLcl_Rsp_Last         ;
           	                                       
12675      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12676      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12677      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12678      	output        GenLcl_Rsp_Vld          ;
           	                                       
12679      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12680      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12681      	output        GenPrt_Req_BurstType    ;
           	                                       
12682      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12683      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12684      	output        GenPrt_Req_Last         ;
           	                                       
12685      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12686      	output        GenPrt_Req_Lock         ;
           	                                       
12687      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12688      	input         GenPrt_Req_Rdy          ;
           	                                       
12689      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12690      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12691      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12692      	output        GenPrt_Req_Vld          ;
           	                                       
12693      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12694      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12695      	input         GenPrt_Rsp_Last         ;
           	                                       
12696      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12697      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12698      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12699      	input         GenPrt_Rsp_Vld          ;
           	                                       
12700      	input         Sys_Clk                 ;
           	                                       
12701      	input         Sys_Clk_ClkS            ;
           	                                       
12702      	input         Sys_Clk_En              ;
           	                                       
12703      	input         Sys_Clk_EnS             ;
           	                                       
12704      	input         Sys_Clk_RetRstN         ;
           	                                       
12705      	input         Sys_Clk_RstN            ;
           	                                       
12706      	input         Sys_Clk_Tm              ;
           	                                       
12707      	output        Sys_Pwr_Idle            ;
           	                                       
12708      	output        Sys_Pwr_WakeUp          ;
           	                                       
12709      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12710      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12711      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12712      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12713      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12714      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12715      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12716      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12717      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12718      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12719      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
12720      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12721      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12722      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12723      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12724      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12725      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12726      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12727      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12728      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12729      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12730      	assign Sys_Pwr_Idle = 1'b1;
           	                           
12731      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
12732      endmodule
                    
12733      
           
12734      `timescale 1ps/1ps
                             
12735      module rsnoc_z_H_R_G_U_P_U_c2e482eb (
                                                
12736      	GenLcl_Req_Addr
           	               
12737      ,	GenLcl_Req_Be
            	             
12738      ,	GenLcl_Req_BurstType
            	                    
12739      ,	GenLcl_Req_Data
            	               
12740      ,	GenLcl_Req_FlowId
            	                 
12741      ,	GenLcl_Req_Last
            	               
12742      ,	GenLcl_Req_Len1
            	               
12743      ,	GenLcl_Req_Lock
            	               
12744      ,	GenLcl_Req_Opc
            	              
12745      ,	GenLcl_Req_Rdy
            	              
12746      ,	GenLcl_Req_SeqUnOrdered
            	                       
12747      ,	GenLcl_Req_SeqUnique
            	                    
12748      ,	GenLcl_Req_User
            	               
12749      ,	GenLcl_Req_Vld
            	              
12750      ,	GenLcl_Rsp_Data
            	               
12751      ,	GenLcl_Rsp_FlowId
            	                 
12752      ,	GenLcl_Rsp_Last
            	               
12753      ,	GenLcl_Rsp_Rdy
            	              
12754      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
12755      ,	GenLcl_Rsp_Status
            	                 
12756      ,	GenLcl_Rsp_Vld
            	              
12757      ,	GenPrt_Req_Addr
            	               
12758      ,	GenPrt_Req_Be
            	             
12759      ,	GenPrt_Req_BurstType
            	                    
12760      ,	GenPrt_Req_Data
            	               
12761      ,	GenPrt_Req_FlowId
            	                 
12762      ,	GenPrt_Req_Last
            	               
12763      ,	GenPrt_Req_Len1
            	               
12764      ,	GenPrt_Req_Lock
            	               
12765      ,	GenPrt_Req_Opc
            	              
12766      ,	GenPrt_Req_Rdy
            	              
12767      ,	GenPrt_Req_SeqUnOrdered
            	                       
12768      ,	GenPrt_Req_SeqUnique
            	                    
12769      ,	GenPrt_Req_User
            	               
12770      ,	GenPrt_Req_Vld
            	              
12771      ,	GenPrt_Rsp_Data
            	               
12772      ,	GenPrt_Rsp_FlowId
            	                 
12773      ,	GenPrt_Rsp_Last
            	               
12774      ,	GenPrt_Rsp_Rdy
            	              
12775      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12776      ,	GenPrt_Rsp_Status
            	                 
12777      ,	GenPrt_Rsp_Vld
            	              
12778      );
             
12779      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12780      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12781      	input         GenLcl_Req_BurstType    ;
           	                                       
12782      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12783      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12784      	input         GenLcl_Req_Last         ;
           	                                       
12785      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12786      	input         GenLcl_Req_Lock         ;
           	                                       
12787      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12788      	output        GenLcl_Req_Rdy          ;
           	                                       
12789      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12790      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12791      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12792      	input         GenLcl_Req_Vld          ;
           	                                       
12793      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12794      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12795      	output        GenLcl_Rsp_Last         ;
           	                                       
12796      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12797      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12798      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12799      	output        GenLcl_Rsp_Vld          ;
           	                                       
12800      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12801      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12802      	output        GenPrt_Req_BurstType    ;
           	                                       
12803      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12804      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12805      	output        GenPrt_Req_Last         ;
           	                                       
12806      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12807      	output        GenPrt_Req_Lock         ;
           	                                       
12808      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12809      	input         GenPrt_Req_Rdy          ;
           	                                       
12810      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12811      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12812      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12813      	output        GenPrt_Req_Vld          ;
           	                                       
12814      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12815      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12816      	input         GenPrt_Rsp_Last         ;
           	                                       
12817      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12818      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12819      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12820      	input         GenPrt_Rsp_Vld          ;
           	                                       
12821      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12822      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12823      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12824      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12825      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12826      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12827      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12828      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12829      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12830      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12831      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
12832      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12833      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12834      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12835      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12836      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12837      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12838      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12839      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12840      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12841      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12842      endmodule
                    
12843      
           
12844      `timescale 1ps/1ps
                             
12845      module rsnoc_z_H_R_G_P_U_U_2b447319 (
                                                
12846      	GenMst_Req_Addr
           	               
12847      ,	GenMst_Req_Be
            	             
12848      ,	GenMst_Req_BurstType
            	                    
12849      ,	GenMst_Req_Data
            	               
12850      ,	GenMst_Req_FlowId
            	                 
12851      ,	GenMst_Req_Last
            	               
12852      ,	GenMst_Req_Len1
            	               
12853      ,	GenMst_Req_Lock
            	               
12854      ,	GenMst_Req_Opc
            	              
12855      ,	GenMst_Req_Rdy
            	              
12856      ,	GenMst_Req_SeqUnOrdered
            	                       
12857      ,	GenMst_Req_SeqUnique
            	                    
12858      ,	GenMst_Req_User
            	               
12859      ,	GenMst_Req_Vld
            	              
12860      ,	GenMst_Rsp_Data
            	               
12861      ,	GenMst_Rsp_FlowId
            	                 
12862      ,	GenMst_Rsp_Last
            	               
12863      ,	GenMst_Rsp_Rdy
            	              
12864      ,	GenMst_Rsp_SeqUnOrdered
            	                       
12865      ,	GenMst_Rsp_Status
            	                 
12866      ,	GenMst_Rsp_Vld
            	              
12867      ,	GenSlv_Req_Addr
            	               
12868      ,	GenSlv_Req_Be
            	             
12869      ,	GenSlv_Req_BurstType
            	                    
12870      ,	GenSlv_Req_Data
            	               
12871      ,	GenSlv_Req_FlowId
            	                 
12872      ,	GenSlv_Req_Last
            	               
12873      ,	GenSlv_Req_Len1
            	               
12874      ,	GenSlv_Req_Lock
            	               
12875      ,	GenSlv_Req_Opc
            	              
12876      ,	GenSlv_Req_Rdy
            	              
12877      ,	GenSlv_Req_SeqUnOrdered
            	                       
12878      ,	GenSlv_Req_SeqUnique
            	                    
12879      ,	GenSlv_Req_User
            	               
12880      ,	GenSlv_Req_Vld
            	              
12881      ,	GenSlv_Rsp_Data
            	               
12882      ,	GenSlv_Rsp_FlowId
            	                 
12883      ,	GenSlv_Rsp_Last
            	               
12884      ,	GenSlv_Rsp_Rdy
            	              
12885      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
12886      ,	GenSlv_Rsp_Status
            	                 
12887      ,	GenSlv_Rsp_Vld
            	              
12888      ,	Sys_Clk
            	       
12889      ,	Sys_Clk_ClkS
            	            
12890      ,	Sys_Clk_En
            	          
12891      ,	Sys_Clk_EnS
            	           
12892      ,	Sys_Clk_RetRstN
            	               
12893      ,	Sys_Clk_RstN
            	            
12894      ,	Sys_Clk_Tm
            	          
12895      ,	Sys_Pwr_Idle
            	            
12896      ,	Sys_Pwr_WakeUp
            	              
12897      ,	WakeUp_GenMst
            	             
12898      ,	WakeUp_GenSlv
            	             
12899      );
             
12900      	output [31:0] GenMst_Req_Addr         ;
           	                                       
12901      	output [3:0]  GenMst_Req_Be           ;
           	                                       
12902      	output        GenMst_Req_BurstType    ;
           	                                       
12903      	output [31:0] GenMst_Req_Data         ;
           	                                       
12904      	output [2:0]  GenMst_Req_FlowId       ;
           	                                       
12905      	output        GenMst_Req_Last         ;
           	                                       
12906      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
12907      	output        GenMst_Req_Lock         ;
           	                                       
12908      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
12909      	input         GenMst_Req_Rdy          ;
           	                                       
12910      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
12911      	output        GenMst_Req_SeqUnique    ;
           	                                       
12912      	output [7:0]  GenMst_Req_User         ;
           	                                       
12913      	output        GenMst_Req_Vld          ;
           	                                       
12914      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
12915      	input  [2:0]  GenMst_Rsp_FlowId       ;
           	                                       
12916      	input         GenMst_Rsp_Last         ;
           	                                       
12917      	output        GenMst_Rsp_Rdy          ;
           	                                       
12918      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
12919      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
12920      	input         GenMst_Rsp_Vld          ;
           	                                       
12921      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
12922      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
12923      	input         GenSlv_Req_BurstType    ;
           	                                       
12924      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
12925      	input  [2:0]  GenSlv_Req_FlowId       ;
           	                                       
12926      	input         GenSlv_Req_Last         ;
           	                                       
12927      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
12928      	input         GenSlv_Req_Lock         ;
           	                                       
12929      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
12930      	output        GenSlv_Req_Rdy          ;
           	                                       
12931      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
12932      	input         GenSlv_Req_SeqUnique    ;
           	                                       
12933      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
12934      	input         GenSlv_Req_Vld          ;
           	                                       
12935      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
12936      	output [2:0]  GenSlv_Rsp_FlowId       ;
           	                                       
12937      	output        GenSlv_Rsp_Last         ;
           	                                       
12938      	input         GenSlv_Rsp_Rdy          ;
           	                                       
12939      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
12940      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
12941      	output        GenSlv_Rsp_Vld          ;
           	                                       
12942      	input         Sys_Clk                 ;
           	                                       
12943      	input         Sys_Clk_ClkS            ;
           	                                       
12944      	input         Sys_Clk_En              ;
           	                                       
12945      	input         Sys_Clk_EnS             ;
           	                                       
12946      	input         Sys_Clk_RetRstN         ;
           	                                       
12947      	input         Sys_Clk_RstN            ;
           	                                       
12948      	input         Sys_Clk_Tm              ;
           	                                       
12949      	output        Sys_Pwr_Idle            ;
           	                                       
12950      	output        Sys_Pwr_WakeUp          ;
           	                                       
12951      	output        WakeUp_GenMst           ;
           	                                       
12952      	output        WakeUp_GenSlv           ;
           	                                       
12953      	wire [31:0] u_Req_Addr                 ;
           	                                        
12954      	wire [3:0]  u_Req_Be                   ;
           	                                        
12955      	wire        u_Req_BurstType            ;
           	                                        
12956      	wire [31:0] u_Req_Data                 ;
           	                                        
12957      	wire [2:0]  u_Req_FlowId               ;
           	                                        
12958      	wire        u_Req_Last                 ;
           	                                        
12959      	wire [6:0]  u_Req_Len1                 ;
           	                                        
12960      	wire        u_Req_Lock                 ;
           	                                        
12961      	wire [2:0]  u_Req_Opc                  ;
           	                                        
12962      	wire        u_Req_Rdy                  ;
           	                                        
12963      	wire        u_Req_SeqUnOrdered         ;
           	                                        
12964      	wire        u_Req_SeqUnique            ;
           	                                        
12965      	wire [7:0]  u_Req_User                 ;
           	                                        
12966      	wire        u_Req_Vld                  ;
           	                                        
12967      	wire [31:0] u_Rsp_Data                 ;
           	                                        
12968      	wire [2:0]  u_Rsp_FlowId               ;
           	                                        
12969      	wire        u_Rsp_Last                 ;
           	                                        
12970      	wire        u_Rsp_Rdy                  ;
           	                                        
12971      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
12972      	wire [1:0]  u_Rsp_Status               ;
           	                                        
12973      	wire        u_Rsp_Vld                  ;
           	                                        
12974      	wire        u_70_Idle                  ;
           	                                        
12975      	wire        u_70_WakeUp                ;
           	                                        
12976      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
12977      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
12978      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
12979      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
12980      	wire [2:0]  GenMstLcl_Req_FlowId       ;
           	                                        
12981      	wire        GenMstLcl_Req_Last         ;
           	                                        
12982      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
12983      	wire        GenMstLcl_Req_Lock         ;
           	                                        
12984      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
12985      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
12986      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
12987      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
12988      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
12989      	wire        GenMstLcl_Req_Vld          ;
           	                                        
12990      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
12991      	wire [2:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
12992      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
12993      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
12994      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
12995      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
12996      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
12997      	wire        ReqPwr_Idle                ;
           	                                        
12998      	wire        ReqPwr_WakeUp              ;
           	                                        
12999      	wire        RspPwr_Idle                ;
           	                                        
13000      	wire        RspPwr_WakeUp              ;
           	                                        
13001      	wire [93:0] RxReq                      ;
           	                                        
13002      	wire [31:0] RxReqCn_Addr               ;
           	                                        
13003      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
13004      	wire        RxReqCn_BurstType          ;
           	                                        
13005      	wire [31:0] RxReqCn_Data               ;
           	                                        
13006      	wire [2:0]  RxReqCn_FlowId             ;
           	                                        
13007      	wire        RxReqCn_Last               ;
           	                                        
13008      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
13009      	wire        RxReqCn_Lock               ;
           	                                        
13010      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
13011      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
13012      	wire        RxReqCn_SeqUnique          ;
           	                                        
13013      	wire [7:0]  RxReqCn_User               ;
           	                                        
13014      	wire [38:0] RxRsp                      ;
           	                                        
13015      	wire [31:0] RxRspCn_Data               ;
           	                                        
13016      	wire [2:0]  RxRspCn_FlowId             ;
           	                                        
13017      	wire        RxRspCn_Last               ;
           	                                        
13018      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
13019      	wire [1:0]  RxRspCn_Status             ;
           	                                        
13020      	wire        SlvReqRdy                  ;
           	                                        
13021      	wire [93:0] TxReq                      ;
           	                                        
13022      	wire [31:0] TxReqCn_Addr               ;
           	                                        
13023      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
13024      	wire        TxReqCn_BurstType          ;
           	                                        
13025      	wire [31:0] TxReqCn_Data               ;
           	                                        
13026      	wire [2:0]  TxReqCn_FlowId             ;
           	                                        
13027      	wire        TxReqCn_Last               ;
           	                                        
13028      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
13029      	wire        TxReqCn_Lock               ;
           	                                        
13030      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
13031      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
13032      	wire        TxReqCn_SeqUnique          ;
           	                                        
13033      	wire [7:0]  TxReqCn_User               ;
           	                                        
13034      	wire [38:0] TxRsp                      ;
           	                                        
13035      	wire [31:0] TxRspCn_Data               ;
           	                                        
13036      	wire [2:0]  TxRspCn_FlowId             ;
           	                                        
13037      	wire        TxRspCn_Last               ;
           	                                        
13038      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
13039      	wire [1:0]  TxRspCn_Status             ;
           	                                        
13040      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
13041      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
13042      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
13043      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
13044      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
13045      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
13046      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
13047      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
13048      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
13049      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
13050      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
13051      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
13052      	assign RxReq =
           	              
13053      		{
           		 
13054      		RxReqCn_Addr
           		            
13055      		,
           		 
13056      		RxReqCn_Be
           		          
13057      		,
           		 
13058      		RxReqCn_BurstType
           		                 
13059      		,
           		 
13060      		RxReqCn_Data
           		            
13061      		,
           		 
13062      		RxReqCn_FlowId
           		              
13063      		,
           		 
13064      		RxReqCn_Last
           		            
13065      		,
           		 
13066      		RxReqCn_Len1
           		            
13067      		,
           		 
13068      		RxReqCn_Lock
           		            
13069      		,
           		 
13070      		RxReqCn_Opc
           		           
13071      		,
           		 
13072      		RxReqCn_SeqUnOrdered
           		                    
13073      		,
           		 
13074      		RxReqCn_SeqUnique
           		                 
13075      		,
           		 
13076      		RxReqCn_User
           		            
13077      		};
           		  
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	                                          
13079      		.Rx_D( RxReq )
           		              
13080      	,	.RxRdy( SlvReqRdy )
           	 	                   
13081      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
13082      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13086      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13087      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13088      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13089      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
13090      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
13091      	,	.Tx_D( TxReq )
           	 	              
13092      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
13093      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
13094      	);
           	  
13095      	assign TxReqCn_Addr = TxReq [93:62];
           	                                    
13096      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
13097      	assign TxReqCn_Be = TxReq [61:58];
           	                                  
13098      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
13099      	assign TxReqCn_BurstType = TxReq [57];
           	                                      
13100      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
13101      	assign TxReqCn_Data = TxReq [56:25];
           	                                    
13102      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
13103      	assign TxReqCn_FlowId = TxReq [24:22];
           	                                      
13104      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
13105      	assign TxReqCn_Last = TxReq [21];
           	                                 
13106      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
13107      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
13108      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
13109      	assign TxReqCn_Lock = TxReq [13];
           	                                 
13110      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
13111      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
13112      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
13113      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
13114      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
13115      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
13116      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
13117      	assign TxReqCn_User = TxReq [7:0];
           	                                  
13118      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
13119      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
13120      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
13121      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
13122      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
13123      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
13124      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
13125      	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
           	                                              
13126      		.Rx_D( RxRsp )
           		              
13127      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
13128      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
13129      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13130      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13131      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13132      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13133      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13134      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13135      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13136      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
13137      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
13138      	,	.Tx_D( TxRsp )
           	 	              
13139      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
13140      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
13141      	);
           	  
13142      	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
           	                                        
13143      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
13144      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
13145      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
13146      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
13147      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
13148      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
13149      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
13150      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
13151      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
13152      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
13153      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
13154      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
13155      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
13156      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
13157      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
13158      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
13159      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
13160      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
13161      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
13162      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
13163      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
13164      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
13165      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
13166      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
13167      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
13168      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
13169      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
13170      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
13171      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
13172      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
13173      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
13174      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13175      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13176      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
13177      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
13178      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
13179      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13180      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
13181      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13182      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13183      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
13184      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13185      	);
           	  
13186      	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
           	                                            
13187      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
13188      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
13189      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
13190      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
13191      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
13192      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
13193      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
13194      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
13195      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
13196      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
13197      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13198      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13199      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
13200      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
13201      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
13202      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13203      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
13204      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13205      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13206      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
13207      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13208      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
13209      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
13210      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
13211      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
13212      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
13213      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
13214      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
13215      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
13216      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
13217      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
13218      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
13219      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
13220      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
13221      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
13222      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
13223      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
13224      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
13225      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
13226      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
13227      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
13228      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
13229      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13230      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13231      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13232      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13233      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13234      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13235      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13236      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
13237      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
13238      	);
           	  
13239      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
13240      	assign TxRspCn_Data = TxRsp [38:7];
           	                                   
13241      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
13242      	assign TxRspCn_FlowId = TxRsp [6:4];
           	                                    
13243      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
13244      	assign TxRspCn_Last = TxRsp [3];
           	                                
13245      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
13246      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
13247      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
13248      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
13249      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
13250      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
13251      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
13252      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
13253      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
13254      endmodule
                    
13255      
           
13256      
           
13257      
           
13258      // FlexNoC version    : 4.7.0
                                        
13259      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13260      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13261      // ExportOption       : /verilog
                                           
13262      
           
13263      `timescale 1ps/1ps
                             
13264      module rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 (
                                                   
13265      	IdInfo_0_AddrBase
           	                 
13266      ,	IdInfo_0_AddrMask
            	                 
13267      ,	IdInfo_0_Debug
            	              
13268      ,	IdInfo_0_FlowId
            	               
13269      ,	IdInfo_0_Id
            	           
13270      ,	IdInfo_1_AddrBase
            	                 
13271      ,	IdInfo_1_AddrMask
            	                 
13272      ,	IdInfo_1_Debug
            	              
13273      ,	IdInfo_1_FlowId
            	               
13274      ,	IdInfo_1_Id
            	           
13275      ,	Translation_0_Aperture
            	                      
13276      ,	Translation_0_Id
            	                
13277      ,	Translation_0_PathFound
            	                       
13278      ,	Translation_0_SubFound
            	                      
13279      );
             
13280      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13281      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13282      	output        IdInfo_0_Debug          ;
           	                                       
13283      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13284      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13285      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13286      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13287      	output        IdInfo_1_Debug          ;
           	                                       
13288      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13289      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13290      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13291      	output [3:0]  Translation_0_Id        ;
           	                                       
13292      	output        Translation_0_PathFound ;
           	                                       
13293      	output        Translation_0_SubFound  ;
           	                                       
13294      	wire [8:0]  u_28b6                    ;
           	                                       
13295      	wire        u_3580                    ;
           	                                       
13296      	wire        u_4593                    ;
           	                                       
13297      	wire        u_567a                    ;
           	                                       
13298      	wire        u_6818                    ;
           	                                       
13299      	wire        u_6cb8                    ;
           	                                       
13300      	wire        u_7915                    ;
           	                                       
13301      	wire        u_b0e3                    ;
           	                                       
13302      	wire        u_b5ca                    ;
           	                                       
13303      	wire        u_ca30                    ;
           	                                       
13304      	wire        u_d1dd                    ;
           	                                       
13305      	wire        u_e37b                    ;
           	                                       
13306      	wire        u_e81b                    ;
           	                                       
13307      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
13308      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
13309      	reg         IdInfo_0_Debug            ;
           	                                       
13310      	reg  [2:0]  IdInfo_0_FlowId           ;
           	                                       
13311      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
13312      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
13313      	reg         IdInfo_1_Debug            ;
           	                                       
13314      	reg  [2:0]  IdInfo_1_FlowId           ;
           	                                       
13315      	reg  [3:0]  Translation_0_Id          ;
           	                                       
13316      	wire [11:0] uTranslation_0_Id_caseSel ;
           	                                       
13317      	always @( IdInfo_0_Id ) begin
           	                             
13318      		case ( IdInfo_0_Id )
           		                    
13319      			4'b1011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13320      			4'b1010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13321      			4'b1001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13322      			4'b1000 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13323      			4'b0111 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13324      			4'b0110 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13325      			4'b0101 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13326      			4'b0100 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13327      			4'b0011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13328      			4'b0010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13329      			4'b0001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13330      			4'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13331      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
13332      		endcase
           		       
13333      	end
           	   
13334      	always @( IdInfo_0_Id ) begin
           	                             
13335      		case ( IdInfo_0_Id )
           		                    
13336      			4'b1011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13337      			4'b1010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13338      			4'b1001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13339      			4'b1000 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13340      			4'b0111 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13341      			4'b0110 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13342      			4'b0101 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13343      			4'b0100 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13344      			4'b0011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13345      			4'b0010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13346      			4'b0001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13347      			4'b0    : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13348      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
13349      		endcase
           		       
13350      	end
           	   
13351      	always @( IdInfo_0_Id ) begin
           	                             
13352      		case ( IdInfo_0_Id )
           		                    
13353      			4'b1011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13354      			4'b1010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13355      			4'b1001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13356      			4'b1000 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13357      			4'b0111 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13358      			4'b0110 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13359      			4'b0101 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13360      			4'b0100 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13361      			4'b0011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13362      			4'b0010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13363      			4'b0001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13364      			4'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
13365      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
13366      		endcase
           		       
13367      	end
           	   
13368      	always @( IdInfo_0_Id ) begin
           	                             
13369      		case ( IdInfo_0_Id )
           		                    
13370      			4'b1011 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13371      			4'b1010 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13372      			4'b1001 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13373      			4'b1000 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13374      			4'b0111 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13375      			4'b0110 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13376      			4'b0101 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13377      			4'b0100 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13378      			4'b0011 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13379      			4'b0010 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13380      			4'b0001 : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13381      			4'b0    : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13382      			default : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13383      		endcase
           		       
13384      	end
           	   
13385      	always @( IdInfo_1_Id ) begin
           	                             
13386      		case ( IdInfo_1_Id )
           		                    
13387      			4'b1011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13388      			4'b1010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13389      			4'b1001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13390      			4'b1000 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13391      			4'b0111 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13392      			4'b0110 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13393      			4'b0101 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13394      			4'b0100 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13395      			4'b0011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13396      			4'b0010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13397      			4'b0001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13398      			4'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13399      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
13400      		endcase
           		       
13401      	end
           	   
13402      	always @( IdInfo_1_Id ) begin
           	                             
13403      		case ( IdInfo_1_Id )
           		                    
13404      			4'b1011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13405      			4'b1010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13406      			4'b1001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13407      			4'b1000 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13408      			4'b0111 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13409      			4'b0110 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13410      			4'b0101 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13411      			4'b0100 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13412      			4'b0011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13413      			4'b0010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13414      			4'b0001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13415      			4'b0    : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13416      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
13417      		endcase
           		       
13418      	end
           	   
13419      	always @( IdInfo_1_Id ) begin
           	                             
13420      		case ( IdInfo_1_Id )
           		                    
13421      			4'b1011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13422      			4'b1010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13423      			4'b1001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13424      			4'b1000 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13425      			4'b0111 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13426      			4'b0110 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13427      			4'b0101 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13428      			4'b0100 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13429      			4'b0011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13430      			4'b0010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13431      			4'b0001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13432      			4'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
13433      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
13434      		endcase
           		       
13435      	end
           	   
13436      	always @( IdInfo_1_Id ) begin
           	                             
13437      		case ( IdInfo_1_Id )
           		                    
13438      			4'b1011 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13439      			4'b1010 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13440      			4'b1001 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13441      			4'b1000 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13442      			4'b0111 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13443      			4'b0110 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13444      			4'b0101 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13445      			4'b0100 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13446      			4'b0011 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13447      			4'b0010 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13448      			4'b0001 : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13449      			4'b0    : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13450      			default : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13451      		endcase
           		       
13452      	end
           	   
13453      	assign u_28b6 = Translation_0_Aperture;
           	                                       
13454      	assign u_567a = u_28b6 == 9'b010100011;
           	                                       
13455      	assign u_b5ca = ( u_28b6 & 9'b111011111 ) == 9'b000000011;
           	                                                          
13456      	assign u_3580 = u_28b6 == 9'b010100000;
           	                                       
13457      	assign u_6cb8 = ( u_28b6 & 9'b110011111 ) == 9'b000000000;
           	                                                          
13458      	assign u_b0e3 = u_28b6 == 9'b010100001;
           	                                       
13459      	assign u_e81b = ( u_28b6 & 9'b110011111 ) == 9'b000000001;
           	                                                          
13460      	assign u_d1dd = u_28b6 == 9'b010100010;
           	                                       
13461      	assign u_7915 = ( u_28b6 & 9'b110011111 ) == 9'b000000010;
           	                                                          
13462      	assign u_6818 = u_28b6 == 9'b010100101;
           	                                       
13463      	assign u_ca30 = ( u_28b6 & 9'b110011111 ) == 9'b000000101;
           	                                                          
13464      	assign u_e37b = u_28b6 == 9'b010100100;
           	                                       
13465      	assign u_4593 = ( u_28b6 & 9'b110011111 ) == 9'b000000100;
           	                                                          
13466      	assign uTranslation_0_Id_caseSel =
           	                                  
13467      		{	u_567a , u_b5ca , u_3580 , u_6cb8 , u_b0e3 , u_e81b , u_d1dd , u_7915 , u_6818 , u_ca30 , u_e37b , u_4593
           		 	                                                                                                         
13468      		}
           		 
13469      		;
           		 
13470      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
13471      		case ( uTranslation_0_Id_caseSel )
           		                                  
13472      			12'b000000000001 : Translation_0_Id = 4'b0 ;
           			                                            
13473      			12'b000000000010 : Translation_0_Id = 4'b0001 ;
           			                                               
13474      			12'b000000000100 : Translation_0_Id = 4'b0010 ;
           			                                               
13475      			12'b000000001000 : Translation_0_Id = 4'b0011 ;
           			                                               
13476      			12'b000000010000 : Translation_0_Id = 4'b0100 ;
           			                                               
13477      			12'b000000100000 : Translation_0_Id = 4'b0101 ;
           			                                               
13478      			12'b000001000000 : Translation_0_Id = 4'b0110 ;
           			                                               
13479      			12'b000010000000 : Translation_0_Id = 4'b0111 ;
           			                                               
13480      			12'b000100000000 : Translation_0_Id = 4'b1000 ;
           			                                               
13481      			12'b001000000000 : Translation_0_Id = 4'b1001 ;
           			                                               
13482      			12'b010000000000 : Translation_0_Id = 4'b1010 ;
           			                                               
13483      			12'b100000000000 : Translation_0_Id = 4'b1011 ;
           			                                               
13484      			default          : Translation_0_Id = 4'b0 ;
           			                                            
13485      		endcase
           		       
13486      	end
           	   
13487      	assign Translation_0_PathFound =
           	                                
13488      		u_4593 | u_e37b | u_ca30 | u_6818 | u_7915 | u_d1dd | u_e81b | u_b0e3 | u_6cb8 | u_3580 | u_b5ca | u_567a;
           		                                                                                                          
13489      	assign Translation_0_SubFound = 1'b1;
           	                                     
13490      endmodule
                    
13491      
           
13492      `timescale 1ps/1ps
                             
13493      module rsnoc_z_H_R_G_T2_Tt_U_c42887fe (
                                                  
13494      	IdInfo_0_AddrBase
           	                 
13495      ,	IdInfo_0_AddrMask
            	                 
13496      ,	IdInfo_0_Debug
            	              
13497      ,	IdInfo_0_FlowId
            	               
13498      ,	IdInfo_0_Id
            	           
13499      ,	IdInfo_1_AddrBase
            	                 
13500      ,	IdInfo_1_AddrMask
            	                 
13501      ,	IdInfo_1_Debug
            	              
13502      ,	IdInfo_1_FlowId
            	               
13503      ,	IdInfo_1_Id
            	           
13504      ,	Translation_0_Aperture
            	                      
13505      ,	Translation_0_Id
            	                
13506      ,	Translation_0_PathFound
            	                       
13507      ,	Translation_0_SubFound
            	                      
13508      );
             
13509      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13510      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13511      	output        IdInfo_0_Debug          ;
           	                                       
13512      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13513      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13514      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13515      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13516      	output        IdInfo_1_Debug          ;
           	                                       
13517      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13518      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13519      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13520      	output [3:0]  Translation_0_Id        ;
           	                                       
13521      	output        Translation_0_PathFound ;
           	                                       
13522      	output        Translation_0_SubFound  ;
           	                                       
13523      	rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 Isp(
           	                                    
13524      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
13525      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
13526      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
13527      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
13528      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
13529      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
13530      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
13531      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
13532      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
13533      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
13534      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
13535      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
13536      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
13537      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
13538      	);
           	  
13539      endmodule
                    
13540      
           
13541      
           
13542      
           
13543      // FlexNoC version    : 4.7.0
                                        
13544      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13545      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13546      // ExportOption       : /verilog
                                           
13547      
           
13548      `timescale 1ps/1ps
                             
13549      module rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ( I_12111076543210 , O );
                                                                                 
13550      	output [10:0] I_12111076543210 ;
           	                                
13551      	input  [13:0] O                ;
           	                                
13552      	wire  T_0  ;
           	            
13553      	wire  T_1  ;
           	            
13554      	wire  T_10 ;
           	            
13555      	wire  T_11 ;
           	            
13556      	wire  T_12 ;
           	            
13557      	wire  T_2  ;
           	            
13558      	wire  T_3  ;
           	            
13559      	wire  T_4  ;
           	            
13560      	wire  T_5  ;
           	            
13561      	wire  T_6  ;
           	            
13562      	wire  T_7  ;
           	            
13563      	assign T_12 = O [12];
           	                     
13564      	assign T_11 = O [11];
           	                     
13565      	assign T_10 = O [10];
           	                     
13566      	assign T_7 = O [7];
           	                   
13567      	assign T_6 = O [6];
           	                   
13568      	assign T_5 = O [5];
           	                   
13569      	assign T_4 = O [4];
           	                   
13570      	assign T_3 = O [3];
           	                   
13571      	assign T_2 = O [2];
           	                   
13572      	assign T_1 = O [1];
           	                   
13573      	assign T_0 = O [0];
           	                   
13574      	assign I_12111076543210 = { T_12 , T_11 , T_10 , T_7 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                                                 
13575      endmodule
                    
13576      
           
13577      `timescale 1ps/1ps
                             
13578      module rsnoc_z_H_R_G_T2_B_U_089e3c55 (
                                                 
13579      	CrossB1
           	       
13580      ,	Rx_Data
            	       
13581      ,	Rx_Head
            	       
13582      ,	Rx_Rdy
            	      
13583      ,	Rx_Tail
            	       
13584      ,	Rx_Vld
            	      
13585      ,	Sys_Clk
            	       
13586      ,	Sys_Clk_ClkS
            	            
13587      ,	Sys_Clk_En
            	          
13588      ,	Sys_Clk_EnS
            	           
13589      ,	Sys_Clk_RetRstN
            	               
13590      ,	Sys_Clk_RstN
            	            
13591      ,	Sys_Clk_Tm
            	          
13592      ,	Sys_Pwr_Idle
            	            
13593      ,	Sys_Pwr_WakeUp
            	              
13594      ,	Tx_Data
            	       
13595      ,	Tx_Head
            	       
13596      ,	Tx_Rdy
            	      
13597      ,	Tx_Tail
            	       
13598      ,	Tx_Vld
            	      
13599      );
             
13600      	input  [31:0]  CrossB1         ;
           	                                
13601      	input  [107:0] Rx_Data         ;
           	                                
13602      	input          Rx_Head         ;
           	                                
13603      	output         Rx_Rdy          ;
           	                                
13604      	input          Rx_Tail         ;
           	                                
13605      	input          Rx_Vld          ;
           	                                
13606      	input          Sys_Clk         ;
           	                                
13607      	input          Sys_Clk_ClkS    ;
           	                                
13608      	input          Sys_Clk_En      ;
           	                                
13609      	input          Sys_Clk_EnS     ;
           	                                
13610      	input          Sys_Clk_RetRstN ;
           	                                
13611      	input          Sys_Clk_RstN    ;
           	                                
13612      	input          Sys_Clk_Tm      ;
           	                                
13613      	output         Sys_Pwr_Idle    ;
           	                                
13614      	output         Sys_Pwr_WakeUp  ;
           	                                
13615      	output [107:0] Tx_Data         ;
           	                                
13616      	output         Tx_Head         ;
           	                                
13617      	input          Tx_Rdy          ;
           	                                
13618      	output         Tx_Tail         ;
           	                                
13619      	output         Tx_Vld          ;
           	                                
13620      	wire [3:0]  u_1815                       ;
           	                                          
13621      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
13622      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
13623      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
13624      	wire        u_1dd5_Lock                  ;
           	                                          
13625      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
13626      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
13627      	wire [1:0]  u_1dd5_Status                ;
           	                                          
13628      	wire [7:0]  u_1dd5_User                  ;
           	                                          
13629      	wire [3:0]  u_2357                       ;
           	                                          
13630      	wire [35:0] u_2393                       ;
           	                                          
13631      	wire [35:0] u_324d                       ;
           	                                          
13632      	wire        u_4cb7                       ;
           	                                          
13633      	wire [3:0]  u_54b9                       ;
           	                                          
13634      	wire        u_6f10                       ;
           	                                          
13635      	wire [3:0]  u_7e3b                       ;
           	                                          
13636      	wire [69:0] u_939c                       ;
           	                                          
13637      	wire [3:0]  u_9580                       ;
           	                                          
13638      	wire [30:0] u_998_Addr                   ;
           	                                          
13639      	wire [2:0]  u_998_Echo                   ;
           	                                          
13640      	wire [6:0]  u_998_Len1                   ;
           	                                          
13641      	wire        u_998_Lock                   ;
           	                                          
13642      	wire [3:0]  u_998_Opc                    ;
           	                                          
13643      	wire [13:0] u_998_RouteId                ;
           	                                          
13644      	wire [1:0]  u_998_Status                 ;
           	                                          
13645      	wire [7:0]  u_998_User                   ;
           	                                          
13646      	wire [37:0] u_a335                       ;
           	                                          
13647      	wire [3:0]  u_a33a                       ;
           	                                          
13648      	wire [37:0] u_af03                       ;
           	                                          
13649      	wire [3:0]  u_b175                       ;
           	                                          
13650      	wire [3:0]  u_c139                       ;
           	                                          
13651      	wire [35:0] u_c54c                       ;
           	                                          
13652      	reg  [1:0]  u_cc5c                       ;
           	                                          
13653      	wire [69:0] u_d6b3                       ;
           	                                          
13654      	wire [2:0]  u_dade                       ;
           	                                          
13655      	wire [3:0]  u_e423                       ;
           	                                          
13656      	wire [3:0]  u_f586                       ;
           	                                          
13657      	wire [7:0]  u_fabc                       ;
           	                                          
13658      	wire [35:0] u_fc8c                       ;
           	                                          
13659      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
13660      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
13661      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
13662      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
13663      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
13664      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
13665      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
13666      	wire        Dbg_STATUS_ERR               ;
           	                                          
13667      	wire        Err                          ;
           	                                          
13668      	wire [2:0]  ErrType                      ;
           	                                          
13669      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
13670      	wire        LckSeqUnsupported            ;
           	                                          
13671      	wire        MaskPre                      ;
           	                                          
13672      	wire        NotLocked                    ;
           	                                          
13673      	wire [30:0] RxAddr                       ;
           	                                          
13674      	wire [30:0] RxDbg_Addr                   ;
           	                                          
13675      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
13676      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
13677      	wire        RxDbg_Lock                   ;
           	                                          
13678      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
13679      	wire [13:0] RxDbg_RouteId                ;
           	                                          
13680      	wire [1:0]  RxDbg_Status                 ;
           	                                          
13681      	wire [7:0]  RxDbg_User                   ;
           	                                          
13682      	wire        RxErr                        ;
           	                                          
13683      	wire [6:0]  RxLen1                       ;
           	                                          
13684      	wire        RxLock                       ;
           	                                          
13685      	reg         RxNullRd                     ;
           	                                          
13686      	wire [3:0]  RxOpc                        ;
           	                                          
13687      	wire        RxPre                        ;
           	                                          
13688      	wire        RxPreAbort                   ;
           	                                          
13689      	wire        RxPreBlck                    ;
           	                                          
13690      	wire        RxPreLock                    ;
           	                                          
13691      	wire        RxPreNullRd                  ;
           	                                          
13692      	wire        RxPreOne                     ;
           	                                          
13693      	wire        RxPreRdCondWr                ;
           	                                          
13694      	wire        RxPreStrm                    ;
           	                                          
13695      	wire [1:0]  RxStatus                     ;
           	                                          
13696      	wire        RxUrg                        ;
           	                                          
13697      	wire        RxWrap                       ;
           	                                          
13698      	wire [30:0] TxDbg_Addr                   ;
           	                                          
13699      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
13700      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
13701      	wire        TxDbg_Lock                   ;
           	                                          
13702      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
13703      	wire [13:0] TxDbg_RouteId                ;
           	                                          
13704      	wire [1:0]  TxDbg_Status                 ;
           	                                          
13705      	wire [7:0]  TxDbg_User                   ;
           	                                          
13706      	wire [69:0] TxHdr                        ;
           	                                          
13707      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
13708      	assign RxOpc = Rx_Data [92:89];
           	                               
13709      	assign RxPre = RxOpc == 4'b1000;
           	                                
13710      	assign RxLen1 = Rx_Data [86:80];
           	                                
13711      	assign u_af03 = Rx_Data [37:0];
           	                               
13712      	assign u_324d = u_af03 [35:0];
           	                              
13713      	assign u_2393 = u_324d;
           	                       
13714      	assign u_e423 = u_2393 [34:31];
           	                               
13715      	assign u_9580 = u_e423;
           	                       
13716      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
13717      	assign u_a335 = Rx_Data [37:0];
           	                               
13718      	assign u_c54c = u_a335 [35:0];
           	                              
13719      	assign u_fc8c = u_c54c;
           	                       
13720      	assign u_54b9 = u_fc8c [34:31];
           	                               
13721      	assign u_f586 = u_54b9;
           	                       
13722      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
13723      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
13724      	assign RxAddr = Rx_Data [79:49];
           	                                
13725      	assign u_a33a = RxAddr [3:0];
           	                             
13726      	assign u_b175 = u_a33a;
           	                       
13727      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
13728      	assign u_1815 = RxAddr [3:0];
           	                             
13729      	assign u_c139 = u_1815;
           	                       
13730      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
13731      	assign u_7e3b = RxAddr [3:0];
           	                             
13732      	assign u_2357 = u_7e3b;
           	                       
13733      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
13734      	assign RxLock = Rx_Data [107];
           	                              
13735      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
13736      	assign u_6f10 = RxPreAbort;
           	                           
13737      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
13738      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
13739      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
13740      		.Clk( Sys_Clk )
           		               
13741      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13742      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13743      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13744      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13745      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13746      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13747      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13748      	,	.O( u_4cb7 )
           	 	            
13749      	,	.Reset( Rx_Tail )
           	 	                 
13750      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
13751      	);
           	  
13752      	assign Sys_Pwr_Idle = 1'b1;
           	                           
13753      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
13754      	assign RxStatus = Rx_Data [88:87];
           	                                  
13755      	assign RxErr = RxStatus == 2'b01;
           	                                 
13756      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
13757      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
13758      			~ RxWrap
           			        
13759      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
13760      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
13761      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13762      	assign Err =
           	            
13763      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
13764      		&	~ RxUrg;
           		 	        
13765      	assign TxHdr =
           	              
13766      		{	RxLock & RxPre
           		 	              
13767      		,	Rx_Data [106:93]
           		 	                
13768      		,
           		 
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12642      ,	GenPrt_Rsp_FlowId
           <font color = "green">-1-</font> 	                 
12643      ,	GenPrt_Rsp_Last
           <font color = "green">==></font>
12644      ,	GenPrt_Rsp_Rdy
           <font color = "green">-2-</font> 	              
12645      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12646      ,	GenPrt_Rsp_Status
            	                 
12647      ,	GenPrt_Rsp_Vld
            	              
12648      ,	Sys_Clk
            	       
12649      ,	Sys_Clk_ClkS
            	            
12650      ,	Sys_Clk_En
            	          
12651      ,	Sys_Clk_EnS
            	           
12652      ,	Sys_Clk_RetRstN
            	               
12653      ,	Sys_Clk_RstN
            	            
12654      ,	Sys_Clk_Tm
            	          
12655      ,	Sys_Pwr_Idle
            	            
12656      ,	Sys_Pwr_WakeUp
            	              
12657      );
             
12658      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12659      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12660      	input         GenLcl_Req_BurstType    ;
           	                                       
12661      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12662      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12663      	input         GenLcl_Req_Last         ;
           	                                       
12664      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12665      	input         GenLcl_Req_Lock         ;
           	                                       
12666      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12667      	output        GenLcl_Req_Rdy          ;
           	                                       
12668      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12669      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12670      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12671      	input         GenLcl_Req_Vld          ;
           	                                       
12672      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12673      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12674      	output        GenLcl_Rsp_Last         ;
           	                                       
12675      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12676      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12677      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12678      	output        GenLcl_Rsp_Vld          ;
           	                                       
12679      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12680      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12681      	output        GenPrt_Req_BurstType    ;
           	                                       
12682      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12683      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12684      	output        GenPrt_Req_Last         ;
           	                                       
12685      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12686      	output        GenPrt_Req_Lock         ;
           	                                       
12687      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12688      	input         GenPrt_Req_Rdy          ;
           	                                       
12689      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12690      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12691      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12692      	output        GenPrt_Req_Vld          ;
           	                                       
12693      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12694      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12695      	input         GenPrt_Rsp_Last         ;
           	                                       
12696      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12697      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12698      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12699      	input         GenPrt_Rsp_Vld          ;
           	                                       
12700      	input         Sys_Clk                 ;
           	                                       
12701      	input         Sys_Clk_ClkS            ;
           	                                       
12702      	input         Sys_Clk_En              ;
           	                                       
12703      	input         Sys_Clk_EnS             ;
           	                                       
12704      	input         Sys_Clk_RetRstN         ;
           	                                       
12705      	input         Sys_Clk_RstN            ;
           	                                       
12706      	input         Sys_Clk_Tm              ;
           	                                       
12707      	output        Sys_Pwr_Idle            ;
           	                                       
12708      	output        Sys_Pwr_WakeUp          ;
           	                                       
12709      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12710      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12711      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12712      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12713      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12714      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12715      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12716      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12717      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12718      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12719      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
12720      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12721      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12722      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12723      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12724      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12725      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12726      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12727      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12728      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12729      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12730      	assign Sys_Pwr_Idle = 1'b1;
           	                           
12731      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
12732      endmodule
                    
12733      
           
12734      `timescale 1ps/1ps
                             
12735      module rsnoc_z_H_R_G_U_P_U_c2e482eb (
                                                
12736      	GenLcl_Req_Addr
           	               
12737      ,	GenLcl_Req_Be
            	             
12738      ,	GenLcl_Req_BurstType
            	                    
12739      ,	GenLcl_Req_Data
            	               
12740      ,	GenLcl_Req_FlowId
            	                 
12741      ,	GenLcl_Req_Last
            	               
12742      ,	GenLcl_Req_Len1
            	               
12743      ,	GenLcl_Req_Lock
            	               
12744      ,	GenLcl_Req_Opc
            	              
12745      ,	GenLcl_Req_Rdy
            	              
12746      ,	GenLcl_Req_SeqUnOrdered
            	                       
12747      ,	GenLcl_Req_SeqUnique
            	                    
12748      ,	GenLcl_Req_User
            	               
12749      ,	GenLcl_Req_Vld
            	              
12750      ,	GenLcl_Rsp_Data
            	               
12751      ,	GenLcl_Rsp_FlowId
            	                 
12752      ,	GenLcl_Rsp_Last
            	               
12753      ,	GenLcl_Rsp_Rdy
            	              
12754      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
12755      ,	GenLcl_Rsp_Status
            	                 
12756      ,	GenLcl_Rsp_Vld
            	              
12757      ,	GenPrt_Req_Addr
            	               
12758      ,	GenPrt_Req_Be
            	             
12759      ,	GenPrt_Req_BurstType
            	                    
12760      ,	GenPrt_Req_Data
            	               
12761      ,	GenPrt_Req_FlowId
            	                 
12762      ,	GenPrt_Req_Last
            	               
12763      ,	GenPrt_Req_Len1
            	               
12764      ,	GenPrt_Req_Lock
            	               
12765      ,	GenPrt_Req_Opc
            	              
12766      ,	GenPrt_Req_Rdy
            	              
12767      ,	GenPrt_Req_SeqUnOrdered
            	                       
12768      ,	GenPrt_Req_SeqUnique
            	                    
12769      ,	GenPrt_Req_User
            	               
12770      ,	GenPrt_Req_Vld
            	              
12771      ,	GenPrt_Rsp_Data
            	               
12772      ,	GenPrt_Rsp_FlowId
            	                 
12773      ,	GenPrt_Rsp_Last
            	               
12774      ,	GenPrt_Rsp_Rdy
            	              
12775      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
12776      ,	GenPrt_Rsp_Status
            	                 
12777      ,	GenPrt_Rsp_Vld
            	              
12778      );
             
12779      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
12780      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
12781      	input         GenLcl_Req_BurstType    ;
           	                                       
12782      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
12783      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
12784      	input         GenLcl_Req_Last         ;
           	                                       
12785      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
12786      	input         GenLcl_Req_Lock         ;
           	                                       
12787      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
12788      	output        GenLcl_Req_Rdy          ;
           	                                       
12789      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
12790      	input         GenLcl_Req_SeqUnique    ;
           	                                       
12791      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
12792      	input         GenLcl_Req_Vld          ;
           	                                       
12793      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
12794      	output [2:0]  GenLcl_Rsp_FlowId       ;
           	                                       
12795      	output        GenLcl_Rsp_Last         ;
           	                                       
12796      	input         GenLcl_Rsp_Rdy          ;
           	                                       
12797      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
12798      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
12799      	output        GenLcl_Rsp_Vld          ;
           	                                       
12800      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
12801      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
12802      	output        GenPrt_Req_BurstType    ;
           	                                       
12803      	output [31:0] GenPrt_Req_Data         ;
           	                                       
12804      	output [2:0]  GenPrt_Req_FlowId       ;
           	                                       
12805      	output        GenPrt_Req_Last         ;
           	                                       
12806      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
12807      	output        GenPrt_Req_Lock         ;
           	                                       
12808      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
12809      	input         GenPrt_Req_Rdy          ;
           	                                       
12810      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
12811      	output        GenPrt_Req_SeqUnique    ;
           	                                       
12812      	output [7:0]  GenPrt_Req_User         ;
           	                                       
12813      	output        GenPrt_Req_Vld          ;
           	                                       
12814      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
12815      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	                                       
12816      	input         GenPrt_Rsp_Last         ;
           	                                       
12817      	output        GenPrt_Rsp_Rdy          ;
           	                                       
12818      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
12819      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
12820      	input         GenPrt_Rsp_Vld          ;
           	                                       
12821      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
12822      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
12823      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
12824      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
12825      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
12826      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
12827      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
12828      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
12829      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
12830      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
12831      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
12832      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
12833      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
12834      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
12835      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
12836      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
12837      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
12838      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
12839      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
12840      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
12841      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
12842      endmodule
                    
12843      
           
12844      `timescale 1ps/1ps
                             
12845      module rsnoc_z_H_R_G_P_U_U_2b447319 (
                                                
12846      	GenMst_Req_Addr
           	               
12847      ,	GenMst_Req_Be
            	             
12848      ,	GenMst_Req_BurstType
            	                    
12849      ,	GenMst_Req_Data
            	               
12850      ,	GenMst_Req_FlowId
            	                 
12851      ,	GenMst_Req_Last
            	               
12852      ,	GenMst_Req_Len1
            	               
12853      ,	GenMst_Req_Lock
            	               
12854      ,	GenMst_Req_Opc
            	              
12855      ,	GenMst_Req_Rdy
            	              
12856      ,	GenMst_Req_SeqUnOrdered
            	                       
12857      ,	GenMst_Req_SeqUnique
            	                    
12858      ,	GenMst_Req_User
            	               
12859      ,	GenMst_Req_Vld
            	              
12860      ,	GenMst_Rsp_Data
            	               
12861      ,	GenMst_Rsp_FlowId
            	                 
12862      ,	GenMst_Rsp_Last
            	               
12863      ,	GenMst_Rsp_Rdy
            	              
12864      ,	GenMst_Rsp_SeqUnOrdered
            	                       
12865      ,	GenMst_Rsp_Status
            	                 
12866      ,	GenMst_Rsp_Vld
            	              
12867      ,	GenSlv_Req_Addr
            	               
12868      ,	GenSlv_Req_Be
            	             
12869      ,	GenSlv_Req_BurstType
            	                    
12870      ,	GenSlv_Req_Data
            	               
12871      ,	GenSlv_Req_FlowId
            	                 
12872      ,	GenSlv_Req_Last
            	               
12873      ,	GenSlv_Req_Len1
            	               
12874      ,	GenSlv_Req_Lock
            	               
12875      ,	GenSlv_Req_Opc
            	              
12876      ,	GenSlv_Req_Rdy
            	              
12877      ,	GenSlv_Req_SeqUnOrdered
            	                       
12878      ,	GenSlv_Req_SeqUnique
            	                    
12879      ,	GenSlv_Req_User
            	               
12880      ,	GenSlv_Req_Vld
            	              
12881      ,	GenSlv_Rsp_Data
            	               
12882      ,	GenSlv_Rsp_FlowId
            	                 
12883      ,	GenSlv_Rsp_Last
            	               
12884      ,	GenSlv_Rsp_Rdy
            	              
12885      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
12886      ,	GenSlv_Rsp_Status
            	                 
12887      ,	GenSlv_Rsp_Vld
            	              
12888      ,	Sys_Clk
            	       
12889      ,	Sys_Clk_ClkS
            	            
12890      ,	Sys_Clk_En
            	          
12891      ,	Sys_Clk_EnS
            	           
12892      ,	Sys_Clk_RetRstN
            	               
12893      ,	Sys_Clk_RstN
            	            
12894      ,	Sys_Clk_Tm
            	          
12895      ,	Sys_Pwr_Idle
            	            
12896      ,	Sys_Pwr_WakeUp
            	              
12897      ,	WakeUp_GenMst
            	             
12898      ,	WakeUp_GenSlv
            	             
12899      );
             
12900      	output [31:0] GenMst_Req_Addr         ;
           	                                       
12901      	output [3:0]  GenMst_Req_Be           ;
           	                                       
12902      	output        GenMst_Req_BurstType    ;
           	                                       
12903      	output [31:0] GenMst_Req_Data         ;
           	                                       
12904      	output [2:0]  GenMst_Req_FlowId       ;
           	                                       
12905      	output        GenMst_Req_Last         ;
           	                                       
12906      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
12907      	output        GenMst_Req_Lock         ;
           	                                       
12908      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
12909      	input         GenMst_Req_Rdy          ;
           	                                       
12910      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
12911      	output        GenMst_Req_SeqUnique    ;
           	                                       
12912      	output [7:0]  GenMst_Req_User         ;
           	                                       
12913      	output        GenMst_Req_Vld          ;
           	                                       
12914      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
12915      	input  [2:0]  GenMst_Rsp_FlowId       ;
           	                                       
12916      	input         GenMst_Rsp_Last         ;
           	                                       
12917      	output        GenMst_Rsp_Rdy          ;
           	                                       
12918      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
12919      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
12920      	input         GenMst_Rsp_Vld          ;
           	                                       
12921      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
12922      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
12923      	input         GenSlv_Req_BurstType    ;
           	                                       
12924      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
12925      	input  [2:0]  GenSlv_Req_FlowId       ;
           	                                       
12926      	input         GenSlv_Req_Last         ;
           	                                       
12927      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
12928      	input         GenSlv_Req_Lock         ;
           	                                       
12929      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
12930      	output        GenSlv_Req_Rdy          ;
           	                                       
12931      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
12932      	input         GenSlv_Req_SeqUnique    ;
           	                                       
12933      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
12934      	input         GenSlv_Req_Vld          ;
           	                                       
12935      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
12936      	output [2:0]  GenSlv_Rsp_FlowId       ;
           	                                       
12937      	output        GenSlv_Rsp_Last         ;
           	                                       
12938      	input         GenSlv_Rsp_Rdy          ;
           	                                       
12939      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
12940      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
12941      	output        GenSlv_Rsp_Vld          ;
           	                                       
12942      	input         Sys_Clk                 ;
           	                                       
12943      	input         Sys_Clk_ClkS            ;
           	                                       
12944      	input         Sys_Clk_En              ;
           	                                       
12945      	input         Sys_Clk_EnS             ;
           	                                       
12946      	input         Sys_Clk_RetRstN         ;
           	                                       
12947      	input         Sys_Clk_RstN            ;
           	                                       
12948      	input         Sys_Clk_Tm              ;
           	                                       
12949      	output        Sys_Pwr_Idle            ;
           	                                       
12950      	output        Sys_Pwr_WakeUp          ;
           	                                       
12951      	output        WakeUp_GenMst           ;
           	                                       
12952      	output        WakeUp_GenSlv           ;
           	                                       
12953      	wire [31:0] u_Req_Addr                 ;
           	                                        
12954      	wire [3:0]  u_Req_Be                   ;
           	                                        
12955      	wire        u_Req_BurstType            ;
           	                                        
12956      	wire [31:0] u_Req_Data                 ;
           	                                        
12957      	wire [2:0]  u_Req_FlowId               ;
           	                                        
12958      	wire        u_Req_Last                 ;
           	                                        
12959      	wire [6:0]  u_Req_Len1                 ;
           	                                        
12960      	wire        u_Req_Lock                 ;
           	                                        
12961      	wire [2:0]  u_Req_Opc                  ;
           	                                        
12962      	wire        u_Req_Rdy                  ;
           	                                        
12963      	wire        u_Req_SeqUnOrdered         ;
           	                                        
12964      	wire        u_Req_SeqUnique            ;
           	                                        
12965      	wire [7:0]  u_Req_User                 ;
           	                                        
12966      	wire        u_Req_Vld                  ;
           	                                        
12967      	wire [31:0] u_Rsp_Data                 ;
           	                                        
12968      	wire [2:0]  u_Rsp_FlowId               ;
           	                                        
12969      	wire        u_Rsp_Last                 ;
           	                                        
12970      	wire        u_Rsp_Rdy                  ;
           	                                        
12971      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
12972      	wire [1:0]  u_Rsp_Status               ;
           	                                        
12973      	wire        u_Rsp_Vld                  ;
           	                                        
12974      	wire        u_70_Idle                  ;
           	                                        
12975      	wire        u_70_WakeUp                ;
           	                                        
12976      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
12977      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
12978      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
12979      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
12980      	wire [2:0]  GenMstLcl_Req_FlowId       ;
           	                                        
12981      	wire        GenMstLcl_Req_Last         ;
           	                                        
12982      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
12983      	wire        GenMstLcl_Req_Lock         ;
           	                                        
12984      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
12985      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
12986      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
12987      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
12988      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
12989      	wire        GenMstLcl_Req_Vld          ;
           	                                        
12990      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
12991      	wire [2:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
12992      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
12993      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
12994      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
12995      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
12996      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
12997      	wire        ReqPwr_Idle                ;
           	                                        
12998      	wire        ReqPwr_WakeUp              ;
           	                                        
12999      	wire        RspPwr_Idle                ;
           	                                        
13000      	wire        RspPwr_WakeUp              ;
           	                                        
13001      	wire [93:0] RxReq                      ;
           	                                        
13002      	wire [31:0] RxReqCn_Addr               ;
           	                                        
13003      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
13004      	wire        RxReqCn_BurstType          ;
           	                                        
13005      	wire [31:0] RxReqCn_Data               ;
           	                                        
13006      	wire [2:0]  RxReqCn_FlowId             ;
           	                                        
13007      	wire        RxReqCn_Last               ;
           	                                        
13008      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
13009      	wire        RxReqCn_Lock               ;
           	                                        
13010      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
13011      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
13012      	wire        RxReqCn_SeqUnique          ;
           	                                        
13013      	wire [7:0]  RxReqCn_User               ;
           	                                        
13014      	wire [38:0] RxRsp                      ;
           	                                        
13015      	wire [31:0] RxRspCn_Data               ;
           	                                        
13016      	wire [2:0]  RxRspCn_FlowId             ;
           	                                        
13017      	wire        RxRspCn_Last               ;
           	                                        
13018      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
13019      	wire [1:0]  RxRspCn_Status             ;
           	                                        
13020      	wire        SlvReqRdy                  ;
           	                                        
13021      	wire [93:0] TxReq                      ;
           	                                        
13022      	wire [31:0] TxReqCn_Addr               ;
           	                                        
13023      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
13024      	wire        TxReqCn_BurstType          ;
           	                                        
13025      	wire [31:0] TxReqCn_Data               ;
           	                                        
13026      	wire [2:0]  TxReqCn_FlowId             ;
           	                                        
13027      	wire        TxReqCn_Last               ;
           	                                        
13028      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
13029      	wire        TxReqCn_Lock               ;
           	                                        
13030      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
13031      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
13032      	wire        TxReqCn_SeqUnique          ;
           	                                        
13033      	wire [7:0]  TxReqCn_User               ;
           	                                        
13034      	wire [38:0] TxRsp                      ;
           	                                        
13035      	wire [31:0] TxRspCn_Data               ;
           	                                        
13036      	wire [2:0]  TxRspCn_FlowId             ;
           	                                        
13037      	wire        TxRspCn_Last               ;
           	                                        
13038      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
13039      	wire [1:0]  TxRspCn_Status             ;
           	                                        
13040      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
13041      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
13042      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
13043      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
13044      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
13045      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
13046      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
13047      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
13048      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
13049      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
13050      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
13051      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
13052      	assign RxReq =
           	              
13053      		{
           		 
13054      		RxReqCn_Addr
           		            
13055      		,
           		 
13056      		RxReqCn_Be
           		          
13057      		,
           		 
13058      		RxReqCn_BurstType
           		                 
13059      		,
           		 
13060      		RxReqCn_Data
           		            
13061      		,
           		 
13062      		RxReqCn_FlowId
           		              
13063      		,
           		 
13064      		RxReqCn_Last
           		            
13065      		,
           		 
13066      		RxReqCn_Len1
           		            
13067      		,
           		 
13068      		RxReqCn_Lock
           		            
13069      		,
           		 
13070      		RxReqCn_Opc
           		           
13071      		,
           		 
13072      		RxReqCn_SeqUnOrdered
           		                    
13073      		,
           		 
13074      		RxReqCn_SeqUnique
           		                 
13075      		,
           		 
13076      		RxReqCn_User
           		            
13077      		};
           		  
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	                                          
13079      		.Rx_D( RxReq )
           		              
13080      	,	.RxRdy( SlvReqRdy )
           	 	                   
13081      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
13082      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13086      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13087      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13088      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13089      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
13090      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
13091      	,	.Tx_D( TxReq )
           	 	              
13092      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
13093      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
13094      	);
           	  
13095      	assign TxReqCn_Addr = TxReq [93:62];
           	                                    
13096      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
13097      	assign TxReqCn_Be = TxReq [61:58];
           	                                  
13098      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
13099      	assign TxReqCn_BurstType = TxReq [57];
           	                                      
13100      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
13101      	assign TxReqCn_Data = TxReq [56:25];
           	                                    
13102      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
13103      	assign TxReqCn_FlowId = TxReq [24:22];
           	                                      
13104      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
13105      	assign TxReqCn_Last = TxReq [21];
           	                                 
13106      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
13107      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
13108      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
13109      	assign TxReqCn_Lock = TxReq [13];
           	                                 
13110      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
13111      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
13112      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
13113      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
13114      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
13115      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
13116      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
13117      	assign TxReqCn_User = TxReq [7:0];
           	                                  
13118      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
13119      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
13120      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
13121      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
13122      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
13123      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
13124      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
13125      	rsnoc_z_H_R_U_P_N_33ed4d46_A39 un33ed4d46_161(
           	                                              
13126      		.Rx_D( RxRsp )
           		              
13127      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
13128      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
13129      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13130      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13131      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13132      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13133      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13134      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13135      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13136      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
13137      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
13138      	,	.Tx_D( TxRsp )
           	 	              
13139      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
13140      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
13141      	);
           	  
13142      	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
           	                                        
13143      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
13144      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
13145      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
13146      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
13147      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
13148      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
13149      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
13150      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
13151      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
13152      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
13153      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
13154      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
13155      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
13156      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
13157      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
13158      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
13159      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
13160      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
13161      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
13162      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
13163      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
13164      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
13165      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
13166      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
13167      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
13168      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
13169      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
13170      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
13171      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
13172      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
13173      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
13174      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13175      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13176      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
13177      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
13178      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
13179      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13180      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
13181      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13182      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13183      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
13184      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13185      	);
           	  
13186      	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
           	                                            
13187      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
13188      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
13189      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
13190      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
13191      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
13192      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
13193      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
13194      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
13195      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
13196      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
13197      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
13198      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
13199      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
13200      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
13201      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
13202      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
13203      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
13204      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
13205      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
13206      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
13207      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
13208      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
13209      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
13210      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
13211      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
13212      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
13213      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
13214      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
13215      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
13216      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
13217      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
13218      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
13219      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
13220      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
13221      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
13222      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
13223      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
13224      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
13225      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
13226      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
13227      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
13228      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
13229      	,	.Sys_Clk( Sys_Clk )
           	 	                   
13230      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
13231      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
13232      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
13233      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
13234      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
13235      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
13236      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
13237      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
13238      	);
           	  
13239      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
13240      	assign TxRspCn_Data = TxRsp [38:7];
           	                                   
13241      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
13242      	assign TxRspCn_FlowId = TxRsp [6:4];
           	                                    
13243      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
13244      	assign TxRspCn_Last = TxRsp [3];
           	                                
13245      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
13246      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
13247      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
13248      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
13249      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
13250      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
13251      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
13252      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
13253      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
13254      endmodule
                    
13255      
           
13256      
           
13257      
           
13258      // FlexNoC version    : 4.7.0
                                        
13259      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13260      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13261      // ExportOption       : /verilog
                                           
13262      
           
13263      `timescale 1ps/1ps
                             
13264      module rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 (
                                                   
13265      	IdInfo_0_AddrBase
           	                 
13266      ,	IdInfo_0_AddrMask
            	                 
13267      ,	IdInfo_0_Debug
            	              
13268      ,	IdInfo_0_FlowId
            	               
13269      ,	IdInfo_0_Id
            	           
13270      ,	IdInfo_1_AddrBase
            	                 
13271      ,	IdInfo_1_AddrMask
            	                 
13272      ,	IdInfo_1_Debug
            	              
13273      ,	IdInfo_1_FlowId
            	               
13274      ,	IdInfo_1_Id
            	           
13275      ,	Translation_0_Aperture
            	                      
13276      ,	Translation_0_Id
            	                
13277      ,	Translation_0_PathFound
            	                       
13278      ,	Translation_0_SubFound
            	                      
13279      );
             
13280      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13281      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13282      	output        IdInfo_0_Debug          ;
           	                                       
13283      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13284      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13285      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13286      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13287      	output        IdInfo_1_Debug          ;
           	                                       
13288      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13289      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13290      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13291      	output [3:0]  Translation_0_Id        ;
           	                                       
13292      	output        Translation_0_PathFound ;
           	                                       
13293      	output        Translation_0_SubFound  ;
           	                                       
13294      	wire [8:0]  u_28b6                    ;
           	                                       
13295      	wire        u_3580                    ;
           	                                       
13296      	wire        u_4593                    ;
           	                                       
13297      	wire        u_567a                    ;
           	                                       
13298      	wire        u_6818                    ;
           	                                       
13299      	wire        u_6cb8                    ;
           	                                       
13300      	wire        u_7915                    ;
           	                                       
13301      	wire        u_b0e3                    ;
           	                                       
13302      	wire        u_b5ca                    ;
           	                                       
13303      	wire        u_ca30                    ;
           	                                       
13304      	wire        u_d1dd                    ;
           	                                       
13305      	wire        u_e37b                    ;
           	                                       
13306      	wire        u_e81b                    ;
           	                                       
13307      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
13308      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
13309      	reg         IdInfo_0_Debug            ;
           	                                       
13310      	reg  [2:0]  IdInfo_0_FlowId           ;
           	                                       
13311      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
13312      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
13313      	reg         IdInfo_1_Debug            ;
           	                                       
13314      	reg  [2:0]  IdInfo_1_FlowId           ;
           	                                       
13315      	reg  [3:0]  Translation_0_Id          ;
           	                                       
13316      	wire [11:0] uTranslation_0_Id_caseSel ;
           	                                       
13317      	always @( IdInfo_0_Id ) begin
           	                             
13318      		case ( IdInfo_0_Id )
           		                    
13319      			4'b1011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13320      			4'b1010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13321      			4'b1001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13322      			4'b1000 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13323      			4'b0111 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13324      			4'b0110 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13325      			4'b0101 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13326      			4'b0100 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13327      			4'b0011 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13328      			4'b0010 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13329      			4'b0001 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13330      			4'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13331      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
13332      		endcase
           		       
13333      	end
           	   
13334      	always @( IdInfo_0_Id ) begin
           	                             
13335      		case ( IdInfo_0_Id )
           		                    
13336      			4'b1011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13337      			4'b1010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13338      			4'b1001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13339      			4'b1000 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13340      			4'b0111 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13341      			4'b0110 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13342      			4'b0101 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13343      			4'b0100 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13344      			4'b0011 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13345      			4'b0010 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13346      			4'b0001 : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13347      			4'b0    : IdInfo_0_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13348      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
13349      		endcase
           		       
13350      	end
           	   
13351      	always @( IdInfo_0_Id ) begin
           	                             
13352      		case ( IdInfo_0_Id )
           		                    
13353      			4'b1011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13354      			4'b1010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13355      			4'b1001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13356      			4'b1000 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13357      			4'b0111 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13358      			4'b0110 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13359      			4'b0101 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13360      			4'b0100 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13361      			4'b0011 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13362      			4'b0010 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13363      			4'b0001 : IdInfo_0_Debug = 1'b0 ;
           			                                 
13364      			4'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
13365      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
13366      		endcase
           		       
13367      	end
           	   
13368      	always @( IdInfo_0_Id ) begin
           	                             
13369      		case ( IdInfo_0_Id )
           		                    
13370      			4'b1011 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13371      			4'b1010 : IdInfo_0_FlowId = 3'b011 ;
           			                                    
13372      			4'b1001 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13373      			4'b1000 : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13374      			4'b0111 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13375      			4'b0110 : IdInfo_0_FlowId = 3'b001 ;
           			                                    
13376      			4'b0101 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13377      			4'b0100 : IdInfo_0_FlowId = 3'b010 ;
           			                                    
13378      			4'b0011 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13379      			4'b0010 : IdInfo_0_FlowId = 3'b101 ;
           			                                    
13380      			4'b0001 : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13381      			4'b0    : IdInfo_0_FlowId = 3'b100 ;
           			                                    
13382      			default : IdInfo_0_FlowId = 3'b0 ;
           			                                  
13383      		endcase
           		       
13384      	end
           	   
13385      	always @( IdInfo_1_Id ) begin
           	                             
13386      		case ( IdInfo_1_Id )
           		                    
13387      			4'b1011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13388      			4'b1010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13389      			4'b1001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13390      			4'b1000 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13391      			4'b0111 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13392      			4'b0110 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13393      			4'b0101 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13394      			4'b0100 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13395      			4'b0011 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13396      			4'b0010 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13397      			4'b0001 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13398      			4'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
13399      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
13400      		endcase
           		       
13401      	end
           	   
13402      	always @( IdInfo_1_Id ) begin
           	                             
13403      		case ( IdInfo_1_Id )
           		                    
13404      			4'b1011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13405      			4'b1010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13406      			4'b1001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13407      			4'b1000 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13408      			4'b0111 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13409      			4'b0110 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13410      			4'b0101 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13411      			4'b0100 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13412      			4'b0011 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13413      			4'b0010 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13414      			4'b0001 : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13415      			4'b0    : IdInfo_1_AddrMask = 30'b111111111111111100000000000000 ;
           			                                                                  
13416      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
13417      		endcase
           		       
13418      	end
           	   
13419      	always @( IdInfo_1_Id ) begin
           	                             
13420      		case ( IdInfo_1_Id )
           		                    
13421      			4'b1011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13422      			4'b1010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13423      			4'b1001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13424      			4'b1000 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13425      			4'b0111 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13426      			4'b0110 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13427      			4'b0101 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13428      			4'b0100 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13429      			4'b0011 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13430      			4'b0010 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13431      			4'b0001 : IdInfo_1_Debug = 1'b0 ;
           			                                 
13432      			4'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
13433      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
13434      		endcase
           		       
13435      	end
           	   
13436      	always @( IdInfo_1_Id ) begin
           	                             
13437      		case ( IdInfo_1_Id )
           		                    
13438      			4'b1011 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13439      			4'b1010 : IdInfo_1_FlowId = 3'b011 ;
           			                                    
13440      			4'b1001 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13441      			4'b1000 : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13442      			4'b0111 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13443      			4'b0110 : IdInfo_1_FlowId = 3'b001 ;
           			                                    
13444      			4'b0101 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13445      			4'b0100 : IdInfo_1_FlowId = 3'b010 ;
           			                                    
13446      			4'b0011 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13447      			4'b0010 : IdInfo_1_FlowId = 3'b101 ;
           			                                    
13448      			4'b0001 : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13449      			4'b0    : IdInfo_1_FlowId = 3'b100 ;
           			                                    
13450      			default : IdInfo_1_FlowId = 3'b0 ;
           			                                  
13451      		endcase
           		       
13452      	end
           	   
13453      	assign u_28b6 = Translation_0_Aperture;
           	                                       
13454      	assign u_567a = u_28b6 == 9'b010100011;
           	                                       
13455      	assign u_b5ca = ( u_28b6 & 9'b111011111 ) == 9'b000000011;
           	                                                          
13456      	assign u_3580 = u_28b6 == 9'b010100000;
           	                                       
13457      	assign u_6cb8 = ( u_28b6 & 9'b110011111 ) == 9'b000000000;
           	                                                          
13458      	assign u_b0e3 = u_28b6 == 9'b010100001;
           	                                       
13459      	assign u_e81b = ( u_28b6 & 9'b110011111 ) == 9'b000000001;
           	                                                          
13460      	assign u_d1dd = u_28b6 == 9'b010100010;
           	                                       
13461      	assign u_7915 = ( u_28b6 & 9'b110011111 ) == 9'b000000010;
           	                                                          
13462      	assign u_6818 = u_28b6 == 9'b010100101;
           	                                       
13463      	assign u_ca30 = ( u_28b6 & 9'b110011111 ) == 9'b000000101;
           	                                                          
13464      	assign u_e37b = u_28b6 == 9'b010100100;
           	                                       
13465      	assign u_4593 = ( u_28b6 & 9'b110011111 ) == 9'b000000100;
           	                                                          
13466      	assign uTranslation_0_Id_caseSel =
           	                                  
13467      		{	u_567a , u_b5ca , u_3580 , u_6cb8 , u_b0e3 , u_e81b , u_d1dd , u_7915 , u_6818 , u_ca30 , u_e37b , u_4593
           		 	                                                                                                         
13468      		}
           		 
13469      		;
           		 
13470      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
13471      		case ( uTranslation_0_Id_caseSel )
           		                                  
13472      			12'b000000000001 : Translation_0_Id = 4'b0 ;
           			                                            
13473      			12'b000000000010 : Translation_0_Id = 4'b0001 ;
           			                                               
13474      			12'b000000000100 : Translation_0_Id = 4'b0010 ;
           			                                               
13475      			12'b000000001000 : Translation_0_Id = 4'b0011 ;
           			                                               
13476      			12'b000000010000 : Translation_0_Id = 4'b0100 ;
           			                                               
13477      			12'b000000100000 : Translation_0_Id = 4'b0101 ;
           			                                               
13478      			12'b000001000000 : Translation_0_Id = 4'b0110 ;
           			                                               
13479      			12'b000010000000 : Translation_0_Id = 4'b0111 ;
           			                                               
13480      			12'b000100000000 : Translation_0_Id = 4'b1000 ;
           			                                               
13481      			12'b001000000000 : Translation_0_Id = 4'b1001 ;
           			                                               
13482      			12'b010000000000 : Translation_0_Id = 4'b1010 ;
           			                                               
13483      			12'b100000000000 : Translation_0_Id = 4'b1011 ;
           			                                               
13484      			default          : Translation_0_Id = 4'b0 ;
           			                                            
13485      		endcase
           		       
13486      	end
           	   
13487      	assign Translation_0_PathFound =
           	                                
13488      		u_4593 | u_e37b | u_ca30 | u_6818 | u_7915 | u_d1dd | u_e81b | u_b0e3 | u_6cb8 | u_3580 | u_b5ca | u_567a;
           		                                                                                                          
13489      	assign Translation_0_SubFound = 1'b1;
           	                                     
13490      endmodule
                    
13491      
           
13492      `timescale 1ps/1ps
                             
13493      module rsnoc_z_H_R_G_T2_Tt_U_c42887fe (
                                                  
13494      	IdInfo_0_AddrBase
           	                 
13495      ,	IdInfo_0_AddrMask
            	                 
13496      ,	IdInfo_0_Debug
            	              
13497      ,	IdInfo_0_FlowId
            	               
13498      ,	IdInfo_0_Id
            	           
13499      ,	IdInfo_1_AddrBase
            	                 
13500      ,	IdInfo_1_AddrMask
            	                 
13501      ,	IdInfo_1_Debug
            	              
13502      ,	IdInfo_1_FlowId
            	               
13503      ,	IdInfo_1_Id
            	           
13504      ,	Translation_0_Aperture
            	                      
13505      ,	Translation_0_Id
            	                
13506      ,	Translation_0_PathFound
            	                       
13507      ,	Translation_0_SubFound
            	                      
13508      );
             
13509      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
13510      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
13511      	output        IdInfo_0_Debug          ;
           	                                       
13512      	output [2:0]  IdInfo_0_FlowId         ;
           	                                       
13513      	input  [3:0]  IdInfo_0_Id             ;
           	                                       
13514      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
13515      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
13516      	output        IdInfo_1_Debug          ;
           	                                       
13517      	output [2:0]  IdInfo_1_FlowId         ;
           	                                       
13518      	input  [3:0]  IdInfo_1_Id             ;
           	                                       
13519      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
13520      	output [3:0]  Translation_0_Id        ;
           	                                       
13521      	output        Translation_0_PathFound ;
           	                                       
13522      	output        Translation_0_SubFound  ;
           	                                       
13523      	rsnoc_z_H_R_G_T2_Tt_Sp_cdf05df5 Isp(
           	                                    
13524      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
13525      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
13526      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
13527      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
13528      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
13529      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
13530      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
13531      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
13532      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
13533      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
13534      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
13535      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
13536      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
13537      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
13538      	);
           	  
13539      endmodule
                    
13540      
           
13541      
           
13542      
           
13543      // FlexNoC version    : 4.7.0
                                        
13544      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
13545      // Exported Structure : /Specification.Architecture.Structure
                                                                        
13546      // ExportOption       : /verilog
                                           
13547      
           
13548      `timescale 1ps/1ps
                             
13549      module rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ( I_12111076543210 , O );
                                                                                 
13550      	output [10:0] I_12111076543210 ;
           	                                
13551      	input  [13:0] O                ;
           	                                
13552      	wire  T_0  ;
           	            
13553      	wire  T_1  ;
           	            
13554      	wire  T_10 ;
           	            
13555      	wire  T_11 ;
           	            
13556      	wire  T_12 ;
           	            
13557      	wire  T_2  ;
           	            
13558      	wire  T_3  ;
           	            
13559      	wire  T_4  ;
           	            
13560      	wire  T_5  ;
           	            
13561      	wire  T_6  ;
           	            
13562      	wire  T_7  ;
           	            
13563      	assign T_12 = O [12];
           	                     
13564      	assign T_11 = O [11];
           	                     
13565      	assign T_10 = O [10];
           	                     
13566      	assign T_7 = O [7];
           	                   
13567      	assign T_6 = O [6];
           	                   
13568      	assign T_5 = O [5];
           	                   
13569      	assign T_4 = O [4];
           	                   
13570      	assign T_3 = O [3];
           	                   
13571      	assign T_2 = O [2];
           	                   
13572      	assign T_1 = O [1];
           	                   
13573      	assign T_0 = O [0];
           	                   
13574      	assign I_12111076543210 = { T_12 , T_11 , T_10 , T_7 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                                                 
13575      endmodule
                    
13576      
           
13577      `timescale 1ps/1ps
                             
13578      module rsnoc_z_H_R_G_T2_B_U_089e3c55 (
                                                 
13579      	CrossB1
           	       
13580      ,	Rx_Data
            	       
13581      ,	Rx_Head
            	       
13582      ,	Rx_Rdy
            	      
13583      ,	Rx_Tail
            	       
13584      ,	Rx_Vld
            	      
13585      ,	Sys_Clk
            	       
13586      ,	Sys_Clk_ClkS
            	            
13587      ,	Sys_Clk_En
            	          
13588      ,	Sys_Clk_EnS
            	           
13589      ,	Sys_Clk_RetRstN
            	               
13590      ,	Sys_Clk_RstN
            	            
13591      ,	Sys_Clk_Tm
            	          
13592      ,	Sys_Pwr_Idle
            	            
13593      ,	Sys_Pwr_WakeUp
            	              
13594      ,	Tx_Data
            	       
13595      ,	Tx_Head
            	       
13596      ,	Tx_Rdy
            	      
13597      ,	Tx_Tail
            	       
13598      ,	Tx_Vld
            	      
13599      );
             
13600      	input  [31:0]  CrossB1         ;
           	                                
13601      	input  [107:0] Rx_Data         ;
           	                                
13602      	input          Rx_Head         ;
           	                                
13603      	output         Rx_Rdy          ;
           	                                
13604      	input          Rx_Tail         ;
           	                                
13605      	input          Rx_Vld          ;
           	                                
13606      	input          Sys_Clk         ;
           	                                
13607      	input          Sys_Clk_ClkS    ;
           	                                
13608      	input          Sys_Clk_En      ;
           	                                
13609      	input          Sys_Clk_EnS     ;
           	                                
13610      	input          Sys_Clk_RetRstN ;
           	                                
13611      	input          Sys_Clk_RstN    ;
           	                                
13612      	input          Sys_Clk_Tm      ;
           	                                
13613      	output         Sys_Pwr_Idle    ;
           	                                
13614      	output         Sys_Pwr_WakeUp  ;
           	                                
13615      	output [107:0] Tx_Data         ;
           	                                
13616      	output         Tx_Head         ;
           	                                
13617      	input          Tx_Rdy          ;
           	                                
13618      	output         Tx_Tail         ;
           	                                
13619      	output         Tx_Vld          ;
           	                                
13620      	wire [3:0]  u_1815                       ;
           	                                          
13621      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
13622      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
13623      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
13624      	wire        u_1dd5_Lock                  ;
           	                                          
13625      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
13626      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
13627      	wire [1:0]  u_1dd5_Status                ;
           	                                          
13628      	wire [7:0]  u_1dd5_User                  ;
           	                                          
13629      	wire [3:0]  u_2357                       ;
           	                                          
13630      	wire [35:0] u_2393                       ;
           	                                          
13631      	wire [35:0] u_324d                       ;
           	                                          
13632      	wire        u_4cb7                       ;
           	                                          
13633      	wire [3:0]  u_54b9                       ;
           	                                          
13634      	wire        u_6f10                       ;
           	                                          
13635      	wire [3:0]  u_7e3b                       ;
           	                                          
13636      	wire [69:0] u_939c                       ;
           	                                          
13637      	wire [3:0]  u_9580                       ;
           	                                          
13638      	wire [30:0] u_998_Addr                   ;
           	                                          
13639      	wire [2:0]  u_998_Echo                   ;
           	                                          
13640      	wire [6:0]  u_998_Len1                   ;
           	                                          
13641      	wire        u_998_Lock                   ;
           	                                          
13642      	wire [3:0]  u_998_Opc                    ;
           	                                          
13643      	wire [13:0] u_998_RouteId                ;
           	                                          
13644      	wire [1:0]  u_998_Status                 ;
           	                                          
13645      	wire [7:0]  u_998_User                   ;
           	                                          
13646      	wire [37:0] u_a335                       ;
           	                                          
13647      	wire [3:0]  u_a33a                       ;
           	                                          
13648      	wire [37:0] u_af03                       ;
           	                                          
13649      	wire [3:0]  u_b175                       ;
           	                                          
13650      	wire [3:0]  u_c139                       ;
           	                                          
13651      	wire [35:0] u_c54c                       ;
           	                                          
13652      	reg  [1:0]  u_cc5c                       ;
           	                                          
13653      	wire [69:0] u_d6b3                       ;
           	                                          
13654      	wire [2:0]  u_dade                       ;
           	                                          
13655      	wire [3:0]  u_e423                       ;
           	                                          
13656      	wire [3:0]  u_f586                       ;
           	                                          
13657      	wire [7:0]  u_fabc                       ;
           	                                          
13658      	wire [35:0] u_fc8c                       ;
           	                                          
13659      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
13660      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
13661      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
13662      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
13663      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
13664      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
13665      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
13666      	wire        Dbg_STATUS_ERR               ;
           	                                          
13667      	wire        Err                          ;
           	                                          
13668      	wire [2:0]  ErrType                      ;
           	                                          
13669      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
13670      	wire        LckSeqUnsupported            ;
           	                                          
13671      	wire        MaskPre                      ;
           	                                          
13672      	wire        NotLocked                    ;
           	                                          
13673      	wire [30:0] RxAddr                       ;
           	                                          
13674      	wire [30:0] RxDbg_Addr                   ;
           	                                          
13675      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
13676      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
13677      	wire        RxDbg_Lock                   ;
           	                                          
13678      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
13679      	wire [13:0] RxDbg_RouteId                ;
           	                                          
13680      	wire [1:0]  RxDbg_Status                 ;
           	                                          
13681      	wire [7:0]  RxDbg_User                   ;
           	                                          
13682      	wire        RxErr                        ;
           	                                          
13683      	wire [6:0]  RxLen1                       ;
           	                                          
13684      	wire        RxLock                       ;
           	                                          
13685      	reg         RxNullRd                     ;
           	                                          
13686      	wire [3:0]  RxOpc                        ;
           	                                          
13687      	wire        RxPre                        ;
           	                                          
13688      	wire        RxPreAbort                   ;
           	                                          
13689      	wire        RxPreBlck                    ;
           	                                          
13690      	wire        RxPreLock                    ;
           	                                          
13691      	wire        RxPreNullRd                  ;
           	                                          
13692      	wire        RxPreOne                     ;
           	                                          
13693      	wire        RxPreRdCondWr                ;
           	                                          
13694      	wire        RxPreStrm                    ;
           	                                          
13695      	wire [1:0]  RxStatus                     ;
           	                                          
13696      	wire        RxUrg                        ;
           	                                          
13697      	wire        RxWrap                       ;
           	                                          
13698      	wire [30:0] TxDbg_Addr                   ;
           	                                          
13699      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
13700      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
13701      	wire        TxDbg_Lock                   ;
           	                                          
13702      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
13703      	wire [13:0] TxDbg_RouteId                ;
           	                                          
13704      	wire [1:0]  TxDbg_Status                 ;
           	                                          
13705      	wire [7:0]  TxDbg_User                   ;
           	                                          
13706      	wire [69:0] TxHdr                        ;
           	                                          
13707      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
13708      	assign RxOpc = Rx_Data [92:89];
           	                               
13709      	assign RxPre = RxOpc == 4'b1000;
           	                                
13710      	assign RxLen1 = Rx_Data [86:80];
           	                                
13711      	assign u_af03 = Rx_Data [37:0];
           	                               
13712      	assign u_324d = u_af03 [35:0];
           	                              
13713      	assign u_2393 = u_324d;
           	                       
13714      	assign u_e423 = u_2393 [34:31];
           	                               
13715      	assign u_9580 = u_e423;
           	                       
13716      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
13717      	assign u_a335 = Rx_Data [37:0];
           	                               
13718      	assign u_c54c = u_a335 [35:0];
           	                              
13719      	assign u_fc8c = u_c54c;
           	                       
13720      	assign u_54b9 = u_fc8c [34:31];
           	                               
13721      	assign u_f586 = u_54b9;
           	                       
13722      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
13723      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
13724      	assign RxAddr = Rx_Data [79:49];
           	                                
13725      	assign u_a33a = RxAddr [3:0];
           	                             
13726      	assign u_b175 = u_a33a;
           	                       
13727      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
13728      	assign u_1815 = RxAddr [3:0];
           	                             
13729      	assign u_c139 = u_1815;
           	                       
13730      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
13731      	assign u_7e3b = RxAddr [3:0];
           	                             
13732      	assign u_2357 = u_7e3b;
           	                       
13733      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
13734      	assign RxLock = Rx_Data [107];
           	                              
13735      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
13736      	assign u_6f10 = RxPreAbort;
           	                           
13737      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
13738      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
13739      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
13740      		.Clk( Sys_Clk )
           		               
13741      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13742      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13743      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13744      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13745      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13746      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13747      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13748      	,	.O( u_4cb7 )
           	 	            
13749      	,	.Reset( Rx_Tail )
           	 	                 
13750      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
13751      	);
           	  
13752      	assign Sys_Pwr_Idle = 1'b1;
           	                           
13753      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
13754      	assign RxStatus = Rx_Data [88:87];
           	                                  
13755      	assign RxErr = RxStatus == 2'b01;
           	                                 
13756      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
13757      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
13758      			~ RxWrap
           			        
13759      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
13760      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
13761      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13762      	assign Err =
           	            
13763      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
13764      		&	~ RxUrg;
           		 	        
13765      	assign TxHdr =
           	              
13766      		{	RxLock & RxPre
           		 	              
13767      		,	Rx_Data [106:93]
           		 	                
13768      		,
           		 
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12659      	input  [3:0]  GenLcl_Req_Be           ;
           	<font color = "green">-1-</font>                                       
12660      	input         GenLcl_Req_BurstType    ;
           <font color = "green">	==></font>
12661      	input  [31:0] GenLcl_Req_Data         ;
           	<font color = "green">-2-</font>                                       
12662      	input  [2:0]  GenLcl_Req_FlowId       ;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12665      	input         GenLcl_Req_Lock         ;
           	<font color = "green">-1-</font>                                       
12666      	input  [2:0]  GenLcl_Req_Opc          ;
           <font color = "green">	==></font>
12667      	output        GenLcl_Req_Rdy          ;
           	<font color = "green">-2-</font>                                       
12668      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12669      	input         GenLcl_Req_SeqUnique    ;
           	<font color = "red">-1-</font>                                       
12670      	input  [7:0]  GenLcl_Req_User         ;
           <font color = "green">	==></font>
12671      	input         GenLcl_Req_Vld          ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12694      	input  [2:0]  GenPrt_Rsp_FlowId       ;
           	<font color = "red">-1-</font>                                       
12695      	input         GenPrt_Rsp_Last         ;
           <font color = "green">	==></font>
12696      	output        GenPrt_Rsp_Rdy          ;
           <font color = "red">	==></font>
12697      	input         GenPrt_Rsp_SeqUnOrdered ;
           <font color = "green">	==></font>
12698      	input  [1:0]  GenPrt_Rsp_Status       ;
           <font color = "red">	==></font>
12699      	input         GenPrt_Rsp_Vld          ;
           <font color = "green">	==></font>
12700      	input         Sys_Clk                 ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12784      	input         GenLcl_Req_Last         ;
           	<font color = "green">-1-</font>                                       
12785      	input  [6:0]  GenLcl_Req_Len1         ;
           <font color = "green">	==></font>
12786      	input         GenLcl_Req_Lock         ;
           	<font color = "green">-2-</font>                                       
12787      	input  [2:0]  GenLcl_Req_Opc          ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12866      ,	GenMst_Rsp_Vld
           <font color = "red">-1-</font> 	              
12867      ,	GenSlv_Req_Addr
           <font color = "green">==></font>
12868      ,	GenSlv_Req_Be
           <font color = "red">==></font>
12869      ,	GenSlv_Req_BurstType
           <font color = "red">==></font>
12870      ,	GenSlv_Req_Data
           <font color = "green">==></font>
12871      ,	GenSlv_Req_FlowId
           <font color = "red">==></font>
12872      ,	GenSlv_Req_Last
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12877      ,	GenSlv_Req_SeqUnOrdered
           <font color = "red">-1-</font> 	                       
12878      ,	GenSlv_Req_SeqUnique
           <font color = "red">==></font>
12879      ,	GenSlv_Req_User
           <font color = "red">==></font>
12880      ,	GenSlv_Req_Vld
           <font color = "red">==></font>
12881      ,	GenSlv_Rsp_Data
           <font color = "green">==></font>
12882      ,	GenSlv_Rsp_FlowId
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13078      	rsnoc_z_H_R_U_P_N_33ed4d46_A94 un33ed4d46(
           	<font color = "green">-1-</font>                                          
13079      		.Rx_D( RxReq )
           <font color = "green">		==></font>
13080      	,	.RxRdy( SlvReqRdy )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13083      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
13084      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
13085      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_298339">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_bdfb61e0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
