Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Mar 31 10:13:39 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file S_box_layer_timing_summary_routed.rpt -warn_on_violation -rpx S_box_layer_timing_summary_routed.rpx
| Design       : S_box_layer
| Device       : 7a50t-csg325
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.680        0.000                      0                  272        0.154        0.000                      0                  272        1.043        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.293}        4.586           218.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.680        0.000                      0                  272        0.154        0.000                      0                  272        1.043        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            mem_i/temp_mem_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.105ns (30.993%)  route 2.460ns (69.007%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 8.865 - 4.586 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     4.644    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.162 r  lower_bits_inferred_i_5/Q
                         net (fo=8, routed)           0.554     5.716    lower_bits_inferred_i_5_n_0
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.840 r  lower_bits_inferred_i_4/O
                         net (fo=32, routed)          1.431     7.271    mem_i/mem_reg_0_255_4_4/A0
    SLICE_X6Y11          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     7.395 r  mem_i/mem_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.395    mem_i/mem_reg_0_255_4_4/OD
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.241     7.636 r  mem_i/mem_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000     7.636    mem_i/mem_reg_0_255_4_4/O0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098     7.734 r  mem_i/mem_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.475     8.209    mem_i/temp_mem_out0[4]
    SLICE_X7Y11          FDRE                                         r  mem_i/temp_mem_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    P15                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.260    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514     8.865    mem_i/CLK
    SLICE_X7Y11          FDRE                                         r  mem_i/temp_mem_out_reg[4]/C
                         clock pessimism              0.322     9.187    
                         clock uncertainty           -0.035     9.151    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)       -0.262     8.889    mem_i/temp_mem_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mem_i/temp_mem_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            mem_i/mem_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.420    mem_i/CLK
    SLICE_X5Y9           FDRE                                         r  mem_i/temp_mem_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  mem_i/temp_mem_out_reg[1]/Q
                         net (fo=1, routed)           0.118     1.679    mem_i/temp_mem_out[1]
    SLICE_X0Y9           FDRE                                         r  mem_i/mem_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.939    mem_i/CLK
    SLICE_X0Y9           FDRE                                         r  mem_i/mem_out_reg[1]/C
                         clock pessimism             -0.480     1.459    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.066     1.525    mem_i/mem_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.293 }
Period(ns):         4.586
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         4.586       2.431      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.293       1.043      SLICE_X2Y11    mem_i/mem_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         2.293       1.043      SLICE_X2Y8     mem_i/mem_reg_0_255_0_0/RAMS64E_A/CLK



