Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 26 21:46:17 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.835        0.000                      0                 2470        0.102        0.000                      0                 2470        3.750        0.000                       0                   887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.835        0.000                      0                 2470        0.102        0.000                      0                 2470        3.750        0.000                       0                   887  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 2.758ns (30.351%)  route 6.329ns (69.649%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.891     5.494    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.518     6.012 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/Q
                         net (fo=6, routed)           0.847     6.859    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[123]
    SLICE_X7Y157         LUT3 (Prop_lut3_I1_O)        0.152     7.011 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=2, routed)           0.990     8.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I2_O)        0.326     8.327 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.870     9.197    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8/O
                         net (fo=3, routed)           1.145    10.466    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8_n_1
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    10.590 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.443    11.033    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X14Y153        LUT5 (Prop_lut5_I4_O)        0.124    11.157 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.157    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X14Y153        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.412 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[3]
                         net (fo=3, routed)           0.527    11.940    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_5
    SLICE_X14Y155        LUT3 (Prop_lut3_I2_O)        0.307    12.247 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1/O
                         net (fo=1, routed)           0.471    12.718    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1_n_1
    SLICE_X15Y155        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.125 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.611    13.735    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X14Y156        LUT6 (Prop_lut6_I2_O)        0.303    14.038 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.424    14.463    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X15Y156        LUT5 (Prop_lut5_I3_O)        0.118    14.581 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.581    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X15Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X15Y156        FDRE (Setup_fdre_C_D)        0.075    15.415    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 2.764ns (30.776%)  route 6.217ns (69.224%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.891     5.494    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.518     6.012 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/Q
                         net (fo=6, routed)           0.847     6.859    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[123]
    SLICE_X7Y157         LUT3 (Prop_lut3_I1_O)        0.152     7.011 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=2, routed)           0.990     8.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I2_O)        0.326     8.327 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.870     9.197    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8/O
                         net (fo=3, routed)           1.145    10.466    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8_n_1
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    10.590 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.443    11.033    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X14Y153        LUT5 (Prop_lut5_I4_O)        0.124    11.157 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.157    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X14Y153        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.412 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[3]
                         net (fo=3, routed)           0.527    11.940    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_5
    SLICE_X14Y155        LUT3 (Prop_lut3_I2_O)        0.307    12.247 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1/O
                         net (fo=1, routed)           0.471    12.718    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1_n_1
    SLICE_X15Y155        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.125 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.611    13.735    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X14Y156        LUT6 (Prop_lut6_I2_O)        0.303    14.038 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.312    14.351    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X15Y156        LUT3 (Prop_lut3_I1_O)        0.124    14.475 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.475    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X15Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X15Y156        FDRE (Setup_fdre_C_D)        0.031    15.371    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 2.764ns (30.735%)  route 6.229ns (69.265%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.891     5.494    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.518     6.012 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[123]/Q
                         net (fo=6, routed)           0.847     6.859    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[123]
    SLICE_X7Y157         LUT3 (Prop_lut3_I1_O)        0.152     7.011 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=2, routed)           0.990     8.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I2_O)        0.326     8.327 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.870     9.197    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X8Y156         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8/O
                         net (fo=3, routed)           1.145    10.466    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_8_n_1
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    10.590 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.443    11.033    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X14Y153        LUT5 (Prop_lut5_I4_O)        0.124    11.157 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.157    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X14Y153        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.412 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[3]
                         net (fo=3, routed)           0.527    11.940    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_5
    SLICE_X14Y155        LUT3 (Prop_lut3_I2_O)        0.307    12.247 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1/O
                         net (fo=1, routed)           0.471    12.718    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_1_n_1
    SLICE_X15Y155        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.125 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.611    13.735    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X14Y156        LUT6 (Prop_lut6_I2_O)        0.303    14.038 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.324    14.363    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X14Y157        LUT5 (Prop_lut5_I3_O)        0.124    14.487 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.487    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X14Y157        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.684    15.106    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y157        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.268    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X14Y157        FDRE (Setup_fdre_C_D)        0.079    15.418    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.076ns (16.455%)  route 5.463ns (83.545%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.032    10.573    U_TXD_MOD/U_MAN_TXD/U_FSM/dest_reg[7]
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_3/O
                         net (fo=2, routed)           1.150    11.847    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.527    14.949    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.607    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.076ns (16.452%)  route 5.464ns (83.548%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.032    10.573    U_TXD_MOD/U_MAN_TXD/U_FSM/dest_reg[7]
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_3/O
                         net (fo=2, routed)           1.152    11.849    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.533    14.955    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.215    
                         clock uncertainty           -0.035    15.179    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.613    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.076ns (16.495%)  route 5.447ns (83.505%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.036    10.577    U_TXD_MOD/U_MAN_TXD/U_FSM/dest_reg[7]
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.701 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_5/O
                         net (fo=2, routed)           1.130    11.832    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.527    14.949    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.607    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.076ns (16.491%)  route 5.449ns (83.509%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.036    10.577    U_TXD_MOD/U_MAN_TXD/U_FSM/dest_reg[7]
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.701 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_5/O
                         net (fo=2, routed)           1.132    11.833    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.533    14.955    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.215    
                         clock uncertainty           -0.035    15.179    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.613    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.068ns (17.471%)  route 5.045ns (82.529%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          0.920    10.461    U_UART_RXD/U_FSM/txd_fsm_RDY_reg
    SLICE_X6Y131         LUT3 (Prop_lut3_I1_O)        0.116    10.577 r  U_UART_RXD/U_FSM/U_TXD_BRAM_i_11/O
                         net (fo=1, routed)           0.844    11.421    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.527    14.949    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.941    14.232    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -11.421    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.668ns (10.644%)  route 5.608ns (89.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.709     5.311    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.662     6.491    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.150     6.641 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=376, routed)         4.946    11.587    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/debounced_reset
    SLICE_X52Y97         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.505    14.928    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.653    14.419    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 U_XWR_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 1.076ns (16.954%)  route 5.271ns (83.046%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.706     5.308    U_XWR_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDRE                                         r  U_XWR_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  U_XWR_SINGLE_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.965     6.730    U_XWR_SINGLE_PULSE/dq1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  U_XWR_SINGLE_PULSE/w_addr[8]_i_7/O
                         net (fo=1, routed)           0.670     7.524    U_UART_RXD/U_FSM/dq1_reg
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  U_UART_RXD/U_FSM/w_addr[8]_i_5/O
                         net (fo=2, routed)           0.980     8.628    U_TXD_MOD/U_BRAM_WRITING/data_reg[6]
    SLICE_X11Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.752 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.665     9.417    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     9.541 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          0.920    10.461    U_TXD_MOD/U_MAN_TXD/U_FSM/dest_reg[7]
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.585 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_6/O
                         net (fo=2, routed)           1.070    11.655    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         1.527    14.949    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.607    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  2.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.861%)  route 0.252ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.252     1.881    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A2
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.861%)  route 0.252ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.252     1.881    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A2
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.861%)  route 0.252ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.252     1.881    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A2
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.861%)  route 0.252ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.252     1.881    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A2
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.249     1.877    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/ADDRD2
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/WCLK
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y142         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.249     1.877    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/ADDRD2
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/WCLK
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y142         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.249     1.877    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/ADDRD2
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/WCLK
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y142         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.568     1.487    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.249     1.877    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/ADDRD2
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.839     2.004    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/WCLK
    SLICE_X8Y142         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y142         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.754    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_DOWN_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DOWN_PULSER/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.598     1.517    U_DOWN_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  U_DOWN_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_DOWN_DEBOUNCE/button_state_reg/Q
                         net (fo=3, routed)           0.078     1.737    U_DOWN_PULSER/button_state_reg
    SLICE_X3Y145         FDRE                                         r  U_DOWN_PULSER/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.871     2.036    U_DOWN_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  U_DOWN_PULSER/dq1_reg/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.075     1.592    U_DOWN_PULSER/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.408%)  route 0.355ns (71.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.569     1.488    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y143         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=74, routed)          0.355     1.985    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/A1
    SLICE_X10Y143        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=886, routed)         0.840     2.005    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/WCLK
    SLICE_X10Y143        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y143        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.834    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y140   U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y142   U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y141   U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y148    U_LEFT_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y148    U_LEFT_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y148    U_LEFT_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y150    U_LEFT_DEBOUNCE/count_reg_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y141    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y141    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y141    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y141    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y143    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y143    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y142    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y144    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK



