// Seed: 3834335777
module module_0 (
    output wire id_0
);
  logic [-1 : 1] id_2;
  ;
  module_3 modCall_1 (id_2);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    inout uwire id_1,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    output tri0 id_6
);
  wire id_8 = id_8;
  xnor primCall (id_2, id_8, id_1);
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output wand id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wor  id_3
);
  wire id_5;
  module_0 modCall_1 (id_0);
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  wand id_2 = -1;
  assign id_2 = 1'b0;
  assign id_2 = -1;
  wire id_3;
  assign id_2 = id_2;
endmodule
