
*** Running vivado
    with args -log char_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source char_mem.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source char_mem.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 360.734 ; gain = 81.785
INFO: [Synth 8-638] synthesizing module 'char_mem' [e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/synth/char_mem.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'char_mem' (11#1) [e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/synth/char_mem.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 566.406 ; gain = 287.457
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 566.406 ; gain = 287.457
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 633.523 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 633.523 ; gain = 354.574
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 633.523 ; gain = 354.574
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 633.523 ; gain = 354.574
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 633.523 ; gain = 354.574
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 633.523 ; gain = 354.574
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 662.836 ; gain = 383.887
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 662.836 ; gain = 383.887
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 672.977 ; gain = 394.027
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 684.500 ; gain = 405.551
