Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 25 11:05:48 2025
| Host         : LOGOSNH55 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 9 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0                 7566        0.021        0.000                      0                 7566        0.001        0.000                       0                  7608  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 0.625}        1.250           800.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clk_out2_clk_wiz_0  {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     0.001        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.093        0.000                      0                 3783        0.021        0.000                      0                 3783        0.270        0.000                       0                  3802  
  clk_out2_clk_wiz_0        0.095        0.000                      0                 3783        0.022        0.000                      0                 3783        0.270        0.000                       0                  3802  
  clkfbout_clk_wiz_0                                                                                                                                                    0.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       1.250       98.750     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.529         0.625       0.096      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.529         0.625       0.096      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.529         0.625       0.096      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.529         0.625       0.096      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.842ns (35.162%)  route 1.553ns (64.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 0.940 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.542    -0.958    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/clk_out1
    SLICE_X29Y80         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[2]/Q
                         net (fo=5, routed)           0.890     0.351    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[2]_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I1_O)        0.299     0.650 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][18]_i_2/O
                         net (fo=1, routed)           0.662     1.313    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/F_out[18]
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124     1.437 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][18]_i_1/O
                         net (fo=1, routed)           0.000     1.437    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_out[18]
    SLICE_X34Y79         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.423     0.940    u_des/des1/inst_des2/clk_out1
    SLICE_X34Y79         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][18]/C
                         clock pessimism              0.561     1.501    
                         clock uncertainty           -0.053     1.448    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)        0.081     1.529    u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][18]
  -------------------------------------------------------------------
                         required time                          1.529    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.704ns (30.414%)  route 1.611ns (69.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 0.948 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.546    -0.954    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/clk_out1
    SLICE_X51Y70         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/Q
                         net (fo=9, routed)           1.029     0.531    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124     0.655 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][5]_i_2__0/O
                         net (fo=1, routed)           0.582     1.237    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/F_out[5]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.361 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[7].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_out[5]
    SLICE_X55Y70         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.431     0.948    u_des/des1/inst_des1/clk_out1
    SLICE_X55Y70         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][5]/C
                         clock pessimism              0.561     1.509    
                         clock uncertainty           -0.053     1.456    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.029     1.485    u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][5]
  -------------------------------------------------------------------
                         required time                          1.485    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.842ns (36.502%)  route 1.465ns (63.498%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 0.947 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.547    -0.953    u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/clk_out1
    SLICE_X55Y80         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[1]/Q
                         net (fo=5, routed)           1.007     0.473    u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[1]_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.299     0.772 r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][26]_i_2__0/O
                         net (fo=1, routed)           0.458     1.230    u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/F_out[26]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.124     1.354 r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.354    u_des/des1/inst_des1/DES_ROUND_PIPE[4].round_out[26]
    SLICE_X53Y78         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.430     0.947    u_des/des1/inst_des1/clk_out1
    SLICE_X53Y78         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/C
                         clock pessimism              0.561     1.508    
                         clock uncertainty           -0.053     1.455    
    SLICE_X53Y78         FDRE (Setup_fdre_C_D)        0.029     1.484    u_des/des1/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]
  -------------------------------------------------------------------
                         required time                          1.484    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.842ns (36.520%)  route 1.464ns (63.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 0.941 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.542    -0.958    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out1
    SLICE_X33Y81         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[0]/Q
                         net (fo=5, routed)           0.998     0.459    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[0]_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     0.758 r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[3].pipe_data[4][25]_i_2/O
                         net (fo=1, routed)           0.465     1.223    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/F_out[25]
    SLICE_X33Y79         LUT2 (Prop_lut2_I0_O)        0.124     1.347 r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[3].pipe_data[4][25]_i_1/O
                         net (fo=1, routed)           0.000     1.347    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_out[25]
    SLICE_X33Y79         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.424     0.941    u_des/des1/inst_des2/clk_out1
    SLICE_X33Y79         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][25]/C
                         clock pessimism              0.576     1.517    
                         clock uncertainty           -0.053     1.464    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)        0.029     1.493    u_des/des1/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][25]
  -------------------------------------------------------------------
                         required time                          1.493    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[8].pipe_data_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.704ns (30.712%)  route 1.588ns (69.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 0.947 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.542    -0.958    u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/clk_out1
    SLICE_X51Y72         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/Q
                         net (fo=9, routed)           1.005     0.502    u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     0.626 r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[8].pipe_data[9][2]_i_2__0/O
                         net (fo=1, routed)           0.584     1.210    u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/F_out[2]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.124     1.334 r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[8].pipe_data[9][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.334    u_des/des1/inst_des1/DES_ROUND_PIPE[8].round_out[2]
    SLICE_X55Y71         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].pipe_data_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.430     0.947    u_des/des1/inst_des1/clk_out1
    SLICE_X55Y71         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[8].pipe_data_reg[9][2]/C
                         clock pessimism              0.561     1.508    
                         clock uncertainty           -0.053     1.455    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.029     1.484    u_des/des1/inst_des1/DES_ROUND_PIPE[8].pipe_data_reg[9][2]
  -------------------------------------------------------------------
                         required time                          1.484    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[2].pipe_data_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.596%)  route 1.597ns (69.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 0.952 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.553    -0.947    u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/clk_out1
    SLICE_X48Y85         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[1]/Q
                         net (fo=5, routed)           1.016     0.524    u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[1]_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.648 r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/DES_ROUND_PIPE[2].pipe_data[3][9]_i_2__0/O
                         net (fo=1, routed)           0.581     1.230    u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/F_out[9]
    SLICE_X48Y84         LUT2 (Prop_lut2_I0_O)        0.124     1.354 r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[0].u_sbox/DES_ROUND_PIPE[2].pipe_data[3][9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.354    u_des/des1/inst_des1/DES_ROUND_PIPE[2].round_out[9]
    SLICE_X48Y84         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].pipe_data_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.435     0.952    u_des/des1/inst_des1/clk_out1
    SLICE_X48Y84         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[2].pipe_data_reg[3][9]/C
                         clock pessimism              0.575     1.527    
                         clock uncertainty           -0.053     1.474    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.031     1.505    u_des/des1/inst_des1/DES_ROUND_PIPE[2].pipe_data_reg[3][9]
  -------------------------------------------------------------------
                         required time                          1.505    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[7].pipe_data_reg[8][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.842ns (36.600%)  route 1.459ns (63.400%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 0.943 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.540    -0.960    u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out1
    SLICE_X49Y73         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[2]/Q
                         net (fo=5, routed)           0.922     0.381    u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[2]_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.299     0.680 r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[7].pipe_data[8][22]_i_2__0/O
                         net (fo=1, routed)           0.537     1.216    u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/F_out[22]
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.340 r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[7].pipe_data[8][22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.340    u_des/des1/inst_des1/DES_ROUND_PIPE[7].round_out[22]
    SLICE_X48Y73         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].pipe_data_reg[8][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.426     0.943    u_des/des1/inst_des1/clk_out1
    SLICE_X48Y73         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[7].pipe_data_reg[8][22]/C
                         clock pessimism              0.575     1.518    
                         clock uncertainty           -0.053     1.465    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)        0.031     1.496    u_des/des1/inst_des1/DES_ROUND_PIPE[7].pipe_data_reg[8][22]
  -------------------------------------------------------------------
                         required time                          1.496    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.840ns (35.920%)  route 1.499ns (64.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 0.948 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.545    -0.955    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out1
    SLICE_X51Y71         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/Q
                         net (fo=9, routed)           0.955     0.419    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[9].pipe_data_reg[10][29]
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.297     0.716 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][29]_i_2__0/O
                         net (fo=1, routed)           0.544     1.259    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[4].u_sbox/F_out[29]
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.383 r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.383    u_des/des1/inst_des1/DES_ROUND_PIPE[9].round_out[29]
    SLICE_X50Y70         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.431     0.948    u_des/des1/inst_des1/clk_out1
    SLICE_X50Y70         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][29]/C
                         clock pessimism              0.575     1.523    
                         clock uncertainty           -0.053     1.470    
    SLICE_X50Y70         FDRE (Setup_fdre_C_D)        0.077     1.547    u_des/des1/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][29]
  -------------------------------------------------------------------
                         required time                          1.547    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.704ns (32.060%)  route 1.492ns (67.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 0.938 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.540    -0.960    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out1
    SLICE_X29Y78         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/Q
                         net (fo=9, routed)           1.040     0.536    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.660 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][22]_i_2/O
                         net (fo=1, routed)           0.452     1.112    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/F_out[22]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.236 r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][22]_i_1/O
                         net (fo=1, routed)           0.000     1.236    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_out[22]
    SLICE_X36Y77         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.421     0.938    u_des/des1/inst_des2/clk_out1
    SLICE_X36Y77         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/C
                         clock pessimism              0.490     1.428    
                         clock uncertainty           -0.053     1.375    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.029     1.404    u_des/des1/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][22]
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/R_pipe_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.704ns (30.175%)  route 1.629ns (69.825%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 1.017 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.548    -0.952    u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/clk_out1
    SLICE_X57Y68         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/R_pipe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/R_pipe_reg[15]/Q
                         net (fo=9, routed)           1.139     0.643    u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/DES_ROUND_PIPE[10].round_out[47]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     0.767 r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/DES_ROUND_PIPE[10].pipe_data[11][6]_i_2__0/O
                         net (fo=1, routed)           0.490     1.257    u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/F_out[6]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     1.381 r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_i/DES_ROUND_PIPE[10].pipe_data[11][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.381    u_des/des1/inst_des1/DES_ROUND_PIPE[10].round_out[6]
    SLICE_X58Y67         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     3.899 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.061    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.161 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.574    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.500     1.017    u_des/des1/inst_des1/clk_out1
    SLICE_X58Y67         FDRE                                         r  u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][6]/C
                         clock pessimism              0.561     1.578    
                         clock uncertainty           -0.053     1.525    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.031     1.556    u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][6]
  -------------------------------------------------------------------
                         required time                          1.556    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.837%)  route 0.213ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.551    -0.620    u_des/des1/inst_des2/clk_out1
    SLICE_X31Y71         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_des/des1/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][5]/Q
                         net (fo=1, routed)           0.213    -0.266    u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[8].pipe_data_reg[9][0]
    SLICE_X37Y70         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.818    -0.859    u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out1
    SLICE_X37Y70         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070    -0.287    u_des/des1/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.515%)  route 0.199ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.552    -0.619    u_des/des1/inst_des2/clk_out1
    SLICE_X35Y69         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_des/des1/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][24]/Q
                         net (fo=1, routed)           0.199    -0.279    u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/DES_ROUND_PIPE[9].pipe_data_reg[10][24]
    SLICE_X38Y68         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.820    -0.857    u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/clk_out1
    SLICE_X38Y68         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[24]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.052    -0.303    u_des/des1/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[24]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/L_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.216%)  route 0.219ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.556    -0.615    u_des/des1/inst_des2/clk_out1
    SLICE_X36Y83         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][39]/Q
                         net (fo=1, routed)           0.219    -0.255    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/DES_ROUND_PIPE[2].pipe_data_reg[3][39]
    SLICE_X32Y82         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/L_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.821    -0.856    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/clk_out1
    SLICE_X32Y82         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/L_pipe_reg[7]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.072    -0.282    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/L_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.611%)  route 0.153ns (40.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.549    -0.622    u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/clk_out1
    SLICE_X37Y76         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[29]/Q
                         net (fo=1, routed)           0.153    -0.340    u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[4].u_sbox/L_pipe[3]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.098    -0.242 r  u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[6].pipe_data[7][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_des/des1/inst_des2/DES_ROUND_PIPE[6].round_out[29]
    SLICE_X35Y76         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.813    -0.864    u_des/des1/inst_des2/clk_out1
    SLICE_X35Y76         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][29]/C
                         clock pessimism              0.502    -0.362    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.091    -0.271    u_des/des1/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][29]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.106%)  route 0.211ns (59.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.557    -0.614    u_des/des1/inst_des2/clk_out1
    SLICE_X37Y85         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_des/des1/inst_des2/DES_ROUND_PIPE[2].pipe_data_reg[3][7]/Q
                         net (fo=1, routed)           0.211    -0.262    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[2].pipe_data_reg[3][3]
    SLICE_X34Y83         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.822    -0.856    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out1
    SLICE_X34Y83         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[3]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.063    -0.291    u_des/des1/inst_des2/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.551    -0.620    u_des/des1/inst_des2/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][0]/Q
                         net (fo=1, routed)           0.221    -0.258    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/DES_ROUND_PIPE[4].pipe_data_reg[5][0]
    SLICE_X39Y78         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.817    -0.860    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/clk_out1
    SLICE_X39Y78         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/col_reg[0]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X39Y78         FDRE (Hold_fdre_C_D)         0.070    -0.288    u_des/des1/inst_des2/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[7].u_sbox/col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.419%)  route 0.217ns (60.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.559    -0.612    u_des/des1/inst_des2/clk_out1
    SLICE_X32Y60         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  u_des/des1/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][12]/Q
                         net (fo=1, routed)           0.217    -0.254    u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[13].pipe_data_reg[14][0]
    SLICE_X38Y60         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.827    -0.850    u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/clk_out1
    SLICE_X38Y60         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.063    -0.285    u_des/des1/inst_des2/DES_ROUND_PIPE[14].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.520%)  route 0.225ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.555    -0.616    u_des/des1/inst_des2/clk_out1
    SLICE_X37Y67         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][7]/Q
                         net (fo=2, routed)           0.225    -0.250    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/DES_ROUND_PIPE[10].pipe_data_reg[11][0]
    SLICE_X33Y66         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.822    -0.855    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/clk_out1
    SLICE_X33Y66         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/row_reg[0]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.072    -0.281    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[5].u_sbox/row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/L_pipe_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.095%)  route 0.201ns (51.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.551    -0.620    u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/clk_out1
    SLICE_X36Y77         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/L_pipe_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/L_pipe_reg[27]/Q
                         net (fo=1, routed)           0.201    -0.278    u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/L_pipe[3]
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    u_des/des1/inst_des2/DES_ROUND_PIPE[4].round_out[27]
    SLICE_X33Y77         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.816    -0.861    u_des/des1/inst_des2/clk_out1
    SLICE_X33Y77         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][27]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.092    -0.267    u_des/des1/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][27]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.555    -0.616    u_des/des1/inst_des2/clk_out1
    SLICE_X32Y67         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_des/des1/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][27]/Q
                         net (fo=1, routed)           0.223    -0.252    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[10].pipe_data_reg[11][3]
    SLICE_X38Y65         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.823    -0.854    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/clk_out1
    SLICE_X38Y65         FDRE                                         r  u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[3]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.063    -0.289    u_des/des1/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y84     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y84     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X43Y85     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X46Y86     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X47Y86     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X43Y85     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X44Y84     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X45Y84     u_des/des1/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y68     u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y68     u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y59     u_des/des1/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y59     u_des/des1/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y68     u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y68     u_des/des1/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X52Y65     u_des/des1/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y59     u_des/des1/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X46Y59     u_des/des1/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.348ns  (logic 0.704ns (29.979%)  route 1.644ns (70.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 2.205 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 0.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.550     0.300    u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out2
    SLICE_X47Y27         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.456     0.756 r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[1]/Q
                         net (fo=5, routed)           1.073     1.829    u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[1]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.953 r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][22]_i_2__1/O
                         net (fo=1, routed)           0.571     2.525    u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/F_out[22]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[5].pipe_data[6][22]_i_1__1/O
                         net (fo=1, routed)           0.000     2.649    u_des/des2/inst_des1/DES_ROUND_PIPE[5].round_out[22]
    SLICE_X48Y27         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.437     2.205    u_des/des2/inst_des1/clk_out2
    SLICE_X48Y27         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[5].pipe_data_reg[6][22]/C
                         clock pessimism              0.563     2.767    
                         clock uncertainty           -0.053     2.714    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029     2.743    u_des/des2/inst_des1/DES_ROUND_PIPE[5].pipe_data_reg[6][22]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[3].pipe_data_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.321ns  (logic 0.704ns (30.331%)  route 1.617ns (69.669%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 2.208 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 0.302 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.552     0.302    u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out2
    SLICE_X49Y23         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456     0.758 r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[3].u_sbox/row_reg[0]/Q
                         net (fo=9, routed)           1.034     1.793    u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[3].pipe_data_reg[4][18]
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.917 r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[3].pipe_data[4][18]_i_2__1/O
                         net (fo=1, routed)           0.583     2.499    u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[4].u_sbox/F_out[18]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.623 r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[3].pipe_data[4][18]_i_1__1/O
                         net (fo=1, routed)           0.000     2.623    u_des/des2/inst_des1/DES_ROUND_PIPE[3].round_out[18]
    SLICE_X55Y21         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].pipe_data_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.440     2.208    u_des/des2/inst_des1/clk_out2
    SLICE_X55Y21         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[3].pipe_data_reg[4][18]/C
                         clock pessimism              0.563     2.770    
                         clock uncertainty           -0.053     2.717    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.029     2.746    u_des/des2/inst_des1/DES_ROUND_PIPE[3].pipe_data_reg[4][18]
  -------------------------------------------------------------------
                         required time                          2.746    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.315ns  (logic 0.704ns (30.416%)  route 1.611ns (69.584%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 2.213 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 0.315 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.565     0.315    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/clk_out2
    SLICE_X37Y46         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     0.771 r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/Q
                         net (fo=9, routed)           1.031     1.802    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[13].pipe_data[14][8]_i_2__2/O
                         net (fo=1, routed)           0.580     2.506    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/F_out[8]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.630 r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[13].pipe_data[14][8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.630    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_out[8]
    SLICE_X36Y44         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.445     2.213    u_des/des2/inst_des2/clk_out2
    SLICE_X36Y44         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][8]/C
                         clock pessimism              0.578     2.790    
                         clock uncertainty           -0.053     2.737    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031     2.768    u_des/des2/inst_des2/DES_ROUND_PIPE[13].pipe_data_reg[14][8]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.294ns  (logic 0.842ns (36.708%)  route 1.452ns (63.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 2.213 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 0.309 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.559     0.309    u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/clk_out2
    SLICE_X47Y33         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.419     0.728 r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[0]/Q
                         net (fo=9, routed)           1.156     1.885    u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[0]_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.299     2.184 r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][14]_i_2__1/O
                         net (fo=1, routed)           0.295     2.479    u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/F_out[14]
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[9].pipe_data[10][14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.603    u_des/des2/inst_des1/DES_ROUND_PIPE[9].round_out[14]
    SLICE_X49Y34         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.445     2.213    u_des/des2/inst_des1/clk_out2
    SLICE_X49Y34         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][14]/C
                         clock pessimism              0.563     2.775    
                         clock uncertainty           -0.053     2.722    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.029     2.751    u_des/des2/inst_des1/DES_ROUND_PIPE[9].pipe_data_reg[10][14]
  -------------------------------------------------------------------
                         required time                          2.751    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.286ns  (logic 0.704ns (30.799%)  route 1.582ns (69.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 2.198 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 0.297 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.547     0.297    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/clk_out2
    SLICE_X32Y23         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456     0.753 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[7].u_sbox/row_reg[1]/Q
                         net (fo=9, routed)           1.000     1.753    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[4].pipe_data_reg[5][10]
    SLICE_X34Y22         LUT6 (Prop_lut6_I0_O)        0.124     1.877 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][10]_i_2__2/O
                         net (fo=1, routed)           0.582     2.459    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[6].u_sbox/F_out[10]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.583 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.583    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_out[10]
    SLICE_X35Y22         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.430     2.198    u_des/des2/inst_des2/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][10]/C
                         clock pessimism              0.563     2.760    
                         clock uncertainty           -0.053     2.707    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.032     2.739    u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][10]
  -------------------------------------------------------------------
                         required time                          2.739    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.221%)  route 1.625ns (69.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 2.219 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 0.319 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.569     0.319    u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out2
    SLICE_X49Y41         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     0.775 r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[0]/Q
                         net (fo=9, routed)           1.019     1.794    u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[12].pipe_data_reg[13][18]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[12].pipe_data[13][18]_i_2__1/O
                         net (fo=1, routed)           0.606     2.525    u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[4].u_sbox/F_out[18]
    SLICE_X50Y42         LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[12].pipe_data[13][18]_i_1__1/O
                         net (fo=1, routed)           0.000     2.649    u_des/des2/inst_des1/DES_ROUND_PIPE[12].round_out[18]
    SLICE_X50Y42         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.451     2.219    u_des/des2/inst_des1/clk_out2
    SLICE_X50Y42         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][18]/C
                         clock pessimism              0.563     2.781    
                         clock uncertainty           -0.053     2.728    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)        0.077     2.805    u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][18]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.253ns  (logic 0.704ns (31.252%)  route 1.549ns (68.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 2.201 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 0.302 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.552     0.302    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out2
    SLICE_X33Y29         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     0.758 r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[1]/Q
                         net (fo=9, routed)           1.245     2.003    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[5].u_sbox/DES_ROUND_PIPE[6].pipe_data_reg[7][28]_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.127 r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[5].u_sbox/DES_ROUND_PIPE[6].pipe_data[7][28]_i_2__2/O
                         net (fo=1, routed)           0.304     2.431    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[5].u_sbox/F_out[28]
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.555 r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/u_des_feistel/SBOX[5].u_sbox/DES_ROUND_PIPE[6].pipe_data[7][28]_i_1__2/O
                         net (fo=1, routed)           0.000     2.555    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_out[28]
    SLICE_X38Y28         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.433     2.201    u_des/des2/inst_des2/clk_out2
    SLICE_X38Y28         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/C
                         clock pessimism              0.491     2.691    
                         clock uncertainty           -0.053     2.638    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.079     2.717    u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]
  -------------------------------------------------------------------
                         required time                          2.717    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.204ns  (logic 0.704ns (31.949%)  route 1.500ns (68.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 2.198 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 0.295 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.545     0.295    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/clk_out2
    SLICE_X33Y24         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456     0.751 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/row_reg[1]/Q
                         net (fo=9, routed)           1.064     1.815    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/row_reg[1]_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.939 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][4]_i_2__2/O
                         net (fo=1, routed)           0.435     2.375    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/F_out[4]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.499 r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.499    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_out[4]
    SLICE_X36Y23         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.430     2.198    u_des/des2/inst_des2/clk_out2
    SLICE_X36Y23         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][4]/C
                         clock pessimism              0.491     2.688    
                         clock uncertainty           -0.053     2.635    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031     2.666    u_des/des2/inst_des2/DES_ROUND_PIPE[4].pipe_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.319ns  (logic 0.903ns (38.941%)  route 1.416ns (61.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 2.204 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 0.303 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.553     0.303    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/clk_out2
    SLICE_X54Y23         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.478     0.781 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[2]/Q
                         net (fo=5, routed)           0.889     1.670    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/col_reg[2]_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.301     1.971 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][30]_i_2__1/O
                         net (fo=1, routed)           0.527     2.498    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/F_out[30]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.622 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[1].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][30]_i_1__1/O
                         net (fo=1, routed)           0.000     2.622    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_out[30]
    SLICE_X56Y25         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.436     2.204    u_des/des2/inst_des1/clk_out2
    SLICE_X56Y25         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][30]/C
                         clock pessimism              0.563     2.766    
                         clock uncertainty           -0.053     2.713    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.077     2.790    u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][30]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        2.272ns  (logic 0.766ns (33.717%)  route 1.506ns (66.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 2.203 - 3.750 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 0.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.551     0.301    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/clk_out2
    SLICE_X54Y25         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.518     0.819 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]/Q
                         net (fo=9, routed)           1.059     1.879    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/row_reg[0]_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.003 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][26]_i_2__1/O
                         net (fo=1, routed)           0.446     2.449    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/F_out[26]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.573 r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[4].pipe_data[5][26]_i_1__1/O
                         net (fo=1, routed)           0.000     2.573    u_des/des2/inst_des1/DES_ROUND_PIPE[4].round_out[26]
    SLICE_X53Y25         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 f  
    P15                                               0.000     3.750 f  clk (IN)
                         net (fo=0)                   0.000     3.750    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     5.149 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.311    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -0.911 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     0.676    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.767 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.435     2.203    u_des/des2/inst_des1/clk_out2
    SLICE_X53Y25         FDRE                                         r  u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]/C
                         clock pessimism              0.563     2.765    
                         clock uncertainty           -0.053     2.712    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)        0.029     2.741    u_des/des2/inst_des1/DES_ROUND_PIPE[4].pipe_data_reg[5][26]
  -------------------------------------------------------------------
                         required time                          2.741    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  0.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.433%)  route 0.217ns (60.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 0.400 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.613ns = ( 0.637 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.558     0.637    u_des/des2/inst_des2/clk_out2
    SLICE_X35Y35         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.778 r  u_des/des2/inst_des2/DES_ROUND_PIPE[9].pipe_data_reg[10][13]/Q
                         net (fo=1, routed)           0.217     0.995    u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/DES_ROUND_PIPE[9].pipe_data_reg[10][13]
    SLICE_X40Y36         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.828     0.400    u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/clk_out2
    SLICE_X40Y36         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[13]/C
                         clock pessimism              0.502     0.902    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.071     0.973    u_des/des2/inst_des2/DES_ROUND_PIPE[10].round_i/R_pipe_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[15].pipe_data_reg[16][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.794%)  route 0.222ns (61.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 0.405 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.607ns = ( 0.643 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.564     0.643    u_des/des2/inst_des2/clk_out2
    SLICE_X41Y49         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[15].pipe_data_reg[16][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.784 r  u_des/des2/inst_des2/DES_ROUND_PIPE[15].pipe_data_reg[16][15]/Q
                         net (fo=1, routed)           0.222     1.007    u_des/des2/inst_des2/ip1_out[2]
    SLICE_X44Y51         FDRE                                         r  u_des/des2/inst_des2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.833     0.405    u_des/des2/inst_des2/clk_out2
    SLICE_X44Y51         FDRE                                         r  u_des/des2/inst_des2/result_reg[2]/C
                         clock pessimism              0.507     0.912    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.072     0.984    u_des/des2/inst_des2/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.395%)  route 0.208ns (59.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 0.398 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( 0.638 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.559     0.638    u_des/des2/inst_des2/clk_out2
    SLICE_X37Y34         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  u_des/des2/inst_des2/DES_ROUND_PIPE[8].pipe_data_reg[9][19]/Q
                         net (fo=1, routed)           0.208     0.987    u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/DES_ROUND_PIPE[8].pipe_data_reg[9][3]
    SLICE_X34Y36         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.826     0.398    u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/clk_out2
    SLICE_X34Y36         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[3]/C
                         clock pessimism              0.502     0.900    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.063     0.963    u_des/des2/inst_des2/DES_ROUND_PIPE[9].round_i/u_des_feistel/SBOX[3].u_sbox/col_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[1].pipe_data_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 0.393 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.614ns = ( 0.636 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.557     0.636    u_des/des2/inst_des2/clk_out2
    SLICE_X39Y17         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[1].pipe_data_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  u_des/des2/inst_des2/DES_ROUND_PIPE[1].pipe_data_reg[2][12]/Q
                         net (fo=1, routed)           0.217     0.995    u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/DES_ROUND_PIPE[1].pipe_data_reg[2][1]
    SLICE_X35Y19         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.821     0.393    u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/clk_out2
    SLICE_X35Y19         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]/C
                         clock pessimism              0.502     0.895    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.075     0.970    u_des/des2/inst_des2/DES_ROUND_PIPE[2].round_i/u_des_feistel/SBOX[4].u_sbox/col_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.785%)  route 0.158ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 0.390 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 0.632 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.553     0.632    u_des/des2/inst_des2/clk_out2
    SLICE_X37Y27         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128     0.760 r  u_des/des2/inst_des2/DES_ROUND_PIPE[5].pipe_data_reg[6][38]/Q
                         net (fo=1, routed)           0.158     0.918    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/DES_ROUND_PIPE[5].pipe_data_reg[6][37]
    SLICE_X34Y27         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.818     0.390    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/clk_out2
    SLICE_X34Y27         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[6]/C
                         clock pessimism              0.502     0.892    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)        -0.001     0.891    u_des/des2/inst_des2/DES_ROUND_PIPE[6].round_i/L_pipe_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[12].pipe_data_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 0.404 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 0.640 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.561     0.640    u_des/des2/inst_des2/clk_out2
    SLICE_X35Y42         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[12].pipe_data_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  u_des/des2/inst_des2/DES_ROUND_PIPE[12].pipe_data_reg[13][5]/Q
                         net (fo=1, routed)           0.215     0.997    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/row_reg[1]_0[0]
    SLICE_X38Y43         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.832     0.404    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out2
    SLICE_X38Y43         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/C
                         clock pessimism              0.502     0.906    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.063     0.969    u_des/des2/inst_des2/DES_ROUND_PIPE[13].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[11].pipe_data_reg[12][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/L_pipe_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 0.403 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 0.641 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.562     0.641    u_des/des2/inst_des2/clk_out2
    SLICE_X36Y40         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[11].pipe_data_reg[12][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128     0.769 r  u_des/des2/inst_des2/DES_ROUND_PIPE[11].pipe_data_reg[12][57]/Q
                         net (fo=1, routed)           0.175     0.945    u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/DES_ROUND_PIPE[11].pipe_data_reg[12][55]
    SLICE_X33Y40         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/L_pipe_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.831     0.403    u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/clk_out2
    SLICE_X33Y40         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/L_pipe_reg[25]/C
                         clock pessimism              0.502     0.905    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.012     0.917    u_des/des2/inst_des2/DES_ROUND_PIPE[12].round_i/L_pipe_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 0.389 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 0.632 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.553     0.632    u_des/des2/inst_des2/clk_out2
    SLICE_X34Y20         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     0.796 r  u_des/des2/inst_des2/DES_ROUND_PIPE[3].pipe_data_reg[4][22]/Q
                         net (fo=1, routed)           0.190     0.987    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/DES_ROUND_PIPE[3].pipe_data_reg[4][1]
    SLICE_X37Y23         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.817     0.389    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/clk_out2
    SLICE_X37Y23         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/col_reg[2]/C
                         clock pessimism              0.502     0.891    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.066     0.957    u_des/des2/inst_des2/DES_ROUND_PIPE[4].round_i/u_des_feistel/SBOX[2].u_sbox/col_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.637%)  route 0.224ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 0.402 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 0.640 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.561     0.640    u_des/des2/inst_des2/clk_out2
    SLICE_X33Y39         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  u_des/des2/inst_des2/DES_ROUND_PIPE[10].pipe_data_reg[11][5]/Q
                         net (fo=1, routed)           0.224     1.005    u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/DES_ROUND_PIPE[10].pipe_data_reg[11][0]
    SLICE_X36Y39         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.830     0.402    u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/clk_out2
    SLICE_X36Y39         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]/C
                         clock pessimism              0.502     0.904    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.071     0.975    u_des/des2/inst_des2/DES_ROUND_PIPE[11].round_i/u_des_feistel/SBOX[6].u_sbox/col_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.070%)  route 0.200ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 0.393 - 1.250 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 0.632 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.553     0.632    u_des/des2/inst_des2/clk_out2
    SLICE_X38Y28         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.796 r  u_des/des2/inst_des2/DES_ROUND_PIPE[6].pipe_data_reg[7][28]/Q
                         net (fo=1, routed)           0.200     0.996    u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/DES_ROUND_PIPE[6].pipe_data_reg[7][1]
    SLICE_X35Y30         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.821     0.393    u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/clk_out2
    SLICE_X35Y30         FDRE                                         r  u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[0]/C
                         clock pessimism              0.502     0.895    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070     0.965    u_des/des2/inst_des2/DES_ROUND_PIPE[7].round_i/u_des_feistel/SBOX[0].u_sbox/col_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    clk_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X40Y20     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][0]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X40Y20     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][10]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X42Y19     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][11]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X44Y18     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][12]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X45Y20     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][14]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X43Y19     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][15]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X43Y20     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][16]/C
Min Period        n/a     FDRE/C               n/a            1.000         2.500       1.500      SLICE_X42Y19     u_des/des2/inst_des1/DES_ROUND_PIPE[0].pipe_data_reg[1][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y32     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y32     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y43     u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y43     u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[10].pipe_data_reg[11][57]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][33]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y32     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y32     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][53]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X52Y39     u_des/des2/inst_des1/DES_ROUND_PIPE[11].pipe_data_reg[12][61]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y43     u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.980         1.250       0.270      SLICE_X46Y43     u_des/des2/inst_des1/DES_ROUND_PIPE[12].pipe_data_reg[13][34]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.500       97.500     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 3.755ns (32.795%)  route 7.696ns (67.205%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        2.088     0.838    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124     0.962 r  u_des/des1/inst_des2/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.941     4.903    result_OBUF[1]
    AA7                  OBUF (Prop_obuf_I_O)         3.535     8.439 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.439    result[1]
    AA7                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des1/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.356ns (46.658%)  route 4.981ns (53.342%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.554    -0.946    u_des/des1/u_delay1/clk_out1
    SLICE_X42Y56         FDRE                                         r  u_des/des1/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_des/des1/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           1.048     0.580    u_des/des1/inst_des2/shift_reg_reg[33]_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.296     0.876 r  u_des/des1/inst_des2/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.933     4.808    result_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         3.582     8.391 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.391    result[7]
    A20                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.346ns  (logic 3.788ns (33.385%)  route 7.558ns (66.615%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        2.216     0.966    u_des/des1/inst_des2/clk_out1
    SLICE_X43Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.090 r  u_des/des1/inst_des2/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.676     4.766    result_OBUF[4]
    AA2                  OBUF (Prop_obuf_I_O)         3.568     8.333 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.333    result[4]
    AA2                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.342ns  (logic 3.771ns (33.251%)  route 7.570ns (66.749%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        2.261     1.011    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.135 r  u_des/des1/inst_des2/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643     4.778    result_OBUF[3]
    AA3                  OBUF (Prop_obuf_I_O)         3.551     8.329 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.329    result[3]
    AA3                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 3.775ns (33.732%)  route 7.416ns (66.268%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.866     0.616    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124     0.740 r  u_des/des1/inst_des2/result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.884     4.623    result_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         3.555     8.178 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.178    result[0]
    AA8                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des1/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 4.366ns (48.147%)  route 4.703ns (51.853%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.554    -0.946    u_des/des1/u_delay1/clk_out1
    SLICE_X42Y56         FDRE                                         r  u_des/des1/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_des/des1/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.928     0.460    u_des/des1/inst_des2/shift_reg_reg[33]_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I2_O)        0.296     0.756 r  u_des/des1/inst_des2/result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.775     4.530    result_OBUF[6]
    A21                  OBUF (Prop_obuf_I_O)         3.592     8.123 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.123    result[6]
    A21                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des1/inst_des2/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.039ns  (logic 4.347ns (48.092%)  route 4.692ns (51.908%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.263 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.596    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.500 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.551    -0.949    u_des/des1/inst_des2/clk_out1
    SLICE_X34Y57         FDRE                                         r  u_des/des1/inst_des2/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_des/des1/inst_des2/result_reg[5]/Q
                         net (fo=1, routed)           1.006     0.535    u_des/des1/inst_des2/result_end_2[5]
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.301     0.836 r  u_des/des1/inst_des2/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.685     4.522    result_OBUF[5]
    AA1                  OBUF (Prop_obuf_I_O)         3.568     8.089 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.089    result[5]
    AA1                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 3.767ns (34.223%)  route 7.240ns (65.777%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        2.260     1.010    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.134 r  u_des/des1/inst_des2/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.314     4.447    result_OBUF[2]
    AA6                  OBUF (Prop_obuf_I_O)         3.547     7.994 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.994    result[2]
    AA6                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.864ns  (logic 3.774ns (34.742%)  route 7.089ns (65.258%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.013 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.250 f  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        2.125     0.875    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X5Y5           LUT3 (Prop_lut3_I1_O)        0.124     0.999 r  u_des/des1/inst_des2/u_delay1/result_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.298     4.297    result_valid_OBUF
    AB10                 OBUF (Prop_obuf_I_O)         3.554     7.851 r  result_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.851    result_valid
    AB10                                                              r  result_valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.753ns  (logic 1.364ns (36.334%)  route 2.389ns (63.666%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.621    -0.549    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.504 r  u_des/des1/inst_des2/result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.280     0.775    result_OBUF[6]
    A21                  OBUF (Prop_obuf_I_O)         1.293     2.068 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.068    result[6]
    A21                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.756ns  (logic 1.326ns (35.300%)  route 2.430ns (64.700%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.751    -0.419    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X5Y5           LUT3 (Prop_lut3_I1_O)        0.045    -0.374 r  u_des/des1/inst_des2/u_delay1/result_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.190     0.816    result_valid_OBUF
    AB10                 OBUF (Prop_obuf_I_O)         1.255     2.071 r  result_valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    result_valid
    AB10                                                              r  result_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.762ns  (logic 1.339ns (35.606%)  route 2.422ns (64.394%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.622    -0.548    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.045    -0.503 r  u_des/des1/inst_des2/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.311     0.808    result_OBUF[5]
    AA1                  OBUF (Prop_obuf_I_O)         1.268     2.076 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.076    result[5]
    AA1                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.786ns  (logic 1.319ns (34.830%)  route 2.467ns (65.170%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.829    -0.342    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  u_des/des1/inst_des2/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.150     0.853    result_OBUF[2]
    AA6                  OBUF (Prop_obuf_I_O)         1.248     2.101 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.101    result[2]
    AA6                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.354ns (35.573%)  route 2.452ns (64.427%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.618    -0.552    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.507 r  u_des/des1/inst_des2/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.345     0.838    result_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         1.283     2.121 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.121    result[7]
    A20                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.895ns  (logic 1.326ns (34.059%)  route 2.568ns (65.941%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.700    -0.471    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.426 r  u_des/des1/inst_des2/result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.380     0.954    result_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.255     2.209 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.209    result[0]
    AA8                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.920ns  (logic 1.339ns (34.170%)  route 2.580ns (65.830%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.784    -0.386    u_des/des1/inst_des2/clk_out1
    SLICE_X43Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.341 r  u_des/des1/inst_des2/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.307     0.966    result_OBUF[4]
    AA2                  OBUF (Prop_obuf_I_O)         1.268     2.234 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.234    result[4]
    AA2                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.924ns  (logic 1.323ns (33.709%)  route 2.602ns (66.291%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.826    -0.344    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  u_des/des1/inst_des2/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.287     0.987    result_OBUF[3]
    AA3                  OBUF (Prop_obuf_I_O)         1.252     2.239 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.239    result[3]
    AA3                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.989ns  (logic 1.307ns (32.770%)  route 2.682ns (67.230%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.685 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.196    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.170 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.761    -0.409    u_des/des1/inst_des2/clk_out1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.364 r  u_des/des1/inst_des2/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.432     1.068    result_OBUF[1]
    AA7                  OBUF (Prop_obuf_I_O)         1.236     2.304 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.304    result[1]
    AA7                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.612ns  (logic 4.709ns (44.378%)  route 5.903ns (55.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.555     0.305    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478     0.783 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           1.004     1.786    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.323     2.109 r  u_des/des2/inst_des2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.967     3.076    u_des/des1/inst_des2/result[7]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.326     3.402 r  u_des/des1/inst_des2/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.933     7.335    result_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         3.582    10.917 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.917    result[7]
    A20                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 4.682ns (44.540%)  route 5.830ns (55.460%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.555     0.305    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478     0.783 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.861     1.644    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.323     1.967 r  u_des/des2/inst_des2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.085     3.052    u_des/des1/inst_des2/result[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.326     3.378 r  u_des/des1/inst_des2/result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.884     7.261    result_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         3.555    10.816 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.816    result[0]
    AA8                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 4.438ns (43.020%)  route 5.879ns (56.980%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.567     0.317    u_des/des2/inst_des1/clk_out2
    SLICE_X46Y43         FDRE                                         r  u_des/des2/inst_des1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.478     0.795 r  u_des/des2/inst_des1/result_reg[1]/Q
                         net (fo=1, routed)           0.942     1.737    u_des/des2/inst_des2/result_end_1[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.301     2.038 r  u_des/des2/inst_des2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.996     3.034    u_des/des1/inst_des2/result[1]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  u_des/des1/inst_des2/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.941     7.099    result_OBUF[1]
    AA7                  OBUF (Prop_obuf_I_O)         3.535    10.635 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.635    result[1]
    AA7                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.489ns (43.815%)  route 5.757ns (56.185%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.555     0.305    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478     0.783 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           1.004     1.786    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.295     2.081 r  u_des/des2/inst_des2/result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.979     3.060    u_des/des1/inst_des2/result[6]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.124     3.184 r  u_des/des1/inst_des2/result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.775     6.959    result_OBUF[6]
    A21                  OBUF (Prop_obuf_I_O)         3.592    10.551 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.551    result[6]
    A21                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.053ns  (logic 4.665ns (46.403%)  route 5.388ns (53.597%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.567     0.317    u_des/des2/inst_des1/clk_out2
    SLICE_X46Y43         FDRE                                         r  u_des/des2/inst_des1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.478     0.795 r  u_des/des2/inst_des1/result_reg[5]/Q
                         net (fo=1, routed)           0.924     1.719    u_des/des2/inst_des2/result_end_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.292     2.011 r  u_des/des2/inst_des2/result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.778     2.790    u_des/des1/inst_des2/result[5]
    SLICE_X44Y57         LUT5 (Prop_lut5_I3_O)        0.327     3.117 r  u_des/des1/inst_des2/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.685     6.802    result_OBUF[5]
    AA1                  OBUF (Prop_obuf_I_O)         3.568    10.370 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.370    result[5]
    AA1                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des2/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.915ns  (logic 4.410ns (44.478%)  route 5.505ns (55.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.567     0.317    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y49         FDRE                                         r  u_des/des2/inst_des2/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.419     0.736 r  u_des/des2/inst_des2/result_reg[4]/Q
                         net (fo=1, routed)           1.225     1.961    u_des/des2/inst_des2/result_end_2[4]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.299     2.260 r  u_des/des2/inst_des2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.604     2.864    u_des/des1/inst_des2/result[4]
    SLICE_X43Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.988 r  u_des/des1/inst_des2/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.676     6.664    result_OBUF[4]
    AA2                  OBUF (Prop_obuf_I_O)         3.568    10.232 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.232    result[4]
    AA2                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 4.682ns (47.930%)  route 5.087ns (52.070%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.555     0.305    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478     0.783 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.809     1.592    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.321     1.913 r  u_des/des2/inst_des2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.635     2.548    u_des/des1/inst_des2/result[3]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.332     2.880 r  u_des/des1/inst_des2/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643     6.523    result_OBUF[3]
    AA3                  OBUF (Prop_obuf_I_O)         3.551    10.074 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.074    result[3]
    AA3                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.444ns (47.570%)  route 4.898ns (52.430%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.555     0.305    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478     0.783 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.809     1.592    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.295     1.887 r  u_des/des2/inst_des2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.775     2.662    u_des/des1/inst_des2/result[2]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.786 r  u_des/des1/inst_des2/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.314     6.100    result_OBUF[2]
    AA6                  OBUF (Prop_obuf_I_O)         3.547     9.647 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.647    result[2]
    AA6                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.272ns (53.361%)  route 3.734ns (46.639%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.469     2.719 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.952    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    -3.013 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    -1.346    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.250 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.635     0.385    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     0.804 r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=1, routed)           0.436     1.240    u_des/des1/inst_des2/u_delay1/dout[0]
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.299     1.539 r  u_des/des1/inst_des2/u_delay1/result_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.298     4.837    result_valid_OBUF
    AB10                 OBUF (Prop_obuf_I_O)         3.554     8.391 r  result_valid_OBUF_inst/O
                         net (fo=0)                   0.000     8.391    result_valid
    AB10                                                              r  result_valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.481ns (52.721%)  route 1.328ns (47.279%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.593     0.672    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     0.800 r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=1, routed)           0.138     0.939    u_des/des1/inst_des2/u_delay1/dout[0]
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.037 r  u_des/des1/inst_des2/u_delay1/result_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.190     2.226    result_valid_OBUF
    AB10                 OBUF (Prop_obuf_I_O)         1.255     3.481 r  result_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    result_valid
    AB10                                                              r  result_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.479ns (48.130%)  route 1.593ns (51.870%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.563     0.642    u_des/des2/inst_des1/clk_out2
    SLICE_X44Y51         FDRE                                         r  u_des/des2/inst_des1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     0.783 r  u_des/des2/inst_des1/result_reg[2]/Q
                         net (fo=1, routed)           0.162     0.945    u_des/des2/inst_des2/result_end_1[2]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.045     0.990 r  u_des/des2/inst_des2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     1.272    u_des/des1/inst_des2/result[2]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.317 r  u_des/des1/inst_des2/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.150     2.467    result_OBUF[2]
    AA6                  OBUF (Prop_obuf_I_O)         1.248     3.714 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.714    result[2]
    AA6                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des2/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.554ns (47.194%)  route 1.739ns (52.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.564     0.643    u_des/des2/inst_des2/clk_out2
    SLICE_X40Y49         FDRE                                         r  u_des/des2/inst_des2/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.784 r  u_des/des2/inst_des2/result_reg[3]/Q
                         net (fo=1, routed)           0.206     0.990    u_des/des2/inst_des2/result_end_2[3]
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.049     1.039 r  u_des/des2/inst_des2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.246     1.285    u_des/des1/inst_des2/result[3]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.112     1.397 r  u_des/des1/inst_des2/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.287     2.684    result_OBUF[3]
    AA3                  OBUF (Prop_obuf_I_O)         1.252     3.936 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.936    result[3]
    AA3                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.559ns (47.186%)  route 1.745ns (52.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.562     0.641    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     0.789 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.216     1.005    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.103 r  u_des/des2/inst_des2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.223     1.326    u_des/des1/inst_des2/result[4]
    SLICE_X43Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.371 r  u_des/des1/inst_des2/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.307     2.678    result_OBUF[4]
    AA2                  OBUF (Prop_obuf_I_O)         1.268     3.946 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.946    result[4]
    AA2                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.307ns  (logic 1.524ns (46.071%)  route 1.784ns (53.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.565     0.644    u_des/des2/inst_des1/clk_out2
    SLICE_X45Y49         FDRE                                         r  u_des/des2/inst_des1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.785 r  u_des/des2/inst_des1/result_reg[6]/Q
                         net (fo=1, routed)           0.146     0.931    u_des/des2/inst_des2/result_end_1[6]
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.976 r  u_des/des2/inst_des2/result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.358     1.334    u_des/des1/inst_des2/result[6]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  u_des/des1/inst_des2/result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.280     2.659    result_OBUF[6]
    A21                  OBUF (Prop_obuf_I_O)         1.293     3.952 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.952    result[6]
    A21                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 1.551ns (45.298%)  route 1.874ns (54.702%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.563     0.642    u_des/des2/inst_des1/clk_out2
    SLICE_X45Y51         FDRE                                         r  u_des/des2/inst_des1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     0.783 r  u_des/des2/inst_des1/result_reg[0]/Q
                         net (fo=1, routed)           0.097     0.880    u_des/des2/inst_des2/result_end_1[0]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.048     0.928 r  u_des/des2/inst_des2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.397     1.325    u_des/des1/inst_des2/result[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.107     1.432 r  u_des/des1/inst_des2/result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.380     2.812    result_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.255     4.067 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    result[0]
    AA8                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/u_delay1/shift_reg_reg[33][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.624ns (47.070%)  route 1.827ns (52.930%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.562     0.641    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         FDRE                                         r  u_des/des2/u_delay1/shift_reg_reg[33][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     0.789 r  u_des/des2/u_delay1/shift_reg_reg[33][0]/Q
                         net (fo=8, routed)           0.216     1.005    u_des/des2/inst_des2/shift_reg_reg[33]_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.103 r  u_des/des2/inst_des2/result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.299     1.403    u_des/des1/inst_des2/result[5]
    SLICE_X44Y57         LUT5 (Prop_lut5_I3_O)        0.110     1.513 r  u_des/des1/inst_des2/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.311     2.824    result_OBUF[5]
    AA1                  OBUF (Prop_obuf_I_O)         1.268     4.092 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.092    result[5]
    AA1                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des1/result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.481ns  (logic 1.640ns (47.110%)  route 1.841ns (52.890%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.565     0.644    u_des/des2/inst_des1/clk_out2
    SLICE_X46Y48         FDRE                                         r  u_des/des2/inst_des1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     0.792 r  u_des/des2/inst_des1/result_reg[7]/Q
                         net (fo=1, routed)           0.146     0.938    u_des/des2/inst_des2/result_end_1[7]
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.102     1.040 r  u_des/des2/inst_des2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.351     1.391    u_des/des1/inst_des2/result[7]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.107     1.498 r  u_des/des1/inst_des2/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.345     2.842    result_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         1.283     4.125 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.125    result[7]
    A20                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_des/des2/inst_des2/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.646ns  (logic 1.490ns (40.880%)  route 2.155ns (59.120%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.237     1.487 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    -0.435 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     0.054    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.080 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.563     0.642    u_des/des2/inst_des2/clk_out2
    SLICE_X42Y45         FDRE                                         r  u_des/des2/inst_des2/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  u_des/des2/inst_des2/result_reg[1]/Q
                         net (fo=1, routed)           0.362     1.169    u_des/des2/inst_des2/result_end_2[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.214 r  u_des/des2/inst_des2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.361     1.574    u_des/des1/inst_des2/result[1]
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.619 r  u_des/des1/inst_des2/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.432     3.052    result_OBUF[1]
    AA7                  OBUF (Prop_obuf_I_O)         1.236     4.288 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.288    result[1]
    AA7                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    -0.990 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.428 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     0.388    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.527    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_in[7]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.062ns  (logic 1.478ns (24.381%)  route 4.584ns (75.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  text_in[7] (IN)
                         net (fo=0)                   0.000     0.000    text_in[7]
    AA9                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  text_in_IBUF[7]_inst/O
                         net (fo=2, routed)           4.584     6.062    u_des/des1/inst_des2/text_in_IBUF[7]
    SLICE_X42Y82         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.429    -1.554    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y82         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][31]/C

Slack:                    inf
  Source:                 key_in[5]
                            (input port)
  Destination:            u_des/des1/inst_des2/key_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.746ns  (logic 1.525ns (26.534%)  route 4.222ns (73.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  key_in[5] (IN)
                         net (fo=0)                   0.000     0.000    key_in[5]
    A13                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  key_in_IBUF[5]_inst/O
                         net (fo=2, routed)           4.222     5.746    u_des/des1/inst_des2/key_in_IBUF[4]
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.426    -1.557    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[5]/C

Slack:                    inf
  Source:                 text_in[4]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 1.498ns (26.333%)  route 4.190ns (73.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  text_in[4] (IN)
                         net (fo=0)                   0.000     0.000    text_in[4]
    AA21                 IBUF (Prop_ibuf_I_O)         1.498     1.498 r  text_in_IBUF[4]_inst/O
                         net (fo=2, routed)           4.190     5.687    u_des/des1/inst_des2/text_in_IBUF[4]
    SLICE_X42Y86         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.432    -1.551    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y86         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][55]/C

Slack:                    inf
  Source:                 key_in[7]
                            (input port)
  Destination:            u_des/des1/inst_des2/key_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.529ns (27.368%)  route 4.058ns (72.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  key_in[7] (IN)
                         net (fo=0)                   0.000     0.000    key_in[7]
    A11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  key_in_IBUF[7]_inst/O
                         net (fo=2, routed)           4.058     5.587    u_des/des1/inst_des2/key_in_IBUF[6]
    SLICE_X43Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.426    -1.557    u_des/des1/inst_des2/clk_out1
    SLICE_X43Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[7]/C

Slack:                    inf
  Source:                 text_in[5]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.539ns  (logic 1.485ns (26.819%)  route 4.053ns (73.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  text_in[5] (IN)
                         net (fo=0)                   0.000     0.000    text_in[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  text_in_IBUF[5]_inst/O
                         net (fo=2, routed)           4.053     5.539    u_des/des1/inst_des2/text_in_IBUF[5]
    SLICE_X47Y84         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.432    -1.551    u_des/des1/inst_des2/clk_out1
    SLICE_X47Y84         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][23]/C

Slack:                    inf
  Source:                 key_in[6]
                            (input port)
  Destination:            u_des/des1/inst_des2/key_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.532ns (28.422%)  route 3.859ns (71.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  key_in[6] (IN)
                         net (fo=0)                   0.000     0.000    key_in[6]
    A12                  IBUF (Prop_ibuf_I_O)         1.532     1.532 r  key_in_IBUF[6]_inst/O
                         net (fo=2, routed)           3.859     5.391    u_des/des1/inst_des2/key_in_IBUF[5]
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.426    -1.557    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[6]/C

Slack:                    inf
  Source:                 text_in[3]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.515ns (29.365%)  route 3.645ns (70.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  text_in[3] (IN)
                         net (fo=0)                   0.000     0.000    text_in[3]
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  text_in_IBUF[3]_inst/O
                         net (fo=2, routed)           3.645     5.161    u_des/des1/inst_des2/text_in_IBUF[3]
    SLICE_X43Y85         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.432    -1.551    u_des/des1/inst_des2/clk_out1
    SLICE_X43Y85         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][15]/C

Slack:                    inf
  Source:                 text_in[1]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.501ns (29.148%)  route 3.648ns (70.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  text_in[1] (IN)
                         net (fo=0)                   0.000     0.000    text_in[1]
    AB4                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  text_in_IBUF[1]_inst/O
                         net (fo=2, routed)           3.648     5.148    u_des/des1/inst_des2/text_in_IBUF[1]
    SLICE_X43Y83         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.430    -1.553    u_des/des1/inst_des2/clk_out1
    SLICE_X43Y83         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][7]/C

Slack:                    inf
  Source:                 text_in[6]
                            (input port)
  Destination:            u_des/des1/inst_des2/pipe_data_reg[0][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.504ns (29.687%)  route 3.563ns (70.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  text_in[6] (IN)
                         net (fo=0)                   0.000     0.000    text_in[6]
    AA10                 IBUF (Prop_ibuf_I_O)         1.504     1.504 r  text_in_IBUF[6]_inst/O
                         net (fo=2, routed)           3.563     5.067    u_des/des1/inst_des2/text_in_IBUF[6]
    SLICE_X42Y85         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.432    -1.551    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y85         FDRE                                         r  u_des/des1/inst_des2/pipe_data_reg[0][63]/C

Slack:                    inf
  Source:                 key_valid
                            (input port)
  Destination:            u_des/des1/inst_des2/key_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.482ns (29.559%)  route 3.531ns (70.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  key_valid (IN)
                         net (fo=0)                   0.000     0.000    key_valid
    AB9                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  key_valid_IBUF_inst/O
                         net (fo=14, routed)          3.531     5.013    u_des/des1/inst_des2/key_valid_IBUF
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.561    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.661 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.074    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.983 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        1.426    -1.557    u_des/des1/inst_des2/clk_out1
    SLICE_X42Y70         FDRE                                         r  u_des/des1/inst_des2/key_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[10][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.305ns (29.995%)  route 0.713ns (70.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.250     1.018    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X1Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[10][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X1Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[10][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.305ns (29.995%)  route 0.713ns (70.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.250     1.018    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X1Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X1Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[11][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[12][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.305ns (29.995%)  route 0.713ns (70.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.250     1.018    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X1Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X1Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[12][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[13][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.305ns (29.995%)  route 0.713ns (70.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.250     1.018    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X1Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X1Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[13][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.305ns (29.867%)  route 0.717ns (70.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.254     1.022    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X0Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[14][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.305ns (29.867%)  route 0.717ns (70.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.254     1.022    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X0Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[7][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[8][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.305ns (29.867%)  route 0.717ns (70.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.254     1.022    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X0Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[8][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[9][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.305ns (29.867%)  route 0.717ns (70.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.254     1.022    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X0Y6           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.866    -0.812    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[9][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[26][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.305ns (28.184%)  route 0.778ns (71.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.315     1.083    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X4Y5           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[26][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.864    -0.814    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X4Y5           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[26][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des1/inst_des2/u_delay1/shift_reg_reg[27][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.305ns (28.184%)  route 0.778ns (71.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.315     1.083    u_des/des1/inst_des2/u_delay1/rst_n
    SLICE_X4Y5           FDCE                                         f  u_des/des1/inst_des2/u_delay1/shift_reg_reg[27][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.240 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.707    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3809, routed)        0.864    -0.814    u_des/des1/inst_des2/u_delay1/clk_out1
    SLICE_X4Y5           FDCE                                         r  u_des/des1/inst_des2/u_delay1/shift_reg_reg[27][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_in[7]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.943ns  (logic 1.529ns (22.024%)  route 5.414ns (77.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( -0.290 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  key_in[7] (IN)
                         net (fo=0)                   0.000     0.000    key_in[7]
    A11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  key_in_IBUF[7]_inst/O
                         net (fo=2, routed)           5.414     6.943    u_des/des2/inst_des2/key_in_IBUF[6]
    SLICE_X43Y35         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.442    -0.290    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y35         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[7]/C

Slack:                    inf
  Source:                 key_in[5]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.772ns  (logic 1.525ns (22.516%)  route 5.247ns (77.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( -0.291 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  key_in[5] (IN)
                         net (fo=0)                   0.000     0.000    key_in[5]
    A13                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  key_in_IBUF[5]_inst/O
                         net (fo=2, routed)           5.247     6.772    u_des/des2/inst_des2/key_in_IBUF[4]
    SLICE_X42Y34         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.441    -0.291    u_des/des2/inst_des2/clk_out2
    SLICE_X42Y34         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[5]/C

Slack:                    inf
  Source:                 key_in[6]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.532ns (22.660%)  route 5.230ns (77.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( -0.291 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  key_in[6] (IN)
                         net (fo=0)                   0.000     0.000    key_in[6]
    A12                  IBUF (Prop_ibuf_I_O)         1.532     1.532 r  key_in_IBUF[6]_inst/O
                         net (fo=2, routed)           5.230     6.762    u_des/des2/inst_des2/key_in_IBUF[5]
    SLICE_X42Y34         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.441    -0.291    u_des/des2/inst_des2/clk_out2
    SLICE_X42Y34         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[6]/C

Slack:                    inf
  Source:                 key_in[2]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 1.524ns (24.750%)  route 4.633ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( -0.285 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  key_in[2] (IN)
                         net (fo=0)                   0.000     0.000    key_in[2]
    A17                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  key_in_IBUF[2]_inst/O
                         net (fo=2, routed)           4.633     6.157    u_des/des2/inst_des2/key_in_IBUF[1]
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.447    -0.285    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[2]/C

Slack:                    inf
  Source:                 key_in[4]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.536ns (25.655%)  route 4.451ns (74.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( -0.285 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  key_in[4] (IN)
                         net (fo=0)                   0.000     0.000    key_in[4]
    A14                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  key_in_IBUF[4]_inst/O
                         net (fo=2, routed)           4.451     5.987    u_des/des2/inst_des2/key_in_IBUF[3]
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.447    -0.285    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[4]/C

Slack:                    inf
  Source:                 key_in[3]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.764ns  (logic 1.525ns (26.458%)  route 4.239ns (73.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( -0.285 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key_in[3] (IN)
                         net (fo=0)                   0.000     0.000    key_in[3]
    A16                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  key_in_IBUF[3]_inst/O
                         net (fo=2, routed)           4.239     5.764    u_des/des2/inst_des2/key_in_IBUF[2]
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.447    -0.285    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[3]/C

Slack:                    inf
  Source:                 key_in[1]
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.646ns  (logic 1.530ns (27.102%)  route 4.116ns (72.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( -0.285 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  key_in[1] (IN)
                         net (fo=0)                   0.000     0.000    key_in[1]
    A18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  key_in_IBUF[1]_inst/O
                         net (fo=2, routed)           4.116     5.646    u_des/des2/inst_des2/key_in_IBUF[0]
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.447    -0.285    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[1]/C

Slack:                    inf
  Source:                 text_valid
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 1.535ns (29.361%)  route 3.692ns (70.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( -0.214 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  text_valid (IN)
                         net (fo=0)                   0.000     0.000    text_valid
    B14                  IBUF (Prop_ibuf_I_O)         1.535     1.535 r  text_valid_IBUF_inst/O
                         net (fo=2, routed)           3.692     5.227    u_des/des2/inst_des2/u_delay1/text_valid
    SLICE_X1Y8           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.518    -0.214    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X1Y8           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[0][0]/C

Slack:                    inf
  Source:                 decrypt
                            (input port)
  Destination:            u_des/des2/u_delay1/shift_reg_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.518ns (30.620%)  route 3.439ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( -0.295 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  decrypt (IN)
                         net (fo=0)                   0.000     0.000    decrypt
    E19                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  decrypt_IBUF_inst/O
                         net (fo=2, routed)           3.439     4.957    u_des/des2/u_delay1/decrypt_IBUF
    SLICE_X42Y51         SRLC32E                                      r  u_des/des2/u_delay1/shift_reg_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.438    -0.295    u_des/des2/u_delay1/clk_out2
    SLICE_X42Y51         SRLC32E                                      r  u_des/des2/u_delay1/shift_reg_reg[31][0]_srl32/CLK

Slack:                    inf
  Source:                 key_valid
                            (input port)
  Destination:            u_des/des2/inst_des2/key_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.482ns (31.384%)  route 3.240ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( -0.285 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  key_valid (IN)
                         net (fo=0)                   0.000     0.000    key_valid
    AB9                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  key_valid_IBUF_inst/O
                         net (fo=14, routed)          3.240     4.721    u_des/des2/inst_des2/key_valid_IBUF
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         1.399     2.649 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.811    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    -3.411 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    -1.824    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.733 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        1.447    -0.285    u_des/des2/inst_des2/clk_out2
    SLICE_X43Y43         FDRE                                         r  u_des/des2/inst_des2/key_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_in[3]
                            (input port)
  Destination:            u_des/des2/inst_des2/pipe_data_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.283ns (27.255%)  route 0.755ns (72.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 0.398 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  text_in[3] (IN)
                         net (fo=0)                   0.000     0.000    text_in[3]
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  text_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.755     1.038    u_des/des2/inst_des2/text_in_IBUF[3]
    SLICE_X42Y16         FDRE                                         r  u_des/des2/inst_des2/pipe_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.826     0.398    u_des/des2/inst_des2/clk_out2
    SLICE_X42Y16         FDRE                                         r  u_des/des2/inst_des2/pipe_data_reg[0][15]/C

Slack:                    inf
  Source:                 text_in[2]
                            (input port)
  Destination:            u_des/des2/inst_des2/pipe_data_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.285ns (27.395%)  route 0.754ns (72.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 0.397 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  text_in[2] (IN)
                         net (fo=0)                   0.000     0.000    text_in[2]
    AB3                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  text_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.754     1.039    u_des/des2/inst_des2/text_in_IBUF[2]
    SLICE_X46Y18         FDRE                                         r  u_des/des2/inst_des2/pipe_data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.825     0.397    u_des/des2/inst_des2/clk_out2
    SLICE_X46Y18         FDRE                                         r  u_des/des2/inst_des2/pipe_data_reg[0][47]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[26][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[26][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[26][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[27][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[27][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[27][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[28][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[28][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[28][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[29][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[29][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[29][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[30][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[30][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[30][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[32][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[32][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[32][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.305ns (28.297%)  route 0.774ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.436 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB20                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    u_des/des1/inst_des2/u_delay1/rst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  u_des/des1/inst_des2/u_delay1/shift_reg[0][0]_i_1/O
                         net (fo=68, routed)          0.311     1.079    u_des/des2/inst_des2/u_delay1/shift_reg_reg[31][0]_0
    SLICE_X5Y5           FDCE                                         f  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 f  
    P15                                               0.000     1.250 f  clk (IN)
                         net (fo=0)                   0.000     1.250    clk_inst/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.425     1.675 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.155    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    -0.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    -0.457    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.428 r  clk_inst/inst/clkout2_buf/O
                         net (fo=3800, routed)        0.864     0.436    u_des/des2/inst_des2/u_delay1/clk_out2
    SLICE_X5Y5           FDCE                                         r  u_des/des2/inst_des2/u_delay1/shift_reg_reg[33][0]/C





