$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module top $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 & c $end
  $var wire  1 % carry_in $end
  $var wire  1 ' carry_out $end
  $scope module tb_full_adder $end
   $var wire  1 ( a $end
   $var wire  1 ) b $end
   $var wire  1 + c $end
   $var wire  1 * carry_in $end
   $var wire  1 , carry_out $end
   $scope module uut_full_adder $end
    $var wire  1 - a $end
    $var wire  1 . b $end
    $var wire  1 0 c $end
    $var wire  1 / carry_in $end
    $var wire  1 1 carry_out $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
#1
1%
1&
1*
1+
1/
10
#2
1$
0%
1)
0*
1.
0/
#3
1%
0&
1'
1*
0+
1,
1/
00
11
#4
1#
0$
0%
1&
0'
1(
0)
0*
1+
0,
1-
0.
0/
10
01
#5
1%
0&
1'
1*
0+
1,
1/
00
11
#6
1$
0%
1)
0*
1.
0/
#7
1%
1&
1*
1+
1/
10
#8
#9
