<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="exporter-version" content="Evernote Mac 7.12 (457936)"/><meta name="altitude" content="170.2705535888672"/><meta name="author" content="chinibottle@gmail.com"/><meta name="created" content="2018-02-22 20:11:31 +0000"/><meta name="latitude" content="32.84291429236894"/><meta name="longitude" content="-96.78269062067764"/><meta name="source" content="desktop.mac"/><meta name="updated" content="2018-02-27 20:13:43 +0000"/><title>Lecture 10</title></head><body><div><div>Review</div><ol start="1"><li>static pipeline=&gt; instructions are issued to the pipeline in program order</li><li>5 stage pipeline hazard: </li><ol><li>RAW:</li><ol><li>stall</li><li>forwarding</li></ol><li>WAR</li><li>WAW</li></ol><li>Branches: </li><ol><li>calculate target address=&gt;ID</li><li>branch comparison=&gt;EX</li><li>predict branches are NOT TAKEN</li></ol><li>Precise Exception</li></ol><div><br/></div></div><div><ol start="1"><li>Out of order completion: Floating point instruction may take longer to execute</li><ol><li>in book: FP instruction finish in 5 clock cycles. Integer still have 1 stage execution</li><li><span style="color: rgb(255, 38, 0);">Figure 3.8</span></li><ol><li>After ID, there is a branch to lead the way to FP or Integer</li></ol><li>Characteristics:</li><ol><li>ID: decide if this FP or Integer</li><li>still have RAW hazard, we can still use stall</li><li>Forwarding:</li><ol><li>Integer: Logic, Integer Arithmetic, Load/Store, Branch, Jump (from MEM or WB)</li><li>FP: forward FP to EX stage to do with Integer (from MEM or WB)</li></ol></ol><li>E.g. how does pipeline deal with hazard in every cycle =&gt; <span style="color: rgb(255, 38, 0);">Video</span></li><ol><li>Structural hazard will happen when 2 FP use the same register =&gt; stall, add more or take turn</li></ol></ol><li>Summary to Out-of-order pipe:</li><ol><li>need more forwarding path</li><li>have more stalls in ID</li><li>need to look for WAW because the things we are waiting on take longer</li><li>need to look for structured hazard where writing to FP reg.file</li></ol></ol><div><br/></div></div><div><br/></div><div><ol start="1"><li>Diversified pipeline: <span style="color: rgb(255, 38, 0);">Video</span></li></ol><div><br/></div></div><div><ol start="1"><li>LATENCY=&gt; is the number of clocks that an immediately following dependent instruction needs to wait in ID to avoid a RAW hazard</li><ol><li>Integer ALU: 0 latency</li><li>Load: 1 latency</li><li>FP operation: 4 latency</li><li>=&gt; number of cycles spent in execution</li></ol><li>Initiation interval=&gt; the minimum number of cycles between issuing 2 instructions of the same type to the execution units</li><ol><li>If the functional units are pipelined the initiation interval is 1</li><ol><li>Integer ALU: 1 </li><li>Load: 1</li><li>FP operation: 1 (5 if no pipe) </li></ol></ol><li>FP divide op is hard to pipe, so 24 latency and 25 initiation interval</li></ol></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div></body></html>