// Seed: 3696198389
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5
    , id_8,
    output tri0 id_6
);
  assign id_8[1'b0] = id_8;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input  tri0 id_4,
    input  wor  id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_0,
      id_3,
      id_3
  );
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
endmodule
