<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p115" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_115{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_115{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_115{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_115{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t5_115{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_115{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_115{left:430px;bottom:979px;letter-spacing:-0.13px;}
#t8_115{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_115{left:523px;bottom:958px;letter-spacing:-0.12px;}
#ta_115{left:523px;bottom:941px;letter-spacing:-0.11px;}
#tb_115{left:523px;bottom:924px;letter-spacing:-0.11px;}
#tc_115{left:523px;bottom:903px;letter-spacing:-0.12px;}
#td_115{left:523px;bottom:886px;letter-spacing:-0.11px;}
#te_115{left:523px;bottom:869px;letter-spacing:-0.12px;}
#tf_115{left:82px;bottom:845px;letter-spacing:-0.16px;}
#tg_115{left:139px;bottom:845px;letter-spacing:-0.16px;}
#th_115{left:190px;bottom:845px;letter-spacing:-0.14px;}
#ti_115{left:430px;bottom:845px;letter-spacing:-0.14px;}
#tj_115{left:523px;bottom:845px;letter-spacing:-0.11px;}
#tk_115{left:705px;bottom:844px;}
#tl_115{left:710px;bottom:845px;letter-spacing:-0.13px;}
#tm_115{left:82px;bottom:820px;letter-spacing:-0.17px;}
#tn_115{left:139px;bottom:820px;letter-spacing:-0.16px;}
#to_115{left:190px;bottom:820px;letter-spacing:-0.14px;}
#tp_115{left:430px;bottom:820px;letter-spacing:-0.13px;}
#tq_115{left:523px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_115{left:82px;bottom:796px;letter-spacing:-0.17px;}
#ts_115{left:139px;bottom:796px;letter-spacing:-0.16px;}
#tt_115{left:190px;bottom:796px;letter-spacing:-0.15px;}
#tu_115{left:430px;bottom:796px;letter-spacing:-0.13px;}
#tv_115{left:523px;bottom:796px;letter-spacing:-0.12px;}
#tw_115{left:523px;bottom:774px;letter-spacing:-0.12px;}
#tx_115{left:523px;bottom:758px;letter-spacing:-0.11px;}
#ty_115{left:523px;bottom:741px;letter-spacing:-0.11px;}
#tz_115{left:523px;bottom:719px;letter-spacing:-0.12px;}
#t10_115{left:523px;bottom:703px;letter-spacing:-0.11px;}
#t11_115{left:523px;bottom:686px;letter-spacing:-0.12px;}
#t12_115{left:82px;bottom:661px;letter-spacing:-0.16px;}
#t13_115{left:139px;bottom:661px;letter-spacing:-0.15px;}
#t14_115{left:190px;bottom:661px;letter-spacing:-0.15px;}
#t15_115{left:430px;bottom:661px;letter-spacing:-0.15px;}
#t16_115{left:523px;bottom:661px;letter-spacing:-0.11px;}
#t17_115{left:523px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_115{left:523px;bottom:619px;letter-spacing:-0.12px;}
#t19_115{left:82px;bottom:594px;letter-spacing:-0.17px;}
#t1a_115{left:139px;bottom:594px;letter-spacing:-0.16px;}
#t1b_115{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t1c_115{left:430px;bottom:594px;letter-spacing:-0.14px;}
#t1d_115{left:523px;bottom:594px;letter-spacing:-0.11px;}
#t1e_115{left:523px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_115{left:523px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_115{left:523px;bottom:535px;letter-spacing:-0.12px;}
#t1h_115{left:82px;bottom:510px;letter-spacing:-0.17px;}
#t1i_115{left:139px;bottom:510px;letter-spacing:-0.17px;}
#t1j_115{left:190px;bottom:510px;letter-spacing:-0.15px;}
#t1k_115{left:430px;bottom:510px;letter-spacing:-0.13px;}
#t1l_115{left:523px;bottom:510px;letter-spacing:-0.12px;}
#t1m_115{left:523px;bottom:493px;letter-spacing:-0.12px;}
#t1n_115{left:523px;bottom:472px;letter-spacing:-0.12px;}
#t1o_115{left:82px;bottom:448px;letter-spacing:-0.17px;}
#t1p_115{left:139px;bottom:448px;letter-spacing:-0.17px;}
#t1q_115{left:190px;bottom:448px;letter-spacing:-0.14px;}
#t1r_115{left:430px;bottom:448px;letter-spacing:-0.13px;}
#t1s_115{left:523px;bottom:448px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1t_115{left:523px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_115{left:523px;bottom:405px;letter-spacing:-0.12px;}
#t1v_115{left:82px;bottom:380px;letter-spacing:-0.17px;}
#t1w_115{left:139px;bottom:380px;letter-spacing:-0.16px;}
#t1x_115{left:190px;bottom:380px;letter-spacing:-0.15px;}
#t1y_115{left:430px;bottom:380px;letter-spacing:-0.14px;}
#t1z_115{left:523px;bottom:380px;letter-spacing:-0.11px;}
#t20_115{left:523px;bottom:364px;letter-spacing:-0.1px;}
#t21_115{left:523px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_115{left:523px;bottom:321px;letter-spacing:-0.11px;}
#t23_115{left:82px;bottom:296px;letter-spacing:-0.17px;}
#t24_115{left:139px;bottom:296px;letter-spacing:-0.16px;}
#t25_115{left:190px;bottom:296px;letter-spacing:-0.14px;}
#t26_115{left:430px;bottom:296px;letter-spacing:-0.13px;}
#t27_115{left:523px;bottom:296px;letter-spacing:-0.11px;}
#t28_115{left:523px;bottom:279px;letter-spacing:-0.1px;}
#t29_115{left:523px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2a_115{left:523px;bottom:237px;letter-spacing:-0.12px;}
#t2b_115{left:82px;bottom:212px;letter-spacing:-0.17px;}
#t2c_115{left:139px;bottom:212px;letter-spacing:-0.17px;}
#t2d_115{left:190px;bottom:212px;letter-spacing:-0.14px;}
#t2e_115{left:430px;bottom:212px;letter-spacing:-0.13px;}
#t2f_115{left:523px;bottom:212px;letter-spacing:-0.11px;}
#t2g_115{left:523px;bottom:195px;letter-spacing:-0.1px;}
#t2h_115{left:523px;bottom:174px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_115{left:523px;bottom:153px;letter-spacing:-0.12px;}
#t2j_115{left:88px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2k_115{left:168px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2l_115{left:392px;bottom:1068px;letter-spacing:0.12px;}
#t2m_115{left:475px;bottom:1068px;letter-spacing:0.12px;}
#t2n_115{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2o_115{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2p_115{left:223px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2q_115{left:452px;bottom:1028px;letter-spacing:-0.13px;}
#t2r_115{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2s_115{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2t_115{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_115{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_115{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_115{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_115{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_115{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_115{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts115" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg115Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg115" style="-webkit-user-select: none;"><object width="935" height="1210" data="115/115.svg" type="image/svg+xml" id="pdf115" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_115" class="t s1_115">Vol. 4 </span><span id="t2_115" class="t s1_115">2-99 </span>
<span id="t3_115" class="t s2_115">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_115" class="t s3_115">412H </span><span id="t5_115" class="t s3_115">1042 </span><span id="t6_115" class="t s3_115">IA32_MC4_ADDR </span><span id="t7_115" class="t s3_115">Core </span><span id="t8_115" class="t s3_115">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t9_115" class="t s3_115">The MSR_MC4_ADDR register is either not </span>
<span id="ta_115" class="t s3_115">implemented or contains no address if the ADDRV flag </span>
<span id="tb_115" class="t s3_115">in the MSR_MC4_STATUS register is clear. </span>
<span id="tc_115" class="t s3_115">When not implemented in the processor, all reads and </span>
<span id="td_115" class="t s3_115">writes to this MSR will cause a general-protection </span>
<span id="te_115" class="t s3_115">exception. </span>
<span id="tf_115" class="t s3_115">414H </span><span id="tg_115" class="t s3_115">1044 </span><span id="th_115" class="t s3_115">IA32_MC5_CTL </span><span id="ti_115" class="t s3_115">Package </span><span id="tj_115" class="t s3_115">See Section 16.3.2.1, “IA32_MC</span><span id="tk_115" class="t s4_115">i</span><span id="tl_115" class="t s3_115">_CTL MSRs.” </span>
<span id="tm_115" class="t s3_115">415H </span><span id="tn_115" class="t s3_115">1045 </span><span id="to_115" class="t s3_115">IA32_MC5_STATUS </span><span id="tp_115" class="t s3_115">Package </span><span id="tq_115" class="t s3_115">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tr_115" class="t s3_115">416H </span><span id="ts_115" class="t s3_115">1046 </span><span id="tt_115" class="t s3_115">IA32_MC5_ADDR </span><span id="tu_115" class="t s3_115">Package </span><span id="tv_115" class="t s3_115">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tw_115" class="t s3_115">The MSR_MC4_ADDR register is either not </span>
<span id="tx_115" class="t s3_115">implemented or contains no address if the ADDRV flag </span>
<span id="ty_115" class="t s3_115">in the MSR_MC4_STATUS register is clear. </span>
<span id="tz_115" class="t s3_115">When not implemented in the processor, all reads and </span>
<span id="t10_115" class="t s3_115">writes to this MSR will cause a general-protection </span>
<span id="t11_115" class="t s3_115">exception. </span>
<span id="t12_115" class="t s3_115">480H </span><span id="t13_115" class="t s3_115">1152 </span><span id="t14_115" class="t s3_115">IA32_VMX_BASIC </span><span id="t15_115" class="t s3_115">Core </span><span id="t16_115" class="t s3_115">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t17_115" class="t s3_115">See Table 2-2. </span>
<span id="t18_115" class="t s3_115">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t19_115" class="t s3_115">481H </span><span id="t1a_115" class="t s3_115">1153 </span><span id="t1b_115" class="t s3_115">IA32_VMX_PINBASED_CTLS </span><span id="t1c_115" class="t s3_115">Core </span><span id="t1d_115" class="t s3_115">Capability Reporting Register of Pin-Based </span>
<span id="t1e_115" class="t s3_115">VM-Execution Controls (R/O) </span>
<span id="t1f_115" class="t s3_115">See Table 2-2. </span>
<span id="t1g_115" class="t s3_115">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1h_115" class="t s3_115">482H </span><span id="t1i_115" class="t s3_115">1154 </span><span id="t1j_115" class="t s3_115">IA32_VMX_PROCBASED_CTLS </span><span id="t1k_115" class="t s3_115">Core </span><span id="t1l_115" class="t s3_115">Capability Reporting Register of Primary Processor- </span>
<span id="t1m_115" class="t s3_115">Based VM-Execution Controls (R/O) </span>
<span id="t1n_115" class="t s3_115">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1o_115" class="t s3_115">483H </span><span id="t1p_115" class="t s3_115">1155 </span><span id="t1q_115" class="t s3_115">IA32_VMX_EXIT_CTLS </span><span id="t1r_115" class="t s3_115">Core </span><span id="t1s_115" class="t s3_115">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t1t_115" class="t s3_115">See Table 2-2. </span>
<span id="t1u_115" class="t s3_115">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t1v_115" class="t s3_115">484H </span><span id="t1w_115" class="t s3_115">1156 </span><span id="t1x_115" class="t s3_115">IA32_VMX_ENTRY_CTLS </span><span id="t1y_115" class="t s3_115">Core </span><span id="t1z_115" class="t s3_115">Capability Reporting Register of VM-Entry Controls </span>
<span id="t20_115" class="t s3_115">(R/O) </span>
<span id="t21_115" class="t s3_115">See Table 2-2. </span>
<span id="t22_115" class="t s3_115">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="t23_115" class="t s3_115">485H </span><span id="t24_115" class="t s3_115">1157 </span><span id="t25_115" class="t s3_115">IA32_VMX_MISC </span><span id="t26_115" class="t s3_115">Core </span><span id="t27_115" class="t s3_115">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t28_115" class="t s3_115">(R/O) </span>
<span id="t29_115" class="t s3_115">See Table 2-2. </span>
<span id="t2a_115" class="t s3_115">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="t2b_115" class="t s3_115">486H </span><span id="t2c_115" class="t s3_115">1158 </span><span id="t2d_115" class="t s3_115">IA32_VMX_CR0_FIXED0 </span><span id="t2e_115" class="t s3_115">Core </span><span id="t2f_115" class="t s3_115">Capability Reporting Register of CR0 Bits Fixed to 0 </span>
<span id="t2g_115" class="t s3_115">(R/O) </span>
<span id="t2h_115" class="t s3_115">See Table 2-2. </span>
<span id="t2i_115" class="t s3_115">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t2j_115" class="t s5_115">Table 2-6. </span><span id="t2k_115" class="t s5_115">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2l_115" class="t s5_115">Processors </span><span id="t2m_115" class="t s5_115">(Contd.) </span>
<span id="t2n_115" class="t s6_115">Register </span>
<span id="t2o_115" class="t s6_115">Address </span><span id="t2p_115" class="t s6_115">Register Name / Bit Fields </span><span id="t2q_115" class="t s6_115">Scope </span><span id="t2r_115" class="t s6_115">Bit Description </span>
<span id="t2s_115" class="t s6_115">Hex </span><span id="t2t_115" class="t s6_115">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
