{"vcs1":{"timestamp_begin":1750915607.030164135, "rt":0.29, "ut":0.17, "st":0.06}}
{"vcselab":{"timestamp_begin":1750915607.383207149, "rt":0.21, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1750915607.642408557, "rt":0.09, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750915606.718048421}
{"VCS_COMP_START_TIME": 1750915606.718048421}
{"VCS_COMP_END_TIME": 1750915607.965818189}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2562062}}
{"stitch_vcselab": {"peak_mem": 2562105}}
