// Seed: 134556320
`define pp_18 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    output id_11,
    output id_12,
    input logic id_13,
    output wor id_14,
    output wire id_15,
    input id_16,
    output id_17
);
  assign id_2[1] = 1;
  type_28(
      id_11, 1, 1
  );
  logic id_18 = 1 - 1'b0;
  assign id_14[1] = id_3;
  assign id_15[1] = 1 - 1;
  logic id_19;
  assign id_2[1] = id_4 ? 1 - id_1[1] : 1'b0;
  logic id_20;
  assign id_20 = 1'b0;
endmodule
