// Seed: 97960109
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
  id_3(
      -1
  );
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  uwire id_4 = -1;
  wire  id_5;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_0.id_4 = 0;
  wire id_8;
endmodule
