<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680326-A2" country="EP" doc-number="2680326" kind="A2" date="20140101" family-id="47749696" file-reference-id="283030" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549278" ucid="EP-2680326-A2"><document-id><country>EP</country><doc-number>2680326</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13156540-A" is-representative="YES"><document-id mxw-id="PAPP154823201" load-source="docdb" format="epo"><country>EP</country><doc-number>13156540</doc-number><kind>A</kind><date>20130225</date><lang>EN</lang></document-id><document-id mxw-id="PAPP180844582" load-source="docdb" format="original"><country>EP</country><doc-number>13156540.0</doc-number><date>20130225</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140448391" ucid="JP-2012146031-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012146031</doc-number><kind>A</kind><date>20120628</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1900024618" load-source="docdb">H01L  33/38        20100101AFI20160819BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900027406" load-source="docdb">H01L  33/40        20100101ALI20160819BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900031292" load-source="docdb">H01L  33/62        20100101ALN20160819BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2032823895" load-source="docdb" scheme="CPC">H01L  33/405       20130101 FI20150807BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2032828422" load-source="docdb" scheme="CPC">H01L  33/36        20130101 LI20150807BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2032831861" load-source="docdb" scheme="CPC">H01L  33/387       20130101 LI20150807BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117096188" load-source="docdb" scheme="CPC">H01L2924/0002      20130101 LA20150113BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117097982" load-source="docdb" scheme="CPC">H01L  33/382       20130101 LI20150113BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117098781" load-source="docdb" scheme="CPC">H01L2224/13        20130101 LA20150113BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117101041" load-source="docdb" scheme="CPC">H01L  33/62        20130101 LA20150113BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991318409" load-source="docdb" scheme="CPC">H01L  33/60        20130101 LI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180318" lang="DE" load-source="patent-office">Lichtemittierendes Halbleiterbauelement</invention-title><invention-title mxw-id="PT132180319" lang="EN" load-source="patent-office">Semiconductor light emitting device</invention-title><invention-title mxw-id="PT132180320" lang="FR" load-source="patent-office">Dispositif électroluminescent semi-conducteur</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130921" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918134132" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>TOSHIBA KK</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918164146" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KABUSHIKI KAISHA TOSHIBA</last-name></addressbook></applicant><applicant mxw-id="PPAR918988574" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>KABUSHIKI KAISHA TOSHIBA</last-name><iid>100154277</iid><address><street>1-1, Shibaura 1-chome, Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918136688" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>AKIMOTO YOSUKE</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918164903" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>AKIMOTO, YOSUKE</last-name></addressbook></inventor><inventor mxw-id="PPAR918989971" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>AKIMOTO, YOSUKE</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918134483" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SUGIZAKI YOSHIAKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918147193" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SUGIZAKI, YOSHIAKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918985002" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SUGIZAKI, YOSHIAKI</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918171601" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>KOJIMA AKIHIRO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918158234" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>KOJIMA, AKIHIRO</last-name></addressbook></inventor><inventor mxw-id="PPAR918988932" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>KOJIMA, AKIHIRO</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918161235" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>SHIMADA MIYOKO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918135788" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>SHIMADA, MIYOKO</last-name></addressbook></inventor><inventor mxw-id="PPAR918980076" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>SHIMADA, MIYOKO</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918167309" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>TOMIZAWA HIDEYUKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918138818" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>TOMIZAWA, HIDEYUKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918980893" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>TOMIZAWA, HIDEYUKI</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918168905" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>FURUYAMA HIDETO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918145169" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>FURUYAMA, HIDETO</last-name></addressbook></inventor><inventor mxw-id="PPAR918991710" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>FURUYAMA, HIDETO</last-name><address><street>c/o Intellectual Property Division, Toshiba Corporation 1-1, Shibaura 1-chome Minato-ku</street><city>Tokyo</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918989455" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>HOFFMANN EITLE</last-name><iid>100061036</iid><address><street>Patent- und Rechtsanwälte Arabellastrasse 4</street><city>81925 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548857178" load-source="docdb">AL</country><country mxw-id="DS548803842" load-source="docdb">AT</country><country mxw-id="DS548857180" load-source="docdb">BE</country><country mxw-id="DS548858251" load-source="docdb">BG</country><country mxw-id="DS548839335" load-source="docdb">CH</country><country mxw-id="DS548876570" load-source="docdb">CY</country><country mxw-id="DS548803843" load-source="docdb">CZ</country><country mxw-id="DS548857181" load-source="docdb">DE</country><country mxw-id="DS548876571" load-source="docdb">DK</country><country mxw-id="DS548876576" load-source="docdb">EE</country><country mxw-id="DS548853237" load-source="docdb">ES</country><country mxw-id="DS548858252" load-source="docdb">FI</country><country mxw-id="DS548858253" load-source="docdb">FR</country><country mxw-id="DS548857182" load-source="docdb">GB</country><country mxw-id="DS548876577" load-source="docdb">GR</country><country mxw-id="DS548857183" load-source="docdb">HR</country><country mxw-id="DS548803844" load-source="docdb">HU</country><country mxw-id="DS548839336" load-source="docdb">IE</country><country mxw-id="DS548857184" load-source="docdb">IS</country><country mxw-id="DS548858582" load-source="docdb">IT</country><country mxw-id="DS548876578" load-source="docdb">LI</country><country mxw-id="DS548802741" load-source="docdb">LT</country><country mxw-id="DS548803845" load-source="docdb">LU</country><country mxw-id="DS548802742" load-source="docdb">LV</country><country mxw-id="DS548802743" load-source="docdb">MC</country><country mxw-id="DS548855926" load-source="docdb">MK</country><country mxw-id="DS548855927" load-source="docdb">MT</country><country mxw-id="DS548857185" load-source="docdb">NL</country><country mxw-id="DS548858583" load-source="docdb">NO</country><country mxw-id="DS548802745" load-source="docdb">PL</country><country mxw-id="DS548839337" load-source="docdb">PT</country><country mxw-id="DS548857186" load-source="docdb">RO</country><country mxw-id="DS548839338" load-source="docdb">RS</country><country mxw-id="DS548802746" load-source="docdb">SE</country><country mxw-id="DS548839339" load-source="docdb">SI</country><country mxw-id="DS548858584" load-source="docdb">SK</country><country mxw-id="DS548802747" load-source="docdb">SM</country><country mxw-id="DS548876579" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669948" lang="EN" load-source="patent-office"><p id="pa01" num="0001">According to one embodiment, a semiconductor light emitting device includes a first semiconductor layer, a light emitting layer, a second semiconductor layer, a p-side electrode, a plurality of n-side electrodes, a first insulating film, a p-side interconnect unit, and an n-side interconnect unit. The p-side interconnect unit is provided on the first insulating film to connect to the p-side electrode through a first via piercing the first insulating film. The n-side interconnect unit is provided on the first insulating film to commonly connect to the plurality of n-side electrodes through a second via piercing the first insulating film. The plurality of n-side regions is separated from each other without being linked at the second surface. The p-side region is provided around each of the n-side regions at the second surface.
<img id="iaf01" file="imgaf001.tif" wi="78" he="102" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499321" lang="EN" source="EPO" load-source="docdb"><p>According to one embodiment, a semiconductor light emitting device includes a first semiconductor layer, a light emitting layer, a second semiconductor layer, a p-side electrode, a plurality of n-side electrodes, a first insulating film, a p-side interconnect unit, and an n-side interconnect unit. The p-side interconnect unit is provided on the first insulating film to connect to the p-side electrode through a first via piercing the first insulating film. The n-side interconnect unit is provided on the first insulating film to commonly connect to the plurality of n-side electrodes through a second via piercing the first insulating film. The plurality of n-side regions is separated from each other without being linked at the second surface. The p-side region is provided around each of the n-side regions at the second surface.</p></abstract><description mxw-id="PDES63955378" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><u>FIELD</u></heading><p id="p0001" num="0001">Embodiments described herein relate generally to a semiconductor light emitting device.</p><heading id="h0002"><u>BACKGROUND</u></heading><p id="p0002" num="0002">A structure is known in which a p-side electrode and an n-side electrode formed on a surface of a semiconductor layer that includes a light emitting layer are on the side opposite to the light extraction surface. In this structure, the degrees of freedom of the configurations and layout of the electrodes are high because the electrodes do not impede the light extraction from the light extraction surface. An appropriate design of the configurations and layout of the electrodes is necessary because the configurations and layout of the electrodes affect the electrical characteristics and the luminous efficiency.</p><heading id="h0003"><u>BRIEF DESCRIPTION OF THE DRAWINGS</u></heading><p id="p0003" num="0003"><ul><li><figref idrefs="f0001">FIG. 1</figref> is a schematic plan view of a semiconductor light emitting device of a first embodiment;</li><li><figref idrefs="f0002">FIG. 2</figref> is the A-A' cross-sectional view of <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0003">FIG. 3</figref> is the B-B' cross-sectional view of <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0004 f0005 f0006 f0007 f0008">FIG. 4 to FIG. 8</figref> are schematic plan views showing a method for manufacturing the semiconductor light emitting device of the first embodiment;</li><li><figref idrefs="f0009 f0010">FIG. 9A to FIG. 10B</figref> are schematic cross-sectional views showing a method for manufacturing the semiconductor light emitting device of the first embodiment;</li><li><figref idrefs="f0011">FIG. 11</figref> is a schematic cross-sectional view of another semiconductor light emitting device of the first embodiment;</li><li><figref idrefs="f0012">FIG. 12</figref> is a schematic plan view of a semiconductor light emitting device of a second embodiment;</li><li><figref idrefs="f0013">FIG. 13</figref> is the C-C' cross-sectional view of <figref idrefs="f0012">FIG. 12</figref>;</li><li><figref idrefs="f0014">FIG. 14</figref> is the D-D' cross-sectional view of <figref idrefs="f0012">FIG. 12</figref>;</li><li><figref idrefs="f0015 f0016 f0017">FIG. 15 to FIG. 17</figref> are schematic plan views showing a method for manufacturing the semiconductor light emitting device of the second embodiment;<!-- EPO <DP n="2"> --></li><li><figref idrefs="f0018 f0019">FIG. 18A to FIG. 19B</figref> are schematic cross-sectional views showing a method for manufacturing the semiconductor light emitting device of the second embodiment;</li><li><figref idrefs="f0020">FIG. 20</figref> is a schematic cross-sectional view of another semiconductor light emitting device of the second embodiment;</li><li><figref idrefs="f0021 f0022 f0023 f0024 f0025 f0026 f0027 f0028 f0029 f0030 f0031 f0032">FIG. 21A to FIG. 32B</figref> are schematic views showing a method for manufacturing the semiconductor light emitting device of the third embodiment;</li><li><figref idrefs="f0033 f0034">FIG. 33A to FIG. 34B</figref> are schematic views showing a method for manufacturing the semiconductor light emitting device of the fourth embodiment;</li><li><figref idrefs="f0035">FIG. 35</figref> is a schematic plan view of another semiconductor light emitting device of the third, fourth and fifth embodiments;</li><li><figref idrefs="f0036 f0037 f0038 f0039 f0040 f0041 f0042 f0043 f0044 f0045 f0046 f0047">FIG. 36A to FIG. 47B</figref> are schematic views showing a method for manufacturing the semiconductor light emitting device of the fifth embodiment;</li><li><figref idrefs="f0048">FIG. 48</figref> is a schematic cross-sectional view of a semiconductor light emitting device of a sixth embodiment;</li><li><figref idrefs="f0049 f0050">FIG. 49A to FIG. 50C</figref> are schematic plan views of the semiconductor light emitting device of the sixth embodiment;</li><li><figref idrefs="f0051">FIGS. 51A to 51D</figref> are schematic plan views of a semiconductor light emitting device of a seventh embodiment; and</li><li><figref idrefs="f0052">FIGS. 52A to 52D</figref> are schematic plan views of another semiconductor light emitting device of the third embodiment.</li></ul></p><heading id="h0004"><u>DETAILED DESCRIPTION</u></heading><p id="p0004" num="0004">According to one embodiment, a semiconductor light emitting device includes a first semiconductor layer, a light emitting layer, a second semiconductor layer, a p-side electrode, a plurality of n-side electrodes, a first insulating film, a p-side interconnect unit, and an n-side interconnect unit. The first semiconductor layer has a first surface and a second surface opposite to the first surface. The second surface has a p-side region and a plurality of n-side regions. The light emitting layer<!-- EPO <DP n="3"> --> is provided on the p-side region. The second semiconductor layer is provided on the light emitting layer. The p-side electrode is provided on the second semiconductor layer. The plurality of n-side electrodes is provided respectively on the plurality of n-side regions. The first insulating film is provided on the p-side electrode and on the n-side electrodes. The p-side interconnect unit is provided on the first insulating film to connect to the p-side electrode through a first via piercing the first insulating film. The n-side interconnect unit is provided on the first insulating film to commonly connect to the plurality of n-side electrodes through a second via piercing the first insulating film. The plurality of n-side regions is separated from each other without being linked at the second surface. The p-side region is provided around each of the n-side regions at the second surface.</p><p id="p0005" num="0005">Embodiments will now be described with reference to the drawings. Similar components in the drawings are marked with like reference numerals.</p><heading id="h0005">First embodiment</heading><p id="p0006" num="0006"><figref idrefs="f0001">FIG. 1</figref> is a schematic plan view of a semiconductor light emitting device 1 of the first embodiment.</p><p id="p0007" num="0007"><figref idrefs="f0002">FIG. 2</figref> is the A-A' cross-sectional view of <figref idrefs="f0001">FIG. 1</figref>.</p><p id="p0008" num="0008"><figref idrefs="f0003">FIG. 3</figref> is the B-B' cross-sectional view of <figref idrefs="f0001">FIG. 1</figref>.</p><p id="p0009" num="0009"><figref idrefs="f0001">FIG. 1</figref> shows a second surface side which is the side opposite to a first surface 15a of a semiconductor layer 15 and shows the planar layout of the components other than the insulating films and the resin layers.</p><p id="p0010" num="0010">As shown in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, the semiconductor light emitting device 1 includes the semiconductor layer 15. The semiconductor layer 15 includes a first semiconductor layer 11, a second semiconductor layer 12, and a light emitting layer 13. The first semiconductor layer 11, the second semiconductor layer 12, and the light emitting layer 13 are nitride semiconductors of In<i><sub>x</sub></i>Al<i><sub>y</sub></i>Ga<sub>1-<i>x-y</i></sub>N (0≤<i>x</i>≤1, 0≤<i>y</i>≤1, and <i>x</i>+<i>y</i>≤1). "Nitride semiconductor" further includes components including<!-- EPO <DP n="4"> --> an impurity added to control the conductivity type.</p><p id="p0011" num="0011">The first semiconductor layer 11 has the first surface 15a and the second surface provided on the side opposite to the first surface 15a. The second surface has a p-side region 14a and n-side regions 14b. The first semiconductor layer 11 includes, for example, a foundation buffer layer and an n-type GaN layer.</p><p id="p0012" num="0012">The light emitting layer (the active layer) 13 is provided on the p-side region 14a at the second surface of the first semiconductor layer 11. The light emitting layer 13 has, for example, an InGaN multiple quantum well structure in which multiple pairs of an InGaN well layer and a GaN or InGaN barrier layer are stacked and emits blue light, violet light, bluish-violet light, ultraviolet light, etc.</p><p id="p0013" num="0013">The second semiconductor layer 12 including a p-type GaN layer is provided on the light emitting layer 13. The light emitting layer 13 is provided between the first semiconductor layer 11 and the second semiconductor layer 12. The light emitting layer 13 and the second semiconductor layer 12 are not provided in the n-side regions 14b at the second surface of the first semiconductor layer 11.</p><p id="p0014" num="0014">The n-side regions 14b are formed by the front surface of the first semiconductor layer 11 being exposed by selectively removing a portion of the light emitting layer 13 and the second semiconductor layer 12 formed on the entire surface of the second surface of the first semiconductor layer 11.</p><p id="p0015" num="0015">The first surface 15a of the first semiconductor layer 11 functions as the main extraction surface of the light; and the light emitted by the light emitting layer 13 is emitted outside the semiconductor layer 15 mainly from the first surface 15a. The p-side electrode, the n-side electrodes, the p-side interconnect unit, and the n-side interconnect unit described below are provided on the side opposite to the first surface 15a.</p><p id="p0016" num="0016">A p-side electrode 16a is provided on the second semiconductor layer 12. The p-side electrode 16a has an ohmic contact with the second semiconductor layer 12. N-side<!-- EPO <DP n="5"> --> electrodes 17a are provided in the n-side regions 14b at the second surface of the first semiconductor layer 11. The n-side electrodes 17a have ohmic contacts with the first semiconductor layer 11.</p><p id="p0017" num="0017">The p-side electrode 16a and the n-side electrodes 17a are provided on the same surface side which is the side opposite to the first surface 15a which is the main light extraction surface of the semiconductor layer 15; the p-side electrode 16a is provided on the region including the light emitting layer 13; and the n-side electrodes 17a are provided on the n-side regions 14b not including the light emitting layer 13.</p><p id="p0018" num="0018">A p-side pad 16b covering the p-side electrode 16a is provided on the front surface and the side surface of the p-side electrode 16a. The p-side electrode 16a includes a material having a high reflectance for the light emitted by the light emitting layer 13, e.g., Ag, a Ag alloy, etc. The p-side pad 16b includes a material that protects the p-side electrode 16a from corroding, e.g., Al, Ti, Ni, Au, etc.</p><p id="p0019" num="0019">N-side pads 17b covering the n-side electrodes 17a are provided on the front surfaces and the side surfaces of the n-side electrodes 17a. The n-side electrodes 17a include, for example, at least one selected from nickel (Ni), gold (Au), and rhodium (Rh) that is capable of forming an alloy with the gallium (Ga) included in the semiconductor layer 15. The n-side pads 17b include a material that protects the n-side electrodes 17a from corroding, e.g., Al, Ti, Ni, Au, etc.</p><p id="p0020" num="0020"><figref idrefs="f0004">FIG. 4</figref> shows the planar layout of the p-side region 14a, the n-side regions 14b, the p-side electrode 16a, the p-side pad 16b, the n-side electrodes 17a, and the n-side pads 17b on the second surface.</p><p id="p0021" num="0021">The multiple n-side regions 14b inside the p-side region 14a which is spread over the entire second surface are uniformly interspersed. Each of the n-side regions 14b is formed as, for example, a circular region. The multiple n-side regions 14b are separated from each other without being linked<!-- EPO <DP n="6"> --> at the second surface; and the p-side region 14a is provided around each of the n-side regions 14b at the second surface.</p><p id="p0022" num="0022">The n-side electrodes 17a are provided respectively on the multiple n-side regions 14b. The multiple n-side electrodes 17a are uniformly interspersed in a dot configuration or an island configuration on the second surface.</p><p id="p0023" num="0023">As shown in <figref idrefs="f0002">FIG. 2</figref>, the second semiconductor layer 12 is provided around each of the n-side electrodes 17a and n-side pads 17b. The n-side regions 14b of the first semiconductor layer 11, the n-side electrodes 17a provided on the n-side regions 14b, and the n-side pads 17b covering the n-side electrodes 17a are partitioned by the light emitting layer 13 and the second semiconductor layer 12 stacked on the light emitting layer 13 and are separated into a plurality on the second surface.</p><p id="p0024" num="0024">As shown in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, a first insulating film (hereinbelow, called simply the insulating film) 18 is provided on the second surface side of the semiconductor layer 15. The insulating film 18 covers the n-side regions 14b, the front surface of the second semiconductor layer 12, the side surface of the second semiconductor layer 12, the side surface of the light emitting layer 13, the p-side pad 16b, and the n-side pads 17b.</p><p id="p0025" num="0025">There are cases where another insulating film (e.g., a silicon oxide film) is provided between the insulating film 18 and the semiconductor layer 15. The insulating film 18 is, for example, a resin such as polyimide, etc., having excellent patternability of fine openings. Or, an inorganic film such as a silicon oxide film, a silicon nitride film, etc., may be used as the insulating film 18.</p><p id="p0026" num="0026">An n-side interconnect layer (a first n-side interconnect layer) 22 shown in <figref idrefs="f0002">FIG. 2</figref> and a p-side interconnect layer (a first p-side interconnect layer) 21 shown in <figref idrefs="f0003">FIG. 3</figref> are provided on the front surface of the insulating film 18 on the side opposite to the semiconductor layer 15.</p><p id="p0027" num="0027">As shown in <figref idrefs="f0002">FIG. 2</figref>, n-side vias 22a are provided<!-- EPO <DP n="7"> --> respectively on the n-side pads 17b by piercing the insulating film 18. The n-side interconnect layer 22 is electrically connected to each of the n-side pads 17b and n-side electrodes 17a by means of each of the n-side vias 22a.</p><p id="p0028" num="0028">As shown in <figref idrefs="f0003">FIG. 3</figref>, multiple p-side vias 21a are provided on the p-side pad 16b by piercing the insulating film 18. The p-side interconnect layer 21 is electrically connected to the p-side pad 16b and the p-side electrode 16a by means of the multiple first p-side vias 21a.</p><p id="p0029" num="0029"><figref idrefs="f0005">FIG. 5</figref> shows the planar layout of the n-side vias 22a and the p-side vias 21a; and <figref idrefs="f0006">FIG. 6</figref> is a plan view in which the n-side interconnect layers 22 and the p-side interconnect layers 21 are overlaid on <figref idrefs="f0005">FIG. 5</figref>.</p><p id="p0030" num="0030">The multiple (in <figref idrefs="f0006">FIG. 6</figref>, e.g., three) n-side electrodes 17a provided to be separated on the second surface are connected respectively by means of the n-side vias 22a to one common n-side interconnect layer 22 extending in a first direction X in <figref idrefs="f0006">FIG. 6</figref>. As shown in <figref idrefs="f0002">FIG. 2</figref>, the one n-side interconnect layer 22 straddles above the p-side electrode 16a and the p-side pad 16b with the insulating film 18 interposed to commonly connect to the multiple n-side electrodes 17a.</p><p id="p0031" num="0031">The n-side interconnect layer 22 is multiply provided; and each of the n-side interconnect layers 22 extends in the first direction X in <figref idrefs="f0006">FIG. 6</figref>. The p-side interconnect layers 21 are provided in the region between the n-side interconnect layers 22 adjacent to each other in a second direction Y orthogonal to the first direction X.</p><p id="p0032" num="0032">The multiple n-side interconnect layers 22 and the multiple p-side interconnect layers 21 are arranged alternately to be separated from each other in the second direction Y on the insulating film 18.</p><p id="p0033" num="0033">As shown in <figref idrefs="f0002">FIG. 2</figref> and <figref idrefs="f0003">FIG. 3</figref>, an insulating film 41 is provided on the insulating film 18, on the n-side interconnect layers 22, and on the p-side interconnect layers 21. The insulating film 41 is a material similar to that of the insulating film 18 such as, for example, an inorganic insulating film such<!-- EPO <DP n="8"> --> as a silicon oxide film, a resin film such as polyimide, etc. The insulating film 41 covers the n-side interconnect layers 22 and the p-side interconnect layers 21.</p><p id="p0034" num="0034">An n-side interconnect layer (a second n-side interconnect layer) 32 and a p-side interconnect layer (a second p-side interconnect layer) 31 are provided on the insulating film 41.</p><p id="p0035" num="0035">As shown in <figref idrefs="f0002">FIG. 2</figref>, n-side vias 33 are provided on the n-side interconnect layers 22 by piercing the insulating film 41. The n-side interconnect layer 32 is electrically connected to the n-side interconnect layers 22 by means of the n-side vias 33.</p><p id="p0036" num="0036">As shown in <figref idrefs="f0003">FIG. 3</figref>, p-side vias 34 are provided on the p-side interconnect layers 21 by piercing the insulating film 41. The p-side interconnect layer 31 is electrically connected to the p-side interconnect layers 21 by means of the p-side vias 34.</p><p id="p0037" num="0037"><figref idrefs="f0007">FIG. 7</figref> shows the planar layout of the n-side vias 33 and the p-side vias 34; and <figref idrefs="f0008">FIG. 8</figref> is a plan view in which the n-side interconnect layer 32 and the p-side interconnect layer 31 are overlaid on <figref idrefs="f0007">FIG. 7</figref>.</p><p id="p0038" num="0038">One n-side via 33 is provided for one n-side interconnect layer 22. Accordingly, the multiple n-side vias 33 are arranged in the second direction Y to correspond to the number of the n-side interconnect layers 22.</p><p id="p0039" num="0039">One p-side via 34 is provided for one p-side interconnect layer 21. Accordingly, the multiple p-side vias 34 are arranged in the second direction Y to correspond to the number of the p-side interconnect layers 21.</p><p id="p0040" num="0040">The multiple n-side vias 33 and the multiple p-side vias 34 are provided to be divided into the left and right with respect to the center in the first direction X. In <figref idrefs="f0007">FIGS. 7</figref> and <figref idrefs="f0008">8</figref>, the n-side vias 33 are provided in the region on the left side of the center in the first direction X; and the p-side vias 34 are provided in the region on the right side of the center in the first direction X.</p><p id="p0041" num="0041">The n-side interconnect layer 32 spreads in the region on the left side of the center in the first direction X in <figref idrefs="f0008">FIG. 8</figref>. The<!-- EPO <DP n="9"> --> multiple n-side interconnect layers 22 are connected to one common n-side interconnect layer 32 by means of the n-side vias 33.</p><p id="p0042" num="0042">The p-side interconnect layer 31 spreads in the region on the right side of the center in the first direction X in <figref idrefs="f0008">FIG. 8</figref>. The multiple p-side interconnect layers 21 are connected to one common p-side interconnect layer 31 by means of the p-side vias 34.</p><p id="p0043" num="0043">The n-side interconnect layer 32 and the p-side interconnect layer 31 spread to be divided into the left and right with the same surface area with the center in the first direction X interposed. The n-side interconnect layer 32 and the p-side interconnect layer 31 are separated from each other on the insulating film 41.</p><p id="p0044" num="0044">As shown in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, a p-type metal pillar 23 is provided on the p-side interconnect layer 31. The p-side interconnect layers 21, the p-side interconnect layer 31, and the p-type metal pillar 23 are included in the p-side interconnect unit of the embodiment.</p><p id="p0045" num="0045">An n-side metal pillar 24 is provided on the n-side interconnect layer 32. The n-side interconnect layers 22, the n-side interconnect layer 32, and the n-side metal pillar 24 are included in the n-side interconnect unit of the embodiment.</p><p id="p0046" num="0046">For example, a resin layer 25 is stacked on the insulating film 41 as a second insulating film. The resin layer 25 covers the periphery of the n-side interconnect layer 32, the periphery of the n-side metal pillar 24, the periphery of the p-side interconnect layer 31, and the periphery of the p-type metal pillar 23. The resin layer 25 is filled between the p-side interconnect layer 31 and the n-side interconnect layer 32 and between the p-type metal pillar 23 and the n-side metal pillar 24.</p><p id="p0047" num="0047">The side surface of the p-type metal pillar 23 and the side surface of the n-side metal pillar 24 are covered with the resin layer 25. The surface of the p-type metal pillar 23 on the side opposite to the p-side interconnect layer 31 is exposed<!-- EPO <DP n="10"> --> from the resin layer 25 and functions as a p-side external terminal 23a. The surface of the n-side metal pillar 24 on the side opposite to the n-side interconnect layer 32 is exposed from the resin layer 25 and functions as an n-side external terminal 24a.</p><p id="p0048" num="0048">The p-side external terminal 23a and the n-side external terminal 24a are bonded to pads formed in a not-shown mounting substrate via solder, etc.</p><p id="p0049" num="0049">The distance between the p-side external terminal 23a and the n-side external terminal 24a exposed at the same surface (in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, the upper surface) of the resin layer 25 is greater than the distance between the p-side interconnect layer 31 and the n-side interconnect layer 32 on the insulating film 41. The distance between the p-side external terminal 23a and the n-side external terminal 24a is greater than the distance between the p-side interconnect layers 21 and the n-side interconnect layers 22 on the insulating film 18.</p><p id="p0050" num="0050">The p-side external terminal 23a and the n-side external terminal 24a are separated by a distance such that the p-side external terminal 23a and the n-side external terminal 24a are not shorted to each other by the solder when mounting to the mounting substrate.</p><p id="p0051" num="0051">The p-side interconnect layers 21 can be proximal to the n-side interconnect layers 22 to the limits of the processes; and the surface area of the p-side interconnect layer 31 can be increased. Also, the p-side interconnect layer 31 can be proximal to the n-side interconnect layer 32 to the limits of the processes. As a result, the surface area of the p-side interconnect layers 21 and the p-side interconnect layer 31 can be large; and the current distribution and the heat dissipation can be improved.</p><p id="p0052" num="0052">The surface area of the p-side interconnect layers 21 contacting the p-side pad 16b by means of the multiple p-side vias 21a is greater than the surface area of the n-side interconnect layers 22 contacting the n-side pads 17b by means of the multiple n-side vias 22a. Therefore, the current<!-- EPO <DP n="11"> --> distribution to the light emitting layer 13 can be improved; and the heat dissipation of the heat of the light emitting layer 13 can be improved.</p><p id="p0053" num="0053">The surface area of the n-side interconnect layers 22 spreading on the insulating film 18 is greater than the surface area where the n-side interconnect layers 22 connect to the n-side pads 17b by means of the n-side vias 22a.</p><p id="p0054" num="0054">According to the embodiment, a high light output can be obtained by the light emitting layer 13 spreading over the region that is larger than the n-side electrodes 17a. The n-side electrodes 17a provided in the n-side regions 14b that are narrower than the region including the light emitting layer 13 are drawn out to the side opposite to the light extraction surface (the first surface 15a) as the n-side interconnect layers 22 that have larger surface areas.</p><p id="p0055" num="0055">As shown in <figref idrefs="f0002">FIG. 2</figref>, the first semiconductor layer 11 is electrically connected to the n-side external terminal 24a via the n-side electrodes 17a, the n-side pads 17b, the n-side vias 22a, the n-side interconnect layers 22, the n-side vias 33, the n-side interconnect layer 32, and the n-side metal pillar 24.</p><p id="p0056" num="0056">As shown in <figref idrefs="f0003">FIG. 3</figref>, the second semiconductor layer 12 is electrically connected to the p-side external terminal 23a via the p-side electrode 16a, the p-side pad 16b, the p-side vias 21a, the p-side interconnect layers 21, the p-side vias 34, the p-side interconnect layer 31, and the p-type metal pillar 23.</p><p id="p0057" num="0057">The p-type metal pillar 23 is thicker than the p-side interconnect layers 21 and thicker than the p-side interconnect layer 31. The n-side metal pillar 24 is thicker than the n-side interconnect layers 22 and thicker than the n-side interconnect layer 32. The thicknesses of the p-type metal pillar 23, the n-side metal pillar 24, and the resin layer 25 are thicker than the semiconductor layer 15. Here, "thickness" refers to the thickness in the vertical direction in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>.</p><p id="p0058" num="0058">The thicknesses of the p-type metal pillar 23 and the n-side metal pillar 24 are thicker than the thickness of the chip which includes the semiconductor layer 15, the p-side electrode<!-- EPO <DP n="12"> --> 16a, the p-side pad 16b, the n-side electrodes 17a, and the n-side pads 17b. The aspect ratios (the ratios of the thickness to the planar size) of the metal pillars 23 and 24 are not limited to being 1 or more and may be smaller than 1. In other words, the thicknesses of the metal pillars 23 and 24 may be less than the planar sizes of the metal pillars 23 and 24.</p><p id="p0059" num="0059">According to the embodiment, even if the substrate used to form the semiconductor layer 15 is removed, the semiconductor layer 15 can be stably supported by the support body including the p-type metal pillar 23, the n-side metal pillar 24, and the resin layer 25; and the mechanical strength of the semiconductor light emitting device 1 can be increased.</p><p id="p0060" num="0060">Copper, gold, nickel, silver, etc., may be used as the materials of the p-side vias 21a, the p-side interconnect layers 21, the p-side vias 34, the p-side interconnect layer 31, the p-type metal pillar 23, the n-side vias 22a, the n-side interconnect layers 22, the n-side vias 33, the n-side interconnect layer 32, and the n-side metal pillar 24. Among these, good thermal conductivity, high migration resistance, and excellent adhesion with insulating materials are obtained when copper is used.</p><p id="p0061" num="0061">The resin layer 25 reinforces the p-type metal pillar 23 and the n-side metal pillar 24. It is desirable for the resin layer 25 to have a coefficient of thermal expansion near to or the same as that of the mounting substrate. Examples of such a resin layer 25 include, for example, an epoxy resin, a silicone resin, a fluorocarbon resin, etc.</p><p id="p0062" num="0062">The stress applied to the semiconductor layer 15 via the solder in the state in which the semiconductor light emitting device 1 is mounted to the mounting substrate via the p-side external terminal 23a and the n-side external terminal 24a can be relaxed by being absorbed by the p-type metal pillar 23 and the n-side metal pillar 24.</p><p id="p0063" num="0063">The substrate used when forming the semiconductor layer 15 is removed from the first surface 15a. Therefore, the semiconductor light emitting device 1 can be thinner.<!-- EPO <DP n="13"> --></p><p id="p0064" num="0064">As shown in <figref idrefs="f0011">FIG. 11</figref>, a phosphor layer 50 can be provided on the first surface 15a. The phosphor layer 50 includes a transparent resin 51 as a transparent medium and a phosphor 52 having a multiple particle configuration dispersed in the transparent resin 51.</p><p id="p0065" num="0065">The transparent resin 51 is transmissive to the light emitted by the light emitting layer 13 and the light emitted by the phosphor 52 and may include, for example, a silicone resin, an acrylic resin, a phenyl resin, etc.</p><p id="p0066" num="0066">The phosphor 52 is capable of absorbing the emitted light (the excitation light) of the light emitting layer 13 and emitting wavelength-converted light. Therefore, the semiconductor light emitting device of the embodiment is capable of emitting a mixed light of the light emitted by the light emitting layer 13 and the wavelength-converted light of the phosphor 52.</p><p id="p0067" num="0067">For example, white, lamp, etc., can be obtained as a mixed color of the blue light of the light emitting layer 13 which is the InGaN-based material and the yellow light which is the wavelength-converted light of the phosphor 52 in the case where the phosphor 52 is a yellow phosphor that emits yellow light. The phosphor layer 50 may have a configuration including multiple types of phosphors (e.g., a red phosphor that emits red light and a green phosphor that emits green light).</p><p id="p0068" num="0068">In the semiconductor light emitting device 1 of the embodiment, the p-side electrode 16a and the n-side electrodes 17a are provided on the second surface on the side opposite to the first surface 15a which is the main extraction surface of the light. Accordingly, the light extraction from the first surface 15a is not impeded by the electrodes. The p-side electrode 16a is provided on the region including the light emitting layer 13. The n-side electrodes 17a are provided on the first semiconductor layer 11 not including the light emitting layer 13.</p><p id="p0069" num="0069">According to the embodiment, the contact surface between the n-side electrodes 17a and the first semiconductor layer 11, i.e., the n-side regions 14b at the second surface of the first semiconductor layer 11, has a uniform disposition in<!-- EPO <DP n="14"> --> the second surface in a dot configuration. Therefore, a uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0070" num="0070">Holes are supplied from the p-side electrode 16a to the light emitting layer 13 via the contact surface between the p-side electrode 16a and the second semiconductor layer 12; and electrons are supplied from the n-side electrodes 17a to the light emitting layer 13 via the contact surface between the first semiconductor layer 11 and the n-side electrodes 17a. The current density of the light emitting layer 13 easily increases in the region proximal to the n-side electrodes 17a.</p><p id="p0071" num="0071">According to the embodiment, the p-side region 14a and the light emitting layer 13 exist completely around the n-side regions 14b and the n-side electrodes 17a. Accordingly, as schematically illustrated by the broken lines in <figref idrefs="f0004">FIG. 4</figref>, the current from one n-side electrode 17a can spread 360 degrees around the one n-side electrode 17a; and the current can be supplied efficiently to the entire region of the light emitting layer 13. Accordingly, according to the embodiment, the entire region of the light emitting layer 13 can be efficiently caused to emit light.</p><p id="p0072" num="0072">Although the multiple n-side electrodes 17a are separated from each other on the second surface of the first semiconductor layer 11, the multiple n-side electrodes 17a are connected to a common n-side interconnect unit on the side opposite to the light extraction surface (the first surface 15a) by which the mounting to the mounting substrate is performed. Therefore, the same potential can be provided to the multiple n-side electrodes 17a by a simple configuration without performing wire bonding to each of the multiple n-side electrodes 17a.</p><p id="p0073" num="0073">A method for manufacturing the semiconductor light emitting device 1 of the first embodiment will now be described with reference to <figref idrefs="f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIG. 4 to FIG. 10B</figref>.<!-- EPO <DP n="15"> --></p><p id="p0074" num="0074"><figref idrefs="f0009">FIG. 9A</figref> is the A-A' cross section of <figref idrefs="f0004">FIG. 4</figref>; and <figref idrefs="f0009">FIG. 9B</figref> is the B-B' cross section of <figref idrefs="f0004">FIG. 4</figref>.</p><p id="p0075" num="0075">The semiconductor layer 15 is formed on a substrate 10. First, the first semiconductor layer 11 is formed on the major surface of the substrate 10; the light emitting layer 13 is formed on the first semiconductor layer 11; and the second semiconductor layer 12 is formed on the light emitting layer 13.</p><p id="p0076" num="0076">Crystal growth of the semiconductor layer 15 which is a nitride semiconductor of In<i><sub>x</sub></i>Al<i><sub>y</sub></i>Ga<sub>1-<i>x-y</i></sub>N (0≤<i>x</i>≤1, 0≤<i>y</i>≤1, and <i>x</i>+<i>y</i>≤1) may be performed by, for example, MOCVD (metal organic chemical vapor deposition) on a sapphire substrate. Or, a silicon substrate may be used as the substrate 10.</p><p id="p0077" num="0077">The semiconductor layer 15 is formed on the entire surface of the substrate 10. Subsequently, a portion of the first semiconductor layer 11 is exposed by removing a portion of the light emitting layer 13 and the second semiconductor layer 12 as shown in <figref idrefs="f0009">FIG. 9A</figref> by, for example, RIE (Reactive Ion Etching) using a not-shown resist. The first semiconductor layer 11 is selectively exposed in a dot configuration or an island configuration.</p><p id="p0078" num="0078">The regions where the first semiconductor layer 11 is exposed are the n-side regions 14b which do not include the light emitting layer 13 and the second semiconductor layer 12. The region where the second semiconductor layer 12 and the light emitting layer 13 are left is the p-side region 14a.</p><p id="p0079" num="0079">The n-side electrodes 17a and the n-side pads 17b are formed on the n-side regions 14b. The p-side electrode 16a and the p-side pad 16b are formed on the front surface of the second semiconductor layer 12 of the p-side region 14a.</p><p id="p0080" num="0080">For example, a silicon nitride film and/or a silicon oxide film may be formed by CVD (chemical vapor deposition) as a passivation film on the end surface (the side surface) of the light emitting layer 13 between the p-side pad 16b and the n-side pads 17b.</p><p id="p0081" num="0081">Then, after covering all of the exposed portions on the major surface of the substrate 10 with the insulating film 18<!-- EPO <DP n="16"> --> shown in <figref idrefs="f0010">FIGS. 10A and 10B</figref>, first openings 18a and second openings 18b are made selectively in the insulating film 18 by patterning the insulating film 18 by etching. <figref idrefs="f0010">FIGS. 10A and 10B</figref> correspond to the cross sections of <figref idrefs="f0009">FIGS. 9A and 9B</figref>, respectively.</p><p id="p0082" num="0082">As shown in <figref idrefs="f0010">FIG. 10B</figref>, the first openings 18a are multiply formed; and each of the first openings 18a reaches the p-side pad 16b. As shown in <figref idrefs="f0010">FIG. 10A</figref>, the second openings 18b are made respectively on the multiple n-side pads 17b; and the second openings 18b respectively reach the n-side pads 17b.</p><p id="p0083" num="0083"><figref idrefs="f0010">FIG. 10A</figref> shows a cross section along the first direction X of <figref idrefs="f0004">FIG. 4</figref>; and the first openings 18a are not made on the p-side pad 16b between the n-side regions 14b adjacent to each other in the first direction X. Accordingly, the p-side vias 21a filled into the first openings 18a are not formed on the p-side pad 16b between the n-side regions 14b adjacent to each other in the first direction X.</p><p id="p0084" num="0084">An organic material such as, for example, photosensitive polyimide, benzocyclobutene, etc., may be used as the insulating film 18. In such a case, direct exposure and developing of the insulating film 18 are possible without using a resist.</p><p id="p0085" num="0085">Or, an inorganic film such as a silicon nitride film, a silicon oxide film, etc., may be used as the insulating film 18. In the case where the insulating film 18 is the inorganic film, the first openings 18a and the second openings 18b are made by etching after a resist formed on the insulating film 18 is patterned.</p><p id="p0086" num="0086">Then, Cu electroplating is performed using a not-shown metal film as a seed metal (a current path) after forming the metal film on the front surface of the insulating film 18, the inner walls (the side walls and the bottom portions) of the first openings 18a, and the inner walls (the side walls and the bottom portions) of the second openings 18b.</p><p id="p0087" num="0087">Thereby, as shown in <figref idrefs="f0002">FIGS. 2</figref>, <figref idrefs="f0003">3</figref>, and <figref idrefs="f0005">5</figref>, the p-side vias 21a are formed inside the first openings 18a; the n-side vias<!-- EPO <DP n="17"> --> 22a are formed inside the second openings 18b; and the p-side interconnect layers 21 and the n-side interconnect layers 22 are formed on the insulating film 18. The p-side vias 21a, the n-side vias 22a, the p-side interconnect layers 21, and the n-side interconnect layers 22 are made of, for example, a copper material formed simultaneously by plating using a not-shown plating resist.</p><p id="p0088" num="0088">Then, as shown in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, the insulating film 41 is formed on the p-side interconnect layers 21 and on the n-side interconnect layers 22. Continuing, similarly to the interconnect units of the first layer including the p-side vias 21a, the n-side vias 22a, the p-side interconnect layers 21, and the n-side interconnect layers 22 described above, the interconnect units of the second layer including the p-side vias 34, the n-side vias 33, the p-side interconnect layer 31, and the n-side interconnect layer 32 shown in <figref idrefs="f0002">FIGS. 2</figref>, <figref idrefs="f0003">3</figref>, <figref idrefs="f0007">7</figref>, and <figref idrefs="f0008">8</figref> are formed by Cu electroplating. Cu electroplating also is used to form the p-type metal pillar 23 on the p-side interconnect layer 31 and to form the n-side metal pillar 24 on the n-side interconnect layer 32.</p><p id="p0089" num="0089">After forming the p-type metal pillar 23 and the n-side metal pillar 24, the resin layer 25 is stacked on the insulating film 41. The resin layer 25 covers the p-side interconnect layer 31, the n-side interconnect layer 32, the p-type metal pillar 23, and the n-side metal pillar 24.</p><p id="p0090" num="0090">Then, the substrate 10 described above that is used to form the semiconductor layer 15 is removed. In the case where the substrate 10 is the sapphire substrate, the substrate 10 can be removed by, for example, laser lift-off. Specifically, laser light is irradiated from the back surface side of the substrate 10 toward the first semiconductor layer 11. The substrate 10 is transmissive to the laser light; and the laser light has a wavelength in the absorption region of the first semiconductor layer 11.</p><p id="p0091" num="0091">When the laser light reaches the interface between the substrate 10 and the first semiconductor layer 11, the first<!-- EPO <DP n="18"> --> semiconductor layer 11 proximal to the interface decomposes by absorbing the energy of the laser light. The first semiconductor layer 11 decomposes into gallium (Ga) and nitrogen gas. A micro gap is made between the substrate 10 and the first semiconductor layer 11 by this decomposition reaction; and the substrate 10 and the first semiconductor layer 11 separate.</p><p id="p0092" num="0092">The irradiation of the laser light is performed over the entire wafer by performing multiply for every set region; and the substrate 10 is removed.</p><p id="p0093" num="0093">In the case where the substrate 10 is the silicon substrate, the substrate 10 can be removed by etching.</p><p id="p0094" num="0094">Because the stacked body described above formed on the major surface of the substrate 10 is reinforced by the p-type metal pillar 23, the n-side metal pillar 24, and the resin layer 25 that are thicker than the semiconductor layer 15, it is possible to maintain the wafer state even in the case where there is no substrate 10.</p><p id="p0095" num="0095">The resin layer 25 and the metals included in the p-type metal pillar 23 and the n-side metal pillar 24 are materials more flexible than the semiconductor layer 15. The semiconductor layer 15 is supported by such a flexible support body. Therefore, destruction of the semiconductor layer 15 can be avoided even in the case where the large internal stress generated in the epitaxial growth of the semiconductor layer 15 on the substrate 10 is relieved all at once when peeling the substrate 10.</p><p id="p0096" num="0096">The first surface 15a of the semiconductor layer 15, from which the substrate 10 is removed, is cleaned. For example, the gallium (Ga) adhered to the first surface 15a is removed using dilute hydrofluoric acid, etc.</p><p id="p0097" num="0097">Subsequently, wet etching of the first surface 15a is performed using, for example, a KOH (potassium hydroxide) aqueous solution, TMAH (tetramethylammonium hydroxide), etc. Thereby, an unevenness is formed in the first surface 15a due to the difference of the etching rates that depend on the crystal<!-- EPO <DP n="19"> --> plane orientation. Or, the unevenness may be formed in the first surface 15a by performing etching after the patterning using the resist. The light extraction efficiency can be increased by the unevenness being formed in the first surface 15a.</p><p id="p0098" num="0098">If necessary, the phosphor layer 50 shown in <figref idrefs="f0011">FIG. 11</figref> is formed on the first surface 15a. The liquid transparent resin 51 into which the phosphor 52 is dispersed is thermally cured after being supplied onto the first surface 15a by a method such as, for example, printing, potting, molding, compression molding, etc.</p><p id="p0099" num="0099">Subsequently, singulation into the multiple semiconductor light emitting devices 1 is performed by cutting the stacked body recited above. For example, the cutting is performed using a dicing blade. Or, the cutting may be performed using laser irradiation.</p><p id="p0100" num="0100">The semiconductor light emitting device 1 that is singulated may have a single-chip structure including one semiconductor layer 15 or may have a multi-chip structure including multiple semiconductor layers 15.</p><p id="p0101" num="0101">Because each of the processes described above until the dicing is performed can be performed collectively in the wafer state, it is unnecessary to perform the interconnects and the packaging for every singulated individual device; and it becomes possible to drastically reduce the production costs. In other words, the interconnects and the packaging are already complete in the singulated state. Therefore, the productivity can be increased; and as a result, price reductions become easy.</p><heading id="h0006">Second embodiment</heading><p id="p0102" num="0102"><figref idrefs="f0012">FIG. 12</figref> is a schematic plan view of a semiconductor light emitting device 2 of a second embodiment.</p><p id="p0103" num="0103"><figref idrefs="f0013">FIG. 13</figref> is the C-C' cross-sectional view of <figref idrefs="f0012">FIG. 12</figref>.</p><p id="p0104" num="0104"><figref idrefs="f0014">FIG. 14</figref> is the D-D' cross-sectional view of <figref idrefs="f0012">FIG. 12</figref>.</p><p id="p0105" num="0105">The semiconductor light emitting device 2 of the second<!-- EPO <DP n="20"> --> embodiment also includes the semiconductor layer 15; and the semiconductor layer 15 includes the first semiconductor layer 11, the second semiconductor layer 12, and the light emitting layer 13 of In<i><sub>x</sub></i>Al<i><sub>y</sub></i>Ga<sub>1-<i>x-y</i></sub>N (0≤<i>x</i>≤1, 0≤<i>y</i>≤1, and x+<i>y</i>≤1).</p><p id="p0106" num="0106"><figref idrefs="f0012">FIG. 12</figref> shows the second surface side which is the side opposite to the first surface 15a of the semiconductor layer 15 and shows the planar layout of the components other than the insulating films and the resin layers.</p><p id="p0107" num="0107">In the second embodiment as well, the n-side electrodes 17a and the n-side pads 17b are provided on the n-side regions 14b of the first semiconductor layer 11 not including the light emitting layer 13 and the second semiconductor layer 12.</p><p id="p0108" num="0108">The light emitting layer 13 and the second semiconductor layer 12 are provided on the p-side region 14a which is the region of the second surface of the first semiconductor layer 11 other than the n-side regions 14b. The p-side electrode 16a and the p-side pad 16b are provided on the front surface of the second semiconductor layer 12.</p><p id="p0109" num="0109">According to the second embodiment, the planar layout of the n-side regions 14b, the n-side electrodes 17a provided on the n-side regions 14b, and the n-side pads 17b provided on the n-side regions 14b is different from that of the first embodiment.</p><p id="p0110" num="0110"><figref idrefs="f0015">FIG. 15</figref> shows the planar layout of the p-side region 14a, the n-side regions 14b, the p-side electrode 16a, the p-side pad 16b, the n-side electrodes 17a, and the n-side pads 17b on the second surface.</p><p id="p0111" num="0111">Multiple (in the illustrations, e.g., three) n-side regions 14b are uniformly disposed inside the p-side region 14a which is spread over the entire second surface. Each of the n-side regions 14b is formed as a region having, for example, a rectangular configuration. At the second surface, the multiple n-side regions 14b are separated from each other without being linked; and the p-side region 14a is provided around each of the n-side regions 14b.</p><p id="p0112" num="0112">The n-side electrodes 17a are provided respectively on<!-- EPO <DP n="21"> --> the multiple n-side regions 14b. The multiple n-side electrodes 17a are formed in rectangular configurations on the second surface.</p><p id="p0113" num="0113">As shown in <figref idrefs="f0013">FIG. 13</figref>, the second semiconductor layer 12 is provided around each of the n-side electrodes 17a and n-side pads 17b. The n-side regions 14b of the first semiconductor layer 11, the n-side electrodes 17a provided on the n-side regions 14b, and the n-side pads 17b covering the n-side electrodes 17a are partitioned by the light emitting layer 13 and the second semiconductor layer 12 stacked on the light emitting layer 13 and are separated into a plurality on the second surface.</p><p id="p0114" num="0114">As shown in <figref idrefs="f0013">FIGS. 13</figref> and <figref idrefs="f0014">14</figref>, the insulating film 18 is provided on the second surface side of the semiconductor layer 15. The insulating film 18 covers the n-side regions 14b, the front surface of the second semiconductor layer 12, the side surface of the second semiconductor layer 12, the side surface of the light emitting layer 13, the p-side pad 16b, and the n-side pads 17b.</p><p id="p0115" num="0115">There are cases where another insulating film (e.g., a silicon oxide film) is provided between the insulating film 18 and the semiconductor layer 15. The insulating film 18 is, for example, a resin such as polyimide, etc., having excellent patternability of fine openings. Or, an inorganic film such as a silicon oxide film, a silicon nitride film, etc., may be used as the insulating film 18.</p><p id="p0116" num="0116">The second embodiment differs from the first embodiment in that the p-side interconnect layer and the n-side interconnect layer having single-layer structures are provided on the insulating film 18. The n-side interconnect layer 32 and the p-side interconnect layer 31 are provided on the front surface of the insulating film 18 on the side opposite to the semiconductor layer 15.</p><p id="p0117" num="0117">As shown in <figref idrefs="f0013">FIGS. 13</figref> and <figref idrefs="f0016">16</figref>, the n-side vias 22a are provided respectively on the multiple n-side pads 17b by piercing the insulating film 18. The n-side interconnect layer<!-- EPO <DP n="22"> --> 32 is electrically connected to the n-side pads 17b and the n-side electrodes 17a by means of the n-side vias 22a.</p><p id="p0118" num="0118">As shown in <figref idrefs="f0014">FIGS. 14</figref> and <figref idrefs="f0016">16</figref>, the multiple p-side vias 21a are provided on the p-side pad 16b by piercing the insulating film 18. The p-side interconnect layer 31 is electrically connected to the p-side pad 16b and the p-side electrode 16a by means of the p-side vias 21a.</p><p id="p0119" num="0119"><figref idrefs="f0016">FIG. 16</figref> shows the planar layout of the n-side vias 22a and the p-side vias 21a; and <figref idrefs="f0017">FIG. 17</figref> is a plan view in which the n-side interconnect layer 32 and the p-side interconnect layer 31 are overlaid onto <figref idrefs="f0016">FIG. 16</figref>.</p><p id="p0120" num="0120">The n-side vias 22a and the p-side vias 21a are provided to be divided into the left and right with respect to the center in the first direction X. In <figref idrefs="f0016">FIGS. 16</figref> and <figref idrefs="f0017">17</figref>, the n-side vias 22a are provided in the region on the left side of the center in the first direction X; and the p-side vias 21a are provided in the region on the right side of the center in the first direction X.</p><p id="p0121" num="0121">The n-side interconnect layer 32 spreads in a region on the left side of the center in the first direction X in <figref idrefs="f0017">FIG. 17</figref>. The multiple n-side electrodes 17a are electrically connected respectively by means of the n-side vias 22a to one common n-side interconnect layer 32.</p><p id="p0122" num="0122">The p-side interconnect layer 31 spreads in a region on the right side of the center in the first direction X in <figref idrefs="f0017">FIG. 17</figref>. The p-side electrode 16a that spreads over the entire second surface other than the n-side regions 14b is electrically connected by means of the multiple p-side vias 21a to one common p-side interconnect layer 31.</p><p id="p0123" num="0123">The n-side interconnect layer 32 and the p-side interconnect layer 31 spread to be divided into the left and right with the same surface area with the center in the first direction X interposed. The n-side interconnect layer 32 and the p-side interconnect layer 31 are separated from each other on the insulating film 18.</p><p id="p0124" num="0124">As shown in <figref idrefs="f0012">FIGS. 12</figref>, <figref idrefs="f0013">13</figref>, and <figref idrefs="f0014">14</figref>, the p-type metal pillar 23 is provided on the p-side interconnect layer 31. The p-side<!-- EPO <DP n="23"> --> interconnect layer 31 and the p-type metal pillar 23 are included in the p-side interconnect unit of the embodiment. The n-side metal pillar 24 is provided on the n-side interconnect layer 32. The n-side interconnect layer 32 and the n-side metal pillar 24 are included in the n-side interconnect unit of the embodiment.</p><p id="p0125" num="0125">The resin layer 25 is stacked on the insulating film 18. The resin layer 25 covers the periphery of the n-side interconnect layer 32, the periphery of the n-side metal pillar 24, the periphery of the p-side interconnect layer 31, and the periphery of the p-type metal pillar 23. The resin layer 25 is filled between the p-side interconnect layer 31 and the n-side interconnect layer 32 and between the p-type metal pillar 23 and the n-side metal pillar 24.</p><p id="p0126" num="0126">The side surface of the p-type metal pillar 23 and the side surface of the n-side metal pillar 24 are covered with the resin layer 25. The surface of the p-type metal pillar 23 on the side opposite to the p-side interconnect layer 31 is exposed from the resin layer 25 and functions as the p-side external terminal 23a. The surface of the n-side metal pillar 24 on the side opposite to the n-side interconnect layer 32 is exposed from the resin layer 25 and functions as the n-side external terminal 24a.</p><p id="p0127" num="0127">The p-side external terminal 23a and the n-side external terminal 24a are bonded to pads formed in a not-shown mounting substrate via solder, etc.</p><p id="p0128" num="0128">The surface area of the p-side interconnect layer 31 contacting the p-side pad 16b by means of the multiple p-side vias 21a is greater than the surface area of the n-side interconnect layer 32 contacting the n-side pads 17b by means of the multiple n-side vias 22a. Therefore, the current distribution to the light emitting layer 13 can be improved; and the heat dissipation of the heat of the light emitting layer 13 can be improved.</p><p id="p0129" num="0129">The surface area of the n-side interconnect layer 32 spreading on the insulating film 18 is greater than the surface<!-- EPO <DP n="24"> --> area where the n-side interconnect layer 32 connects the n-side pads 17b by means of the n-side vias 22a.</p><p id="p0130" num="0130">According to the second embodiment, a high light output can be obtained by the light emitting layer 13 spreading over a region that is larger than the n-side electrodes 17a. Also, the n-side electrodes 17a provided in the n-side regions 14b that are narrower than the region including the light emitting layer 13 are drawn out to the side opposite to the light extraction surface (the first surface 15a) as the n-side interconnect layer 32 that has a larger surface area.</p><p id="p0131" num="0131">As shown in <figref idrefs="f0013">FIG. 13</figref>, the first semiconductor layer 11 is electrically connected to the n-side external terminal 24a via the n-side electrodes 17a, the n-side pads 17b, the n-side vias 22a, the n-side interconnect layer 32, and the n-side metal pillar 24.</p><p id="p0132" num="0132">As shown in <figref idrefs="f0014">FIG. 14</figref>, the second semiconductor layer 12 is electrically connected to the p-side external terminal 23a via the p-side electrode 16a, the p-side pad 16b, the p-side vias 21a, the p-side interconnect layer 31, and the p-type metal pillar 23.</p><p id="p0133" num="0133">The p-type metal pillar 23 is thicker than the p-side interconnect layer 21 and thicker than the p-side interconnect layer 31. The n-side metal pillar 24 is thicker than the n-side interconnect layers 22 and thicker than the n-side interconnect layer 32. The thicknesses of the p-type metal pillar 23, the n-side metal pillar 24, and the resin layers 25 are thicker than the semiconductor layer 15. The thicknesses of the p-type metal pillar 23 and the n-side metal pillar 24 are thicker than the thickness of the chip which includes the semiconductor layer 15, the p-side electrode 16a, the p-side pad 16b, the n-side electrodes 17a, and the n-side pads 17b.</p><p id="p0134" num="0134">According to the second embodiment, the semiconductor layer 15 can be stably supported by the support body including the p-type metal pillar 23, the n-side metal pillar 24, and the resin layer 25 even if the substrate used to form the semiconductor layer 15 is removed; and the mechanical<!-- EPO <DP n="25"> --> strength of the semiconductor light emitting device 1 can be increased.</p><p id="p0135" num="0135">The stress applied to the semiconductor layer 15 via the solder in the state in which the semiconductor light emitting device 2 is mounted to the mounting substrate via the p-side external terminal 23a and the n-side external terminal 24a can be relaxed by being absorbed by the p-type metal pillar 23 and the n-side metal pillar 24.</p><p id="p0136" num="0136">The substrate used when forming the semiconductor layer 15 is removed from the first surface 15a. Therefore, the semiconductor light emitting device 2 can be thinner.</p><p id="p0137" num="0137">As shown in <figref idrefs="f0020">FIG. 20</figref>, the phosphor layer 50 can be provided on the first surface 15a. The phosphor layer 50 includes the transparent resin 51 as a transparent medium and the phosphor 52 having a multiple particle configuration dispersed in the transparent resin 51.</p><p id="p0138" num="0138">The transparent resin 51 is transmissive to the light emitted by the light emitting layer 13 and the light emitted by the phosphor 52 and may include, for example, a silicone resin, an acrylic resin, a phenyl resin, etc.</p><p id="p0139" num="0139">The phosphor 52 is capable of absorbing the emitted light (the excitation light) of the light emitting layer 13 and emitting a wavelength-converted light. Therefore, the semiconductor light emitting device of the second embodiment is capable of emitting a mixed light of the light emitted by the light emitting layer 13 and the wavelength-converted light of the phosphor 52.</p><p id="p0140" num="0140">For example, white, lamp, etc., can be obtained as a mixed color of the blue light of the light emitting layer 13 which is the InGaN-based material and the yellow light which is the wavelength-converted light of the phosphor 52 in the case where the phosphor 52 is a yellow phosphor that emits yellow light. The phosphor layer 50 may have a configuration including multiple types of phosphors (e.g., a red phosphor that emits red light and a green phosphor that emits green light).</p><p id="p0141" num="0141">In the semiconductor light emitting device 2 of the<!-- EPO <DP n="26"> --> second embodiment, the p-side electrode 16a and the n-side electrodes 17a are provided on the second surface on the side opposite to the first surface 15a which is the main extraction surface of the light. Accordingly, the light extraction from the first surface 15a is not impeded by the electrodes. The p-side electrode 16a is provided on the region including the light emitting layer 13. The n-side electrodes 17a are provided on the first semiconductor layer 11 not including the light emitting layer 13.</p><p id="p0142" num="0142">According to the second embodiment, the contact surface between the n-side electrodes 17a and the first semiconductor layer 11, i.e., the n-side regions 14b at the second surface of the first semiconductor layer 11, have a uniform disposition in the second surface. Therefore, a uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0143" num="0143">In the second embodiment as well, the p-side region 14a and the light emitting layer 13 exist completely around the n-side regions 14b and the n-side electrodes 17a. Accordingly, the current spreads from one n-side electrode 17a to the entire peripheral region of the one n-side electrode 17a; and the current can be supplied efficiently to the entire region of the light emitting layer 13. Accordingly, according to the second embodiment, the entire region of the light emitting layer 13 can be efficiently caused to emit light.</p><p id="p0144" num="0144">Although the multiple n-side electrodes 17a are separated from each other on the second surface of the first semiconductor layer 11, the multiple n-side electrodes 17a are connected on the side opposite to the light extraction surface (the first surface 15a) to a common n-side interconnect unit by which the mounting to the mounting substrate is performed. Therefore, the same potential can be provided to the multiple n-side electrodes 17a by a simple configuration without performing wire bonding to each of the multiple n-side electrodes 17a.<!-- EPO <DP n="27"> --></p><p id="p0145" num="0145">A method for manufacturing the semiconductor light emitting device 2 of the second embodiment will now be described with reference to <figref idrefs="f0015 f0016 f0017 f0018 f0019">FIG. 15 to FIG. 19B</figref>.</p><p id="p0146" num="0146"><figref idrefs="f0018">FIG. 18A</figref> shows the C-C' cross section of <figref idrefs="f0015">FIG. 15</figref>; and <figref idrefs="f0018">FIG. 18B</figref> shows the D-D' cross section of <figref idrefs="f0015">FIG. 15</figref>.</p><p id="p0147" num="0147">Similarly to the first embodiment, the semiconductor layer 15 is formed on the entire surface of the substrate 10. Subsequently, a portion of the first semiconductor layer 11 is exposed by removing a portion of the light emitting layer 13 and the second semiconductor layer 12 as shown in <figref idrefs="f0018">FIG. 18A</figref> by, for example, RIE using a not-shown resist. The first semiconductor layer 11 is selectively exposed in a rectangular configuration.</p><p id="p0148" num="0148">The regions where the first semiconductor layer 11 is exposed are the n-side regions 14b which do not include the light emitting layer 13 and the second semiconductor layer 12. The region where the second semiconductor layer 12 and the light emitting layer 13 are left is the p-side region 14a.</p><p id="p0149" num="0149">The n-side electrodes 17a and the n-side pads 17b are formed on the n-side regions 14b. The p-side electrode 16a and the p-side pad 16b are formed on the front surface of the second semiconductor layer 12 of the p-side region 14a.</p><p id="p0150" num="0150">For example, a silicon nitride film and/or a silicon oxide film may be formed by CVD as a passivation film between the p-side pad 16b and the n-side pads 17b and/or on the end surface (the side surface) of the light emitting layer 13.</p><p id="p0151" num="0151">Then, after all of the exposed portions on the major surface of the substrate 10 are covered with the insulating film 18 shown in <figref idrefs="f0019">FIGS. 19A and 19B</figref>, the first openings 18a and the second openings 18b are made selectively in the insulating film 18 by patterning the insulating film 18 by etching. <figref idrefs="f0019">FIGS. 19A and 19B</figref> correspond to cross sections of <figref idrefs="f0018">FIGS. 18A and 18B</figref>, respectively.</p><p id="p0152" num="0152">As shown in <figref idrefs="f0019">FIG. 19B</figref>, the first openings 18a are multiply formed; and each of the first openings 18a reaches the p-side pad 16b. As shown in <figref idrefs="f0019">FIG. 19A</figref>, the second openings 18b are<!-- EPO <DP n="28"> --> made respectively on the multiple n-side pads 17b; and the second openings 18b respectively reach the n-side pads 17b.</p><p id="p0153" num="0153">Then, Cu electroplating is performed using a not-shown metal film as a seed metal (a current path) after forming the metal film on the front surface of the insulating film 18, the inner walls (the side walls and the bottom portions) of the first openings 18a, and the inner walls (the side walls and the bottom portions) of the second openings 18b.</p><p id="p0154" num="0154">Thereby, as shown in <figref idrefs="f0013">FIGS. 13</figref>, <figref idrefs="f0014">14</figref>, <figref idrefs="f0016">16</figref>, and <figref idrefs="f0017">17</figref>, the p-side vias 21a are formed inside the first openings 18a; the n-side vias 22a are formed inside the second openings 18b; and the p-side interconnect layer 31 and the n-side interconnect layer 32 are formed on the insulating film 18. The p-side vias 21a, the n-side vias 22a, the p-side interconnect layer 31, and the n-side interconnect layer 32 are made of, for example, a copper material formed simultaneously by plating using a not-shown plating resist.</p><p id="p0155" num="0155">Cu electroplating also is used to form the p-type metal pillar 23 on the p-side interconnect layer 31 and to form the n-side metal pillar 24 on the n-side interconnect layer 32.</p><p id="p0156" num="0156">After forming the p-type metal pillar 23 and the n-side metal pillar 24, the resin layer 25 is stacked on the insulating film 41. The resin layer 25 covers the p-side interconnect layer 31, the n-side interconnect layer 32, the p-type metal pillar 23, and the n-side metal pillar 24.</p><p id="p0157" num="0157">Then, the substrate 10 described above that is used to form the semiconductor layer 15 is removed. In the case where the substrate 10 is the sapphire substrate, the substrate 10 can be removed by, for example, laser lift-off. In the case where the substrate 10 is the silicon substrate, the substrate 10 can be removed by etching.</p><p id="p0158" num="0158">Because the stacked body described above formed on the major surface of the substrate 10 is reinforced by the p-type metal pillar 23, the n-side metal pillar 24, and the resin layer 25 that are thicker than the semiconductor layer 15, it is possible to maintain the wafer state even in the case where<!-- EPO <DP n="29"> --> there is no substrate 10.</p><p id="p0159" num="0159">The resin layer 25 and the metals included in the p-type metal pillar 23 and the n-side metal pillar 24 are materials more flexible than the semiconductor layer 15. The semiconductor layer 15 is supported by such a flexible support body. Therefore, destruction of the semiconductor layer 15 can be avoided even in the case where the large internal stress generated in the epitaxial growth of the semiconductor layer 15 on the substrate 10 is relieved all at once when peeling the substrate 10.</p><p id="p0160" num="0160">The first surface 15a of the semiconductor layer 15, from which the substrate 10 is removed, is cleaned. Subsequently, wet etching of the first surface 15a is performed using, for example, a KOH (potassium hydroxide) aqueous solution, TMAH (tetramethylammonium hydroxide), etc. Thereby, an unevenness is formed in the first surface 15a due to the difference of the etching rates that depend on the crystal plane orientation. Or, the unevenness may be formed in the first surface 15a by performing etching after the patterning using the resist. The light extraction efficiency can be increased by the unevenness being formed in the first surface 15a.</p><p id="p0161" num="0161">If necessary, the phosphor layer 50 shown in <figref idrefs="f0020">FIG. 20</figref> is formed on the first surface 15a. The liquid transparent resin 51 into which the phosphor 52 is dispersed is thermally cured after being supplied onto the first surface 15a by a method such as, for example, printing, potting, molding, compression molding, etc.</p><p id="p0162" num="0162">Subsequently, singulation into the multiple semiconductor light emitting devices 2 is performed by cutting the stacked body recited above. For example, cutting is performed using a dicing blade. Or, the cutting may be performed using laser irradiation.</p><p id="p0163" num="0163">The semiconductor light emitting device 1 that is singulated may have a single-chip structure including one semiconductor layer 15 or may have a multi-chip structure including multiple semiconductor layers 15.<!-- EPO <DP n="30"> --></p><p id="p0164" num="0164">Because each of the processes described above until the dicing is performed can be performed collectively in the wafer state, it is unnecessary to perform the interconnects and the packaging for every singulated individual device; and it becomes possible to drastically reduce the production costs. In other words, the interconnects and the packaging are already complete in the singulated state. Therefore, the productivity can be increased; and as a result, price reductions become easy.</p><p id="p0165" num="0165">In the embodiment described above, the p-side interconnect layer 31 and the n-side interconnect layer 32 may be bonded to the pads of the mounting substrate without providing the p-type metal pillar 23 and the n-side metal pillar 24.</p><p id="p0166" num="0166">The p-side interconnect layer 31 and the p-type metal pillar 23 are not limited to being separate entities; and the p-side interconnect layer 31 and the p-type metal pillar 23 may be provided as a single body by the same process. Similarly, the n-side interconnect layer 32 and the n-side metal pillar 24 are not limited to being separate entities; and the n-side interconnect layer 32 and the n-side metal pillar 24 may be provided as a single body by the same process.</p><heading id="h0007">Third embodiment</heading><p id="p0167" num="0167"><figref idrefs="f0032">FIG. 32A</figref> is a schematic plan view of a semiconductor light emitting device 3 of a third embodiment; and <figref idrefs="f0032">FIG. 32B</figref> is a schematic cross-sectional view of the semiconductor light emitting device 3 of the third embodiment.</p><p id="p0168" num="0168"><figref idrefs="f0032">FIG. 32A</figref> shows, for example, four semiconductor light emitting devices 3 singulated from the wafer state. <figref idrefs="f0032">FIG. 32B</figref> is the E-E' cross-sectional view of <figref idrefs="f0032">FIG. 32A</figref>.</p><p id="p0169" num="0169">Similarly to the first and second embodiments recited above, the semiconductor light emitting device 3 of the third embodiment includes the semiconductor layer 15. The semiconductor layer 15 includes the first semiconductor layer 11, the second semiconductor layer 12, and the light emitting<!-- EPO <DP n="31"> --> layer 13.</p><p id="p0170" num="0170">The first semiconductor layer 11 has the first surface 15a and the second surface provided on the side opposite to the first surface 15a. As shown in <figref idrefs="f0032">FIG. 32B</figref>, the second surface has a p-side region 80a and n-side regions 80b. The first semiconductor layer 11 includes, for example, a foundation buffer layer and an n-type GaN layer.</p><p id="p0171" num="0171">The light emitting layer (the active layer) 13 is provided on the p-side region 80a at the second surface of the first semiconductor layer 11. The light emitting layer 13 has, for example, an InGaN multiple quantum well structure in which multiple pairs of an InGaN well layer and a GaN or InGaN barrier layer are stacked and emits blue light, violet light, bluish-violet light, ultraviolet light, etc.</p><p id="p0172" num="0172">The second semiconductor layer 12 including a p-type GaN layer is provided on the light emitting layer 13. The light emitting layer 13 is provided between the first semiconductor layer 11 and the second semiconductor layer 12. The light emitting layer 13 and the second semiconductor layer 12 are not provided in the n-side regions 80b at the second surface of the first semiconductor layer 11.</p><p id="p0173" num="0173">The first surface 15a of the first semiconductor layer 11 functions as the main extraction surface of the light; and the light emitted by the light emitting layer 13 is emitted outside the semiconductor layer 15 mainly from the first surface 15a. A p-side electrode 62, n-side electrodes 61, and an n-side reflecting electrode 63 described below are provided on the side opposite to the first surface 15a.</p><p id="p0174" num="0174">The p-side electrode 62 is provided on the front surface of the second semiconductor layer 12. The n-side electrodes 61 are provided on the n-side regions 80b at the second surface of the first semiconductor layer 11.</p><p id="p0175" num="0175">As shown in <figref idrefs="f0022">FIGS. 22A and 22B</figref>, the n-side regions 80b are formed by the front surface of the first semiconductor layer 11 being exposed by selectively removing a portion of the light emitting layer 13 and the second semiconductor layer 12<!-- EPO <DP n="32"> --> formed on the entire surface of the second surface of the first semiconductor layer 11.</p><p id="p0176" num="0176">The n-side regions 80b are formed in multiple locations (e.g., two locations) for every one chip. The n-side electrodes 61 are provided respectively on the n-side regions 80b. The two n-side electrodes 61 are positioned with the second semiconductor layer 12 interposed in the surface direction of the second surface.</p><p id="p0177" num="0177">An insulating film 71 is provided on the second semiconductor layer 12 provided between the two n-side electrodes 61; and the p-side electrode 62 is not provided on the second semiconductor layer 12 provided between the two n-side electrodes 61. The n-side reflecting electrode 63 is provided on the two n-side electrodes 61 and on the insulating film 71 on the second semiconductor layer 12 interposed between the n-side electrodes 61.</p><p id="p0178" num="0178">In other words, the n-side reflecting electrode 63 includes two n-side vias 63a provided respectively on the two n-side electrodes 61, and a linking portion 63b linking the two n-side vias 63a; and the n-side vias 63a and the linking portion 63b are provided as a single body from the same material. The linking portion 63b extends in a direction linking the two n-side vias 63a and is provided on the second semiconductor layer 12 interposed between the two n-side electrodes 61 with the insulating film 71 interposed between the linking portion 63b and the second semiconductor layer 12.</p><p id="p0179" num="0179">The n-side reflecting electrode 63 is provided to straddle the second semiconductor layer 12 provided between the two n-side electrodes 61; and the planar configuration of the n-side reflecting electrode 63 is formed in a rectangular configuration as shown in <figref idrefs="f0025">FIG. 25A</figref>.</p><p id="p0180" num="0180">The direction in which the n-side reflecting electrode 63 extends is taken as the first direction X; and a direction orthogonal to the first direction X in the plan view of <figref idrefs="f0025">FIG. 25A</figref> is taken as the second direction Y. The light emitting layer 13, the second semiconductor layer 12, and the p-side electrode 62<!-- EPO <DP n="33"> --> are provided on both second direction Y sides of the n-side reflecting electrode 63. The n-side reflecting electrode 63 is provided between the p-side electrode 62 in the second direction Y.</p><p id="p0181" num="0181">The p-side electrode 62, the n-side electrodes 61, and the n-side reflecting electrode 63 are provided on the same surface side which is the side opposite to the first surface 15a which is the main light extraction surface of the semiconductor layer 15. The p-side electrode 62 is provided on the region including the light emitting layer 13; and the n-side electrodes 61 are provided on the n-side regions 80b not including the light emitting layer 13. The n-side reflecting electrode 63 is provided on the n-side electrodes 61 and on the light emitting layer 13 between the n-side electrodes 61.</p><p id="p0182" num="0182">The p-side electrode 62 contacts the second semiconductor layer 12 and includes, for example, a contact layer including at least one selected from nickel (Ni), gold (Au), and rhodium (Rh) that is capable of forming an alloy with the gallium (Ga) included in the second semiconductor layer 12. The p-side electrode 62 further includes a reflective layer that is provided on the contact layer, has a reflectance for the light emitted by the light emitting layer 13 that is higher than that of the contact layer, and includes, for example, silver (Ag) as the main component.</p><p id="p0183" num="0183">The n-side electrodes 61 contact the first semiconductor layer 11 and include, for example, at least one selected from nickel (Ni), gold (Au), and rhodium (Rh) that is capable of forming an alloy with the gallium (Ga) included in the first semiconductor layer 11.</p><p id="p0184" num="0184">The n-side reflecting electrode 63 is formed simultaneously with the p-side electrode 62 from the same material. The n-side reflecting electrode 63 has a reflectance for the light emitted by the light emitting layer 13 that is higher than that of the n-side electrodes 61 and includes, for example, silver (Ag) as the main component.</p><p id="p0185" num="0185">An insulating film 76 is provided on the insulating film 71,<!-- EPO <DP n="34"> --> on the p-side electrode 62, and on the n-side reflecting electrode 63. The insulating film 76 covers the p-side electrode 62 and the n-side reflecting electrode 63.</p><p id="p0186" num="0186">The insulating film 76 is, for example, a resin such as polyimide, etc. Or, an inorganic film such as a silicon oxide film, a silicon nitride film, etc., may be used as the insulating film 76.</p><p id="p0187" num="0187">A p-side interconnect layer 65 and an n-side interconnect layer 66 are provided to be separated from each other on the insulating film 76. The p-side interconnect layer 65 and the n-side interconnect layer 66 are formed by electroplating as described below. The p-side interconnect layer 65 also includes a metal film 64 used as the seed metal in the plating. Similarly, the n-side interconnect layer 66 also includes the metal film 64 used as the seed metal.</p><p id="p0188" num="0188">The p-side interconnect layer 65 is provided on the p-side electrode 62 with the insulating film 76 interposed. A first opening is made in the insulating film 76 to reach the p-side electrode 62; and the p-side interconnect layer 65 is electrically connected to the p-side electrode 62 by means of a p-side via provided inside the first opening.</p><p id="p0189" num="0189">The n-side interconnect layer 66 is provided on the n-side reflecting electrode 63 with the insulating film 76 interposed. The second opening is made in the insulating film 76 to reach the n-side reflecting electrode 63; and the n-side interconnect layer 66 is electrically connected to the n-side reflecting electrode 63 and the n-side electrodes 61 by means of an n-side via provided inside the second opening.</p><p id="p0190" num="0190">A p-type metal pillar 67 is provided on the p-side interconnect layer 65. The p-side interconnect layer 65 and the p-type metal pillar 67 are included in the p-side interconnect unit of the embodiment. An n-side metal pillar 68 is provided on the n-side interconnect layer 66. The n-side interconnect layer 66 and the n-side metal pillar 68 are included in the n-side interconnect unit of the embodiment.</p><p id="p0191" num="0191">A resin layer 77 is stacked on the insulating film 76 as another insulating film. The resin layer 77 covers the<!-- EPO <DP n="35"> --> periphery of the p-side interconnect unit and the periphery of the n-side interconnect unit. Also, the resin layer 77 is filled between the p-type metal pillar 67 and the n-side metal pillar 68.</p><p id="p0192" num="0192">The side surface of the p-type metal pillar 67 and the side surface of the n-side metal pillar 68 are covered with the resin layer 77. The surface of the p-type metal pillar 67 on the side opposite to the p-side interconnect layer 65 is exposed from the resin layer 77 and functions as a p-side external terminal 67a. The surface of the n-side metal pillar 68 on the side opposite to the n-side interconnect layer 66 is exposed from the resin layer 77 and functions as an n-side external terminal 68a. The p-side external terminal 67a and the n-side external terminal 68a are bonded to pads formed in a not-shown mounting substrate via solder, etc.</p><p id="p0193" num="0193">The distance between the p-side external terminal 67a and the n-side external terminal 68a exposed at the same surface (in <figref idrefs="f0032">FIG. 32B</figref>, the upper surface) of the resin layer 77 is greater than the distance between the p-side interconnect layer 65 and the n-side interconnect layer 66 on the insulating film 76. The p-side external terminal 67a and the n-side external terminal 68a are separated by a distance such that the p-side external terminal 67a and the n-side external terminal 68a are not shorted to each other by the solder, etc., when mounting to the mounting substrate.</p><p id="p0194" num="0194">The p-side interconnect layer 65 and the n-side interconnect layer 66 can be near the process limits; and the surface area of the p-side interconnect layer 65 and the n-side interconnect layer 66 can be increased. As a result, the current distribution and the heat dissipation can be improved.</p><p id="p0195" num="0195">The surface area of the n-side interconnect layer 66 spreading on the insulating film 76 is greater than the total surface area of the multiple n-side electrodes 61 on the second surface.</p><p id="p0196" num="0196">According to the third embodiment, a high light output can be obtained by the light emitting layer 13 formed over the<!-- EPO <DP n="36"> --> region that is larger than the n-side electrodes 61. Further, the n-side electrodes 61 provided in the region that is narrower than the region including the light emitting layer 13 is drawn out to the mounting surface side as the n-side interconnect layer 66 that has a larger surface area.</p><p id="p0197" num="0197">The p-type metal pillar 67 is thicker than the p-side interconnect layer 65; and the n-side metal pillar 68 is thicker than the n-side interconnect layer 66. The thicknesses of the p-type metal pillar 67, the n-side metal pillar 68, and the resin layers 77 are thicker than the semiconductor layer 15. Here, "thickness" is the thickness in the vertical direction in <figref idrefs="f0032">FIG. 32B</figref>.</p><p id="p0198" num="0198">The thicknesses of the p-type metal pillar 67 and the n-side metal pillar 68 are thicker than the thickness of the stacked body (the chip) including the semiconductor layer 15, the p-side electrode 62, the n-side electrodes 61, and the n-side reflecting electrode 63. The aspect ratios (the ratios of the thickness to the planar size) of the metal pillars 67 and 68 are not limited to being 1 or more and may be smaller than 1. In other words, the thicknesses of the metal pillars 67 and 68 may be less than the planar sizes of the metal pillars 67 and 68.</p><p id="p0199" num="0199">According to the third embodiment, the semiconductor layer 15 can be stably supported by the support body including the p-type metal pillar 67, the n-side metal pillar 68, and the resin layer 77 even if the substrate 10 described below used to form the semiconductor layer 15 is removed; and the mechanical strength of the semiconductor light emitting device 3 can be increased.</p><p id="p0200" num="0200">Copper, gold, nickel, silver, etc., may be used as the materials of the p-side interconnect layer 65, the n-side interconnect layer 66, the p-type metal pillar 67, and the n-side metal pillar 68. Among these, good thermal conductivity, high migration resistance, and excellent adhesion with insulating materials are obtained when copper is used.</p><p id="p0201" num="0201">The resin layer 77 reinforces the p-type metal pillar 67 and the n-side metal pillar 68. It is desirable for the resin layer 77 to have a coefficient of thermal expansion near to or<!-- EPO <DP n="37"> --> the same as that of the mounting substrate. Examples of such a resin layer 25 include, for example, an epoxy resin, a silicone resin, a fluorocarbon resin, etc.</p><p id="p0202" num="0202">The stress applied to the semiconductor layer 15 via the solder in the state in which the semiconductor light emitting device 3 is mounted to the mounting substrate via the p-side external terminal 67a and the n-side external terminal 68a can be relaxed by being absorbed by the p-type metal pillar 67 and the n-side metal pillar 68.</p><p id="p0203" num="0203">As described below, the substrate 10 used when forming the semiconductor layer 15 is removed from the first surface 15a. Therefore, the semiconductor light emitting device 3 can be thinner.</p><p id="p0204" num="0204">The phosphor layer 50 is provided on the first surface 15a. The phosphor layer 50 includes the transparent resin 51 as a transparent medium and the phosphor 52 having a multiple particle configuration dispersed in the transparent resin 51.</p><p id="p0205" num="0205">The transparent resin 51 is transmissive to the light emitted by the light emitting layer 13 and the light emitted by the phosphor 52 and may include, for example, a silicone resin, an acrylic resin, a phenyl resin, etc.</p><p id="p0206" num="0206">The phosphor 52 is capable of absorbing the emitted light (the excitation light) of the light emitting layer 13 and emitting a wavelength-converted light. Therefore, the semiconductor light emitting device 3 of the third embodiment is capable of emitting a mixed light of the light emitted by the light emitting layer 13 and the wavelength-converted light of the phosphor 52.</p><p id="p0207" num="0207">For example, white, lamp, etc., can be obtained as a mixed color of the blue light of the light emitting layer 13 which is the InGaN-based material and the yellow light which is the wavelength-converted light of the phosphor 52 in the case where the phosphor 52 is a yellow phosphor that emits yellow light. The phosphor layer 50 may have a configuration including multiple types of phosphors (e.g., a red phosphor that emits red light and a green phosphor that emits green light).<!-- EPO <DP n="38"> --></p><p id="p0208" num="0208">In the semiconductor light emitting device 3 of the third embodiment, the p-side electrode 62, the n-side electrodes 61, and the n-side reflecting electrode 63 are provided at the second surface on the side opposite to the first surface 15a which is the main extraction surface of the light. Accordingly, the light extraction from the first surface 15a is not impeded by the electrodes.</p><p id="p0209" num="0209">The n-side regions 80b at the second surface of the first semiconductor layer 11 and the n-side electrodes 61 provided on the n-side regions 80b are interspersed at the second surface in a dot configuration or an island configuration. Therefore, the uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0210" num="0210">As shown in <figref idrefs="f0025">FIG. 25A</figref>, the p-side electrode 62 and the n-side reflecting electrode 63 that are highly reflective to the light emitted by the light emitting layer 13 spread over substantially the entire surface on the side opposite to the light extraction surface (the first surface 15a). Accordingly, the reflecting surface area of the light radiated from the light emitting layer 13 to the side opposite to the light extraction surface (the first surface 15a) can be large; and a high light extraction efficiency is obtained.</p><p id="p0211" num="0211">The n-side electrodes 61 are separated into a plurality on the second surface of the first semiconductor layer 11. The multiple n-side electrodes 61 are electrically connected to each other by the n-side reflecting electrode 63 provided on the second semiconductor layer 12 existing between the multiple n-side electrodes 61 with the insulating film 71 interposed between the n-side reflecting electrode 63 and the second semiconductor layer 12.</p><p id="p0212" num="0212">The reflecting surface area of the side opposite to the light extraction surface can be increased by using, for example, a material including silver that has a high reflectance as the electrode to connect the multiple n-side electrodes 61. By<!-- EPO <DP n="39"> --> forming the n-side reflecting electrode 63 from the same material as the p-side electrode 62 when forming the p-side electrode 62, the processes do not increase and costs can be lower.</p><p id="p0213" num="0213">A method for manufacturing the semiconductor light emitting device 3 of the third embodiment will now be described with reference to <figref idrefs="f0021 f0022 f0023 f0024 f0025 f0026 f0027 f0028 f0029 f0030 f0031 f0032">FIG. 21A to FIG. 32B. FIG. 21A to FIG. 32B</figref> show a partial region in the wafer state.</p><p id="p0214" num="0214"><figref idrefs="f0021">FIG. 21B</figref>, <figref idrefs="f0022">FIG. 22B</figref>, <figref idrefs="f0023">FIG. 23B</figref>, <figref idrefs="f0024">FIG. 24B</figref>, <figref idrefs="f0025">FIG. 25B</figref>, <figref idrefs="f0026">FIG. 26B</figref>, <figref idrefs="f0027">FIG. 27B</figref>, <figref idrefs="f0028">FIG. 28B</figref>, <figref idrefs="f0029">FIG. 29B</figref>, <figref idrefs="f0030">FIG. 30B</figref>, and <figref idrefs="f0032">FIG. 32B</figref> show the E-E' cross sections of <figref idrefs="f0021">FIG. 21A</figref>, <figref idrefs="f0022">FIG. 22A</figref>, <figref idrefs="f0023">FIG. 23A</figref>, <figref idrefs="f0024">FIG. 24A</figref>, <figref idrefs="f0025">FIG. 25A</figref>, <figref idrefs="f0026">FIG. 26A</figref>, <figref idrefs="f0027">FIG. 27A</figref>, <figref idrefs="f0028">FIG. 28A</figref>, <figref idrefs="f0029">FIG. 29A</figref>, <figref idrefs="f0030">FIG. 30A</figref>, and <figref idrefs="f0032">FIG. 32A</figref>, respectively.</p><p id="p0215" num="0215">As shown in <figref idrefs="f0021">FIG. 21B</figref>, the semiconductor layer 15 is formed on the substrate 10. First, the first semiconductor layer 11 is formed on the major surface of the substrate 10; the light emitting layer 13 is formed on the first semiconductor layer 11; and the second semiconductor layer 12 is formed on the light emitting layer 13.</p><p id="p0216" num="0216">Crystal growth of the semiconductor layer 15 which is a nitride semiconductor of In<i><sub>x</sub></i>Al<sub>y</sub>Ga<sub>1-<i>x</i>-<i>y</i></sub>N (0≤<i>x</i>≤1, 0≤<i>y</i>≤1, and <i>x</i>+<i>y</i>≤1) may be performed by, for example, MOCVD on a sapphire substrate. Or, a silicon substrate may be used as the substrate 10.</p><p id="p0217" num="0217">The semiconductor layer 15 is formed on the entire surface of the substrate 10. Subsequently, a portion of the first semiconductor layer 11 is exposed by removing a portion of the light emitting layer 13 and the second semiconductor layer 12 as shown in <figref idrefs="f0022">FIGS. 22A and 22B</figref> by, for example, RIE using a not-shown resist. The semiconductor layer 15 is separated into a plurality on the substrate 10 by a trench 73 made in a planar pattern having, for example, a lattice configuration.</p><p id="p0218" num="0218">The regions where the first semiconductor layer 11 is exposed are the n-side regions 80b not including the light emitting layer 13 and the second semiconductor layer 12.<!-- EPO <DP n="40"> --></p><p id="p0219" num="0219">Then, after covering all of the exposed portions on the substrate 10 with the insulating film 71 shown in <figref idrefs="f0023">FIGS. 23A and 23B</figref>, openings 74 are made selectively in the insulating film 71. The insulating film 71 is a resin film or an inorganic film such as a silicon nitride film, a silicon oxide film, etc.</p><p id="p0220" num="0220">The openings 74 are made on the portion (the n-side regions 80b) where the first semiconductor layer 11 is exposed to reach the front surface of the n-side regions 80b. The n-side electrodes 61 are formed inside the openings 74.</p><p id="p0221" num="0221">Then, an opening 75 is made in the insulating film 71 on the second semiconductor layer 12 by removing a portion of the insulating film 71 covering the front surface of the second semiconductor layer 12 as shown in <figref idrefs="f0024">FIGS. 24A and 24B</figref>. The opening 75 is not made on the second semiconductor layer 12 provided between the n-side electrodes 61 in the X direction; and the front surface of the second semiconductor layer 12 between the n-side electrodes 61 remains covered with the insulating film 71.</p><p id="p0222" num="0222">As shown in <figref idrefs="f0025">FIGS. 25A and 25B</figref>, the n-side vias 63a are formed on the n-side electrodes 61 inside the openings 74; the linking portion 63b is formed on the insulating film 71 on the second semiconductor layer 12 between the n-side electrodes 61; and the p-side electrode 62 is formed on the front surface of the second semiconductor layer 12 inside the opening 75. In other words, the p-side electrode 62 and the n-side reflecting electrode 63 are formed simultaneously from the same material. The p-side electrode 62 and the n-side reflecting electrode 63 may be formed by, for example, sputtering using a not-shown mask.</p><p id="p0223" num="0223">Then, after covering all of the exposed portions on the substrate 10 major surface with the insulating film 76 shown in <figref idrefs="f0026">FIG. 26B</figref>, a first opening 76a is made by removing a portion of the insulating film 76 on the p-side electrode 62; and a second opening 76b is made by removing a portion of the insulating film 76 on the n-side reflecting electrode 63. The p-side electrode 62 is exposed in the first opening 76a; and the n-side<!-- EPO <DP n="41"> --> reflecting electrode 63 is exposed in the second opening 76b.</p><p id="p0224" num="0224">Then, as shown in <figref idrefs="f0027">FIG. 27B</figref>, the metal film 64 is formed on the front surface of the insulating film 76, the inner wall (the side wall and the bottom portion) of the first opening 76a, and the inner wall (the side wall and the bottom portion) of the second opening 76b. The metal film 64 is used as the seed metal of the plating described below.</p><p id="p0225" num="0225">The metal film 64 is formed by, for example, sputtering. The metal film 64 includes, for example, a stacked film of titanium (Ti) and copper (Cu) stacked in order from the lower layer side. Or, an aluminum film may be used instead of the titanium film.</p><p id="p0226" num="0226">Then, a resist 81 is formed selectively on the metal film 64; and Cu electroplating is performed using the metal film 64 as a current path.</p><p id="p0227" num="0227">Thereby, the p-side interconnect layer 65 and the n-side interconnect layer 66 are formed selectively on the metal film 64. The p-side interconnect layer 65 and the n-side interconnect layer 66 are made of, for example, a copper material formed simultaneously by plating.</p><p id="p0228" num="0228">Then, as shown in <figref idrefs="f0028">FIGS. 28A and 28B</figref>, a resist 82 for forming the metal pillars is formed. The resist 82 is thicker than the resist 81 described above. The resist 81 may be left without being removed in the previous process; and the resist 82 may be formed to overlap the resist 81.</p><p id="p0229" num="0229">Continuing, Cu electroplating using the metal film 64 as a current path is performed using the resist 82 as a mask. Thereby, the p-type metal pillar 67 is formed on the p-side interconnect layer 65; and the n-side metal pillar 68 is formed on the n-side interconnect layer 66. The p-type metal pillar 67 and the n-side metal pillar 68 are made of, for example, a copper material formed simultaneously by plating.</p><p id="p0230" num="0230">The resist 82 is removed as shown in <figref idrefs="f0029">FIG. 29B</figref> using, for example, a solvent or oxygen plasma. Subsequently, the exposed portion of the metal film 64 used as the seed metal is removed by wet etching. Thereby, as shown in <figref idrefs="f0029">FIG. 29B</figref>, the<!-- EPO <DP n="42"> --> electrical connection by means of the metal film 64 between the p-side interconnect layer 65 and the n-side interconnect layer 66 is broken.</p><p id="p0231" num="0231">Then, after forming the resin layer 77 to cover the p-side interconnect layer 65, the n-side interconnect layer 66, the p-type metal pillar 67, and the n-side metal pillar 68 as shown in <figref idrefs="f0030">FIGS. 30A and 30B</figref>, the resin layer 77 is polished to expose the end surface (the p-side external terminal 67a) of the p-type metal pillar 67 and the end surface (the n-side external terminal 68a) of the n-side metal pillar 68 from the resin layer 77.</p><p id="p0232" num="0232">The resin layer 77 is insulative. The resin layer 77 may be light-shielding to the light emitted by the light emitting layer 13 by the resin layer 77 containing, for example, carbon black.</p><p id="p0233" num="0233">Then, the substrate 10 is removed as shown in <figref idrefs="f0031">FIG. 31A</figref>. In the case where the substrate 10 is the sapphire substrate, the substrate 10 can be removed by, for example, laser lift-off. Specifically, laser light is irradiated from the back surface side of the substrate 10 toward the first semiconductor layer 11. The substrate 10 is transmissive to the laser light; and the laser light has a wavelength in the absorption region of the first semiconductor layer 11.</p><p id="p0234" num="0234">When the laser light reaches the interface between the substrate 10 and the first semiconductor layer 11, the first semiconductor layer 11 proximal to the interface decomposes by absorbing the energy of the laser light. The first semiconductor layer 11 decomposes into gallium (Ga) and nitrogen gas. A micro gap is made between the substrate 10 and the first semiconductor layer 11 by this decomposition reaction; and the substrate 10 and the first semiconductor layer 11 separate.</p><p id="p0235" num="0235">The irradiation of the laser light is performed over the entire wafer by performing multiply for every set region; and the substrate 10 is removed.</p><p id="p0236" num="0236">In the case where the substrate 10 is the silicon substrate, the substrate 10 can be removed by etching.<!-- EPO <DP n="43"> --></p><p id="p0237" num="0237">Because the stacked body described above formed on the major surface of the substrate 10 is reinforced by the p-type metal pillar 67, the n-side metal pillar 68, and the resin layer 77 that are thicker than the semiconductor layer 15, it is possible to maintain the wafer state even in the case where there is no substrate 10.</p><p id="p0238" num="0238">The resin layer 77 and the metals included in the p-type metal pillar 67 and the n-side metal pillar 68 are materials more flexible than the semiconductor layer 15. The semiconductor layer 15 is supported by such a flexible support body. Therefore, destruction of the semiconductor layer 15 can be avoided even in the case where the large internal stress generated in the epitaxial growth of the semiconductor layer 15 on the substrate 10 is relieved all at once when peeling the substrate 10.</p><p id="p0239" num="0239">As shown in <figref idrefs="f0031">FIG. 31B</figref>, the phosphor layer 50 is formed on the first surface 15a exposed by the removal of the substrate 10. The polishing process of the resin layer 77 described above may be performed after the removal process of the substrate 10 or after the formation of the phosphor layer 50.</p><p id="p0240" num="0240">The phosphor layer 50 is formed by thermally curing the liquid transparent resin 51 into which the phosphor 52 is dispersed after supplying the transparent resin 51 onto the first surface 15a by a method such as, for example, printing, potting, molding, compression molding, etc.</p><p id="p0241" num="0241">Then, singulation into the multiple semiconductor light emitting devices 3 is performed as shown in <figref idrefs="f0032">FIGS. 32A and 32B</figref> by cutting the resin layer 77, the insulating film 76, the insulating film 71, the first semiconductor layer 11, and the phosphor layer 50 at the position of the trench 73 shown in <figref idrefs="f0022">FIG. 22A</figref> described above.</p><p id="p0242" num="0242">The singulated semiconductor light emitting device 3 may have a single-chip structure including one semiconductor layer 15 or may have a multi-chip structure including multiple semiconductor layers 15.</p><p id="p0243" num="0243">Because the processes described above until the dicing<!-- EPO <DP n="44"> --> are performed collectively in the wafer state, it is unnecessary to perform the interconnects and the packaging for each of the individual devices that is singulated; and it becomes possible to drastically reduce the production costs. In other words, the interconnects and the packaging are already complete in the singulated state. Therefore, the productivity can be increased; and as a result, price reductions become easy.</p><heading id="h0008">Fourth embodiment</heading><p id="p0244" num="0244"><figref idrefs="f0034">FIG. 34A</figref> is a schematic plan view of a semiconductor light emitting device 4 of a fourth embodiment. <figref idrefs="f0034">FIG. 34B</figref> is a schematic cross-sectional view of the semiconductor light emitting device 4 of the fourth embodiment.</p><p id="p0245" num="0245"><figref idrefs="f0034">FIG. 34A</figref> shows, for example, four semiconductor light emitting devices 4 singulated from the wafer state. <figref idrefs="f0034">FIG. 34B</figref> is the E-E' cross-sectional view of <figref idrefs="f0034">FIG. 34A</figref>.</p><p id="p0246" num="0246">The semiconductor light emitting device 4 of the fourth embodiment differs from the semiconductor light emitting device 3 of the third embodiment in that the semiconductor light emitting device 4 does not include the metal pillars 67 and 68 and the resin layer 77.</p><p id="p0247" num="0247">In the semiconductor light emitting device 4 of the fourth embodiment, the substrate 10 used in the growth of the semiconductor layer 15 is left on the first surface 15a; and the substrate 10 functions as a support body of the semiconductor layer 15. The substrate 10 is, for example, a sapphire substrate that is transmissive to the light emitted by the light emitting layer 13.</p><p id="p0248" num="0248">The refractive indexes of the GaN layer, the sapphire substrate, and air are 2.4, 1.8, and 1.0, respectively; and the refractive indexes of the media change in stages in the direction in which the light is extracted. Therefore, the light extraction efficiency can be increased. The phosphor layer 50 may be provided on the substrate 10.</p><p id="p0249" num="0249">Solder 91 is provided on the p-side interconnect layer 65; solder 92 is provided on the n-side interconnect layer 66;<!-- EPO <DP n="45"> --> and the semiconductor light emitting device 4 is mounted on the mounting substrate by bonding the solder 91 and 92 to the pads of the mounting substrate.</p><p id="p0250" num="0250">The processes up to those shown in <figref idrefs="f0027">FIGS. 27A and 27B</figref> progress similarly to the third embodiment recited above. Subsequently, as shown in <figref idrefs="f0033">FIGS. 33A and 33B</figref>, the solder 91 is formed on the p-side interconnect layer 65 and the solder 92 is formed on the n-side interconnect layer 66 by plating using the resist 81 as a mask.</p><p id="p0251" num="0251">Subsequently, the resist 81 is removed; and the exposed portion of the metal film 64 used as the seed metal of the plating is removed as shown in <figref idrefs="f0034">FIG. 34B</figref>. Thereby, the electrical connection by means of the metal film 64 between the p-side interconnect layer 65 and the n-side interconnect layer 66 is broken.</p><p id="p0252" num="0252">Subsequently, singulation into the multiple semiconductor light emitting devices 4 is performed by cutting the insulating film 76, the insulating film 71, the first semiconductor layer 11, and the substrate 10.</p><heading id="h0009">Fifth embodiment</heading><p id="p0253" num="0253"><figref idrefs="f0047">FIG. 47A</figref> is a schematic plan view of a semiconductor light emitting device 5 of a fifth embodiment; and <figref idrefs="f0047">FIG. 47B</figref> is a schematic cross-sectional view of the semiconductor light emitting device 5 of the fifth embodiment.</p><p id="p0254" num="0254"><figref idrefs="f0047">FIG. 47A</figref> shows, for example, four semiconductor light emitting devices 5 singulated from the wafer state. <figref idrefs="f0047">FIG. 47B</figref> is the E-E' cross-sectional view of <figref idrefs="f0047">FIG. 47A</figref>.</p><p id="p0255" num="0255">In addition to each of the components of the semiconductor light emitting device 3 of the third embodiment described above, the semiconductor light emitting device 5 of the fifth embodiment includes a transparent electrode 95. The transparent electrode 95 is transmissive (is transparent) to the light emitted by the light emitting layer 13; and the material of the transparent electrode 95 is, for example, ITO (Indium Tin Oxide).<!-- EPO <DP n="46"> --></p><p id="p0256" num="0256">The transparent electrode 95 is provided on the second semiconductor layer 12 and is not provided in the n-side regions 80b. The transparent electrode 95 is provided between the p-side electrode 62 and the second semiconductor layer 12 and is electrically connected to the p-side electrode 62 and the second semiconductor layer 12.</p><p id="p0257" num="0257">The transparent electrode 95 is provided also on the second semiconductor layer 12 under the n-side reflecting electrode 63. The insulating film 71 is provided between the n-side reflecting electrode 63 and the transparent electrode 95; and the n-side reflecting electrode 63 and the transparent electrode 95 do not connect to each other.</p><p id="p0258" num="0258">As shown in <figref idrefs="f0037">FIG. 37A</figref> which shows the top view of the transparent electrode 95, the transparent electrode 95 is provided on the second semiconductor layer 12 in the same planar pattern as the second semiconductor layer 12.</p><p id="p0259" num="0259">The transparent electrode 95 under the p-side electrode 62 and the transparent electrode 95 under the n-side reflecting electrode 63 are linked as a single body. Accordingly, the current from the p-side electrode 62 can be supplied to the light emitting layer 13 under the n-side reflecting electrode 63 by means of the transparent electrode 95.</p><p id="p0260" num="0260">The second semiconductor layer 12 including the p-type GaN which has a high resistance compared to an n-type GaN has an ability to cause the current to flow in the lateral direction (the direction perpendicular to the thickness direction) that is inferior to that of the first semiconductor layer 11 including the n-type GaN.</p><p id="p0261" num="0261">However, according to the fifth embodiment, the ability of the current supplied from the second semiconductor layer 12 side to the light emitting layer 13 to flow in the lateral direction can be increased by providing the transparent electrode 95 on the second semiconductor layer 12. As a result, in particular, the light emission intensity in the region under the n-side reflecting electrode 63 where the p-side electrode 62 is not provided can be increased.<!-- EPO <DP n="47"> --></p><p id="p0262" num="0262">By controlling the thickness of the transparent electrode 95 such that the distance between the light emitting layer 13 and the n-side reflecting electrode 63 is 1/2 of the light emission wavelength of the light emitting layer 13, the reflection loss due to interference can be suppressed; and a high reflection efficiency is obtained.</p><p id="p0263" num="0263">A method for manufacturing the semiconductor light emitting device 5 of the fifth embodiment will now be described with reference to <figref idrefs="f0036 f0037 f0038 f0039 f0040 f0041 f0042 f0043 f0044 f0045 f0046 f0047">FIG. 36A to FIG. 47B. FIG. 36A to FIG. 47B</figref> show a partial region in the wafer state.</p><p id="p0264" num="0264"><figref idrefs="f0036">FIG. 36B</figref>, <figref idrefs="f0037">FIG. 37B</figref>, <figref idrefs="f0038">FIG. 38B</figref>, <figref idrefs="f0039">FIG. 39B</figref>, <figref idrefs="f0040">FIG. 40B</figref>, <figref idrefs="f0041">FIG. 41B</figref>, <figref idrefs="f0042">FIG. 42B</figref>, <figref idrefs="f0043">FIG. 43B</figref>, <figref idrefs="f0044">FIG. 44B</figref>, <figref idrefs="f0045">FIG. 45B</figref>, and <figref idrefs="f0047">FIG. 47B</figref> show the E-E' cross sections of <figref idrefs="f0036">FIG. 36A</figref>, <figref idrefs="f0037">FIG. 37A</figref>, <figref idrefs="f0038">FIG. 38A</figref>, <figref idrefs="f0039">FIG. 39A</figref>, <figref idrefs="f0040">FIG. 40A</figref>, <figref idrefs="f0041">FIG. 41A</figref>, <figref idrefs="f0042">FIG. 42A</figref>, <figref idrefs="f0043">FIG. 43A</figref>, <figref idrefs="f0044">FIG. 44A</figref>, <figref idrefs="f0045">FIG. 45A</figref>, and <figref idrefs="f0047">FIG. 47A</figref>, respectively.</p><p id="p0265" num="0265">As shown in <figref idrefs="f0036">FIG. 36B</figref>, the transparent electrode 95 is formed on the entire surface of the second semiconductor layer 12 after the semiconductor layer 15 including the first semiconductor layer 11, the light emitting layer 13, and the second semiconductor layer 12 is formed on the substrate 10.</p><p id="p0266" num="0266">Then, a portion of the first semiconductor layer 11 is exposed by removing a portion of the stacked film of the transparent electrode 95, the second semiconductor layer 12, and the light emitting layer 13 as shown in <figref idrefs="f0037">FIGS. 37A and 37B</figref> by, for example, RIE using a not-shown resist. The regions where the first semiconductor layer 11 is exposed are the n-side regions 80b not including the transparent electrode 95, the second semiconductor layer 12, and the light emitting layer 13.</p><p id="p0267" num="0267">Continuing, after covering all of the exposed portions on the substrate 10 with the insulating film 71 shown in <figref idrefs="f0038">FIGS. 38A and 38B</figref>, the openings 74 are made selectively in the insulating film 71. The opening 75 is made in the insulating film 71 on the transparent electrode 95 by removing a portion of the insulating film 71 covering the front surface of the transparent electrode 95 as shown in <figref idrefs="f0039">FIGS. 39A and 39B</figref>.</p><p id="p0268" num="0268">As shown in <figref idrefs="f0040">FIGS. 40A and 40B</figref>, the n-side vias 63a are<!-- EPO <DP n="48"> --> formed on the n-side electrodes 61 inside the openings 74; the linking portion 63b is formed on the insulating film 71 on the second semiconductor layer 12 between the n-side electrodes 61; and the p-side electrode 62 is formed on the front surface of the transparent electrode 95 inside the opening 75.</p><p id="p0269" num="0269">Then, after covering all of the exposed portions on the substrate 10 major surface with the insulating film 76 shown in <figref idrefs="f0041">FIG. 41B</figref>, the first opening 76a is made by removing a portion of the insulating film 76 on the p-side electrode 62; and the second opening 76b is made by removing a portion of the insulating film 76 on the n-side reflecting electrode 63. The p-side electrode 62 in the first opening 76a is exposed; and the n-side reflecting electrode 63 in the second opening 76b is exposed.</p><p id="p0270" num="0270">Continuing, as shown in <figref idrefs="f0042">FIG. 42B</figref>, the metal film 64 is formed on the front surface of the insulating film 76, the inner wall (the side wall and the bottom portion) of the first opening 76a, and the inner wall (the side wall and the bottom portion) of the second opening 76b.</p><p id="p0271" num="0271">Then, the resist 81 is formed selectively on the metal film 64; and Cu electroplating is performed using the metal film 64 as a current path. Thereby, the p-side interconnect layer 65 and the n-side interconnect layer 66 are formed selectively on the metal film 64.</p><p id="p0272" num="0272">Continuing as shown in <figref idrefs="f0043">FIGS. 43A and 43B</figref>, the resist 82 for forming the metal pillars is formed. Then, Cu electroplating using the metal film 64 as a current path is performed using the resist 82 as a mask. Thereby, the p-type metal pillar 67 is formed on the p-side interconnect layer 65; and the n-side metal pillar 68 is formed on the n-side interconnect layer 66.</p><p id="p0273" num="0273">The resist 82 is removed as shown in <figref idrefs="f0044">FIG. 44B</figref> using, for example, a solvent or oxygen plasma. Subsequently, the exposed portion of the metal film 64 used as the seed metal is removed by wet etching. Thereby, as shown in <figref idrefs="f0044">FIG. 44B</figref>, the electrical connection by means of the metal film 64 between the p-side interconnect layer 65 and the n-side interconnect layer<!-- EPO <DP n="49"> --> 66 is broken.</p><p id="p0274" num="0274">Then, as shown in <figref idrefs="f0045">FIGS. 45A and 45B</figref>, after forming the resin layer 77 covering the p-side interconnect layer 65, the n-side interconnect layer 66, the p-type metal pillar 67, and the n-side metal pillar 68, the resin layer 77 is polished to expose the end surface (the p-side external terminal 67a) of the p-type metal pillar 67 and the end surface (the n-side external terminal 68a) of the n-side metal pillar 68 from the resin layer 77.</p><p id="p0275" num="0275">Continuing as shown in <figref idrefs="f0046">FIG. 46A</figref>, the substrate 10 is removed. In the case where the substrate 10 is the sapphire substrate, the substrate 10 can be removed by, for example, laser lift-off. In the case where the substrate 10 is the silicon substrate, the substrate 10 can be removed by etching.</p><p id="p0276" num="0276">As shown in <figref idrefs="f0046">FIG. 46B</figref>, the phosphor layer 50 is formed on the first surface 15a exposed by the removal of the substrate 10. The polishing process of the resin layer 77 described above may be performed after the removal process of the substrate 10 and may be performed after the formation of the phosphor layer 50.</p><p id="p0277" num="0277">Then, singulation into the multiple semiconductor light emitting devices 5 is performed as shown in <figref idrefs="f0047">FIGS. 47A and 47B</figref> by cutting the resin layer 77, the insulating film 76, the insulating film 71, the first semiconductor layer 11, and the phosphor layer 50 at the position of the trench 73 shown in <figref idrefs="f0037">FIG. 37A</figref>.</p><p id="p0278" num="0278">In the embodiment as well, because each of the processes described above until the dicing is performed can be performed collectively in the wafer state, it is unnecessary to perform the interconnects and the packaging for every singulated individual device; and it becomes possible to drastically reduce the production costs. In other words, the interconnects and the packaging are already complete in the singulated state. Therefore, the productivity can be increased; and as a result, price reductions become easy.</p><p id="p0279" num="0279"><figref idrefs="f0035">FIG. 35</figref> shows a modification of the semiconductor light<!-- EPO <DP n="50"> --> emitting devices of the third to fifth embodiments and corresponds to one chip region of the plan view of <figref idrefs="f0025">FIG. 25A</figref>.</p><p id="p0280" num="0280">In other words, in the structure of <figref idrefs="f0035">FIG. 35</figref> similarly to the first and second embodiments described above, the p-side region 80a, the light emitting layer 13, and the second semiconductor layer 12 exist completely around the n-side regions 80b and the n-side electrodes 61 provided on the n-side regions 80b.</p><p id="p0281" num="0281">Accordingly, the current spreads from one n-side electrode 61 to the entire peripheral region of the one n-side electrode 61; and the current can be supplied efficiently to the entire region of the light emitting layer 13. Accordingly, the entire region of the light emitting layer 13 can be efficiently caused to emit light.</p><heading id="h0010">Sixth embodiment</heading><p id="p0282" num="0282"><figref idrefs="f0048">FIG. 48</figref> is a schematic cross-sectional view of a semiconductor light emitting device 6 of a sixth embodiment.</p><p id="p0283" num="0283"><figref idrefs="f0050">FIG. 50C</figref> is a schematic plan view of the semiconductor light emitting device 6 of the sixth embodiment; and <figref idrefs="f0048">FIG. 48</figref> corresponds to the F-F' cross section of <figref idrefs="f0050">FIG. 50C</figref>.</p><p id="p0284" num="0284"><figref idrefs="f0049 f0050">FIG. 49A to FIG. 50B</figref> are schematic plan views of the components of the semiconductor light emitting device 6 of the sixth embodiment on the second surface side.</p><p id="p0285" num="0285">Similarly to the embodiment recited above, the semiconductor light emitting device 6 of the sixth embodiment includes the semiconductor layer 15. The semiconductor layer 15 includes the first semiconductor layer 11, the second semiconductor layer 12, and the light emitting layer 13.</p><p id="p0286" num="0286">The first semiconductor layer 11 including the n-type GaN layer has the first surface 15a and the second surface provided on the side opposite to the first surface 15a. As shown in <figref idrefs="f0049">FIG. 49A</figref>, the second surface has the p-side region 80a and the n-side regions 80b.</p><p id="p0287" num="0287">The light emitting layer (the active layer) 13 is provided on the p-side region 80a at the second surface of the first<!-- EPO <DP n="51"> --> semiconductor layer 11; and the second semiconductor layer 12 including the p-type GaN layer is provided on the light emitting layer 13. The light emitting layer 13 is provided between the first semiconductor layer 11 and the second semiconductor layer 12.</p><p id="p0288" num="0288">The light emitting layer 13 and the second semiconductor layer 12 are not provided in the n-side regions 80b at the second surface of the first semiconductor layer 11.</p><p id="p0289" num="0289">The p-side electrode 62 is provided on the front surface of the second semiconductor layer 12. The n-side electrodes 61 are provided on the n-side regions 80b at the second surface of the first semiconductor layer 11.</p><p id="p0290" num="0290">The n-side regions 80b are formed by the front surface of the first semiconductor layer 11 being exposed by selectively removing a portion of the light emitting layer 13 and the second semiconductor layer 12 formed on the entire surface of the second surface of the first semiconductor layer 11.</p><p id="p0291" num="0291">As shown in <figref idrefs="f0049">FIG. 49A</figref>, the n-side regions 80b are formed in multiple locations (e.g., two locations) for every one chip. As shown in <figref idrefs="f0049">FIG. 49B</figref>, the n-side electrodes 61 are provided respectively on the n-side regions 80b.</p><p id="p0292" num="0292">The p-side electrode 62 is provided also on the second semiconductor layer 12 provided between the two n-side electrodes 61. The p-side electrode 62 is provided on the region including the light emitting layer 13; and the n-side electrodes 61 are provided on the n-side regions 80b not including the light emitting layer 13.</p><p id="p0293" num="0293">The insulating film 71 is provided on the p-side electrode 62. The insulating film 71 is provided also on the side surfaces of the n-side electrodes 61, the side surface of the light emitting layer 13, the side surface of the second semiconductor layer 12, and the side surface of the p-side electrode 62.</p><p id="p0294" num="0294">The p-side electrode 62 contacts the second semiconductor layer 12 and includes a contact layer including, for example, at least one selected from nickel (Ni), gold (Au), and rhodium (Rh) that is capable of forming an alloy with the<!-- EPO <DP n="52"> --> gallium (Ga) included in the second semiconductor layer 12. The p-side electrode 62 further includes a reflective layer that is provided on the contact layer, has a reflectance for the light emitted by the light emitting layer 13 that is higher than that of the contact layer, and includes, for example, silver (Ag) as the main component.</p><p id="p0295" num="0295">The p-side interconnect layer 65 and the n-side interconnect layer 66 are provided to be separated from each other on the insulating film 71 with the metal film 64 interposed between the insulating film 71 and the p-side interconnect layer 65 and between the insulating film 71 and the n-side interconnect layer 66.</p><p id="p0296" num="0296">The planar layout of the p-side interconnect layer 65 and the n-side interconnect layer 66 is shown in <figref idrefs="f0050">FIG. 50A</figref>.</p><p id="p0297" num="0297">Similarly to the embodiment recited above, the p-side interconnect layer 65 and the n-side interconnect layer 66 are formed by electroplating. The metal film 64 is used as the seed metal in the plating.</p><p id="p0298" num="0298">A first opening 71a is made in the insulating film 71 to reach the p-side electrode 62 as shown in <figref idrefs="f0049">FIG. 49C</figref>; and the p-side interconnect layer 65 is electrically connected to the p-side electrode 62 by means of a p-side via 65a (shown in <figref idrefs="f0048">FIG. 48</figref>) provided inside the first opening 71a.</p><p id="p0299" num="0299">Second openings 71b are made in the insulating film 71 to reach the n-side electrodes 61 as shown in <figref idrefs="f0049">FIG. 49C</figref>; and the n-side interconnect layer 66 is electrically connected to the n-side electrodes 61 by means of n-side vias 66a (shown in <figref idrefs="f0048">FIG. 48</figref>) provided inside the second openings 71b.</p><p id="p0300" num="0300">The n-side interconnect layer 66 is provided also on the insulating film 71 on the semiconductor layer 15 between two n-side electrodes 61.</p><p id="p0301" num="0301">The p-type metal pillar 67 is provided on the p-side interconnect layer 65. The n-side metal pillar 68 is provided on the n-side interconnect layer 66.</p><p id="p0302" num="0302">The planar layout of the p-type metal pillar 67 and the n-side metal pillar 68 is shown in <figref idrefs="f0050">FIG. 50B</figref>.<!-- EPO <DP n="53"> --></p><p id="p0303" num="0303">The p-side interconnect layer 65 and the p-type metal pillar 67 are included in the p-side interconnect unit of the embodiment. The n-side interconnect layer 66 and the n-side metal pillar 68 are included in the n-side interconnect unit of the embodiment.</p><p id="p0304" num="0304">The resin layer 77 is stacked on the insulating film 71. The resin layer 77 covers the periphery of the p-side interconnect unit and the periphery of the n-side interconnect unit. Also, the resin layer 77 is filled between the p-type metal pillar 67 and the n-side metal pillar 68.</p><p id="p0305" num="0305">In the sixth embodiment as well, a high light output can be obtained by the light emitting layer 13 formed over the region that is larger than the n-side electrodes 61. Further, the n-side electrodes 61 provided in the region that is narrower than the region including the light emitting layer 13 are drawn out to the mounting surface side as the n-side interconnect layer 66 that has a larger surface area.</p><p id="p0306" num="0306">The p-side electrode 62 is connected to the p-type metal pillar 67 including the external terminal 67a of the mounting via a single-layer interconnect (the p-side interconnect layer 65). The n-side electrodes 61 are connected to the n-type metal pillar 68 including the external terminal 68a of the mounting via a single-layer interconnect (the n-side interconnect layer 66).</p><p id="p0307" num="0307">The phosphor layer 50 is provided on the first surface 15a. The phosphor layer 50 includes the transparent resin 51 as a transparent medium and the phosphor 52 having a multiple particle configuration dispersed in the transparent resin 51.</p><p id="p0308" num="0308">In the semiconductor light emitting device 6 of the sixth embodiment as well, the light extraction from the first surface 15a is not impeded by the electrodes because the p-side electrode 62 and the n-side electrodes 61 are provided at the second surface on the side opposite to the first surface 15a which is the main extraction surface of the light.</p><p id="p0309" num="0309">The n-side regions 80b at the second surface of the first semiconductor layer 11 and the n-side electrodes 61 provided on the n-side regions 80b are interspersed at the second<!-- EPO <DP n="54"> --> surface in a dot configuration or an island configuration. Therefore, the uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0310" num="0310">As shown in <figref idrefs="f0049">FIG. 49B</figref>, the p-side electrode 62 that is highly reflective to the light emitted by the light emitting layer 13 spreads over substantially the entire surface of the second surface. Accordingly, the reflecting surface area of the light radiated from the light emitting layer 13 to the side opposite to the light extraction surface (the first surface 15a) can be large; and a high light extraction efficiency is obtained.</p><p id="p0311" num="0311">As shown in <figref idrefs="f0048">FIG. 48</figref> and <figref idrefs="f0049">FIGS. 49A and 49B</figref>, the light emitting layer 13 and the p-side electrode 62 exist completely around the n-side regions 80b and the n-side electrodes 61. Accordingly, the current from one n-side electrode 61 spreads 360 degrees around the one n-side electrode 61; and the current can be supplied efficiently to the entire region of the light emitting layer 13. Accordingly, according to the embodiment, the entire region of the light emitting layer 13 can be efficiently caused to emit light.</p><p id="p0312" num="0312">The transparent electrode may be provided between the second semiconductor layer 12 and the p-side electrode 62 in the structure of the sixth embodiment as in the fifth embodiment described above. By controlling the thickness of the transparent electrode such that the distance between the light emitting layer 13 and the p-side electrode 62 is 1/2 of the light emission wavelength of the light emitting layer 13, the reflection loss due to interference can be suppressed; and a high reflection efficiency is obtained.</p><heading id="h0011">Seventh embodiment</heading><p id="p0313" num="0313"><figref idrefs="f0051">FIGS. 51A to 51D</figref> are schematic plan views of the components of the semiconductor light emitting device 7 of the seventh embodiment on the second surface side.</p><p id="p0314" num="0314">In the semiconductor light emitting device 7 of the<!-- EPO <DP n="55"> --> seventh embodiment, the planar layout of the p-side region 80a, the n-side regions 80b, the p-side electrode 62, the n-side electrodes 61, the p-side interconnect layer 65, the n-side interconnect layer 66, the p-type metal pillar 67, and the n-side metal pillar 68 is different from that of the semiconductor light emitting device 6 of the sixth embodiment recited above.</p><p id="p0315" num="0315"><figref idrefs="f0051">FIG. 51A</figref> corresponds to <figref idrefs="f0049">FIG. 49B</figref> of the sixth embodiment recited above and shows the planar layout of the p-side electrode 62 and the n-side electrodes 61 of the semiconductor light emitting device 7 of the seventh embodiment.</p><p id="p0316" num="0316"><figref idrefs="f0051">FIG. 51B</figref> corresponds to <figref idrefs="f0049">FIG. 49C</figref> of the sixth embodiment recited above and is a plan view of the insulating film 71 and the openings 71a and 71b of the semiconductor light emitting device 7 of the seventh embodiment.</p><p id="p0317" num="0317"><figref idrefs="f0051">FIG. 51C</figref> corresponds to <figref idrefs="f0050">FIG. 50A</figref> of the sixth embodiment recited above and shows the planar layout of the p-side interconnect layer 65 and the n-side interconnect layer 66 of the semiconductor light emitting device 7 of the seventh embodiment.</p><p id="p0318" num="0318"><figref idrefs="f0051">FIG. 51D</figref> corresponds to <figref idrefs="f0050">FIG. 50B</figref> of the sixth embodiment recited above and shows the planar layout of the p-type metal pillar 67 and the n-side metal pillar 68 of the semiconductor light emitting device 7 of the seventh embodiment.</p><p id="p0319" num="0319">Similarly to the embodiment recited above, the n-side regions 80b are formed by the front surface of the first semiconductor layer 11 being exposed by selectively removing a portion of the light emitting layer 13 and the second semiconductor layer 12 formed on the entire surface of the second surface of the first semiconductor layer 11.</p><p id="p0320" num="0320">The n-side regions 80b are formed in multiple locations for every one chip. In the embodiment, for example, four n-side regions 80b are formed at four corners of the chip. Then, the n-side electrodes 61 are provided respectively on the n-side regions 80b. The p-side electrode 62 is provided<!-- EPO <DP n="56"> --> between the n-side electrodes 61 when viewed in plan in <figref idrefs="f0051">FIG. 51A</figref>.</p><p id="p0321" num="0321">Then, similarly to the embodiment recited above, the p-side interconnect layer 65 and the n-side interconnect layer 66 are provided to be separated from each other on the insulating film 71 as shown in <figref idrefs="f0051">FIG. 51C</figref>.</p><p id="p0322" num="0322">The first opening 71a is made in the insulating film 71 to reach the p-side electrode 62 as shown in <figref idrefs="f0051">FIG. 51B</figref>; and the p-side interconnect layer 65 is electrically connected to the p-side electrode 62 by means of a p-side via provided inside the first opening 71a.</p><p id="p0323" num="0323">The second openings 71b are made in the insulating film 71 to reach the n-side electrodes 61 as shown in <figref idrefs="f0051">FIG. 51B</figref>; and the n-side interconnect layer 66 is electrically connected to the n-side electrodes 61 by means of n-side vias provided inside the second openings 71b.</p><p id="p0324" num="0324">The multiple n-side electrodes 61 are separated from each other without being linked on the second surface. The multiple n-side electrodes 61 are connected to a common n-side interconnect layer 66 spreading on the insulating film 71.</p><p id="p0325" num="0325">As shown in <figref idrefs="f0051">FIG. 51D</figref>, the p-type metal pillar 67 is provided on the p-side interconnect layer 65; and the n-side metal pillar 68 is provided on the n-side interconnect layer 66.</p><p id="p0326" num="0326">The p-side electrode 62 is connected to the p-type metal pillar 67 via a single-layer interconnect (the p-side interconnect layer 65). The n-side electrodes 61 are connected to the n-type metal pillar 68 via a single-layer interconnect (the n-side interconnect layer 66).</p><p id="p0327" num="0327">In the seventh embodiment as well, a high light output can be obtained by the light emitting layer 13 formed over the region that is larger than the n-side electrodes 61. Further, the n-side electrodes 61 provided in the region that is narrower than the region including the light emitting layer 13 are drawn out to the mounting surface side as the n-side interconnect layer 66 that has a larger surface area.</p><p id="p0328" num="0328">The n-side regions 80b and the n-side electrodes 61<!-- EPO <DP n="57"> --> provided on the n-side regions 80b are interspersed at the second surface in a dot configuration or an island configuration. Therefore, a uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0329" num="0329">As shown in <figref idrefs="f0051">FIG. 51A</figref>, the p-side electrode 62 that is highly reflective to the light emitted by the light emitting layer 13 spreads over substantially the entire surface of the second surface other than the four corners. Accordingly, the reflecting surface area of the light radiated from the light emitting layer 13 to the side opposite to the light extraction surface (the first surface 15a) can be large; and a high light extraction efficiency is obtained.</p><p id="p0330" num="0330"><figref idrefs="f0052">FIGS. 52A to 52D</figref> are schematic plan views showing a modification of the planar layout of the components of the semiconductor light emitting device 3 of the third embodiment described above on the second surface side.</p><p id="p0331" num="0331"><figref idrefs="f0052">FIG. 52A</figref> corresponds to <figref idrefs="f0025">FIG. 25A</figref> recited above and shows the planar layout of the p-side electrode 62, the n-side electrodes 61, and the n-side reflecting electrode 63.</p><p id="p0332" num="0332"><figref idrefs="f0052">FIG. 52B</figref> corresponds to <figref idrefs="f0026">FIG. 26A</figref> recited above and is a plan view of the insulating film 76 and the openings 76a and 76b.</p><p id="p0333" num="0333"><figref idrefs="f0052">FIG. 52C</figref> corresponds to <figref idrefs="f0027">FIG. 27A</figref> recited above and shows the planar layout of the p-side interconnect layer 65 and the n-side interconnect layer 66.</p><p id="p0334" num="0334"><figref idrefs="f0052">FIG. 52D</figref> corresponds to <figref idrefs="f0029">FIG. 29A</figref> recited above and shows the planar layout of the p-type metal pillar 67 and the n-side metal pillar 68.</p><p id="p0335" num="0335">In the modification as well, the n-side regions 80b are formed in multiple locations (e.g., three locations) for every one chip; and the n-side electrodes 61 are provided respectively on the n-side regions 80b. The three n-side electrodes 61 are arranged, for example, in the longitudinal direction (the X direction of <figref idrefs="f0025">FIG. 25A</figref>) of the chip.<!-- EPO <DP n="58"> --></p><p id="p0336" num="0336">The modification differs from the third embodiment recited above in that the p-side electrode 62 is divided into two by the n-side reflecting electrode 63 inside one chip as shown in <figref idrefs="f0052">FIG. 52A</figref>. The n-side reflecting electrode 63 is provided on the n-side electrodes 61 and on the light emitting layer 13 between the n-side electrodes 61.</p><p id="p0337" num="0337">As shown in <figref idrefs="f0052">FIG. 52B</figref>, one (second) opening 76b and two (first) p-side openings 76a are made in the insulating film 76 provided on the p-side electrodes 62 and the n-side reflecting electrode 63.</p><p id="p0338" num="0338">The opening 76b communicates with the n-side reflecting electrode 63 formed on the n-side reflecting electrode 63. The openings 76a are made respectively on the two p-side electrodes 62 divided by the n-side reflecting electrode 63; and the openings 76a communicate with the p-side electrodes 62.</p><p id="p0339" num="0339">As shown in <figref idrefs="f0052">FIG. 52C</figref>, the p-side interconnect layer 65 and the n-side interconnect layer 66 are provided to be separated from each other on the insulating film 76.</p><p id="p0340" num="0340">The p-side interconnect layer 65 is electrically connected to the p-side electrodes 62 by means of p-side vias provided inside the openings 76a made in the insulating film 76. The n-side interconnect layer 66 is electrically connected to the n-side reflecting electrode 63 and the n-side electrodes 61 by means of an n-side via provided inside the opening 76b made in the insulating film 76.</p><p id="p0341" num="0341">As shown in <figref idrefs="f0052">FIG. 52D</figref>, the p-type metal pillar 67 is provided on the p-side interconnect layer 65; and the n-side metal pillar 68 is provided on the n-side interconnect layer 66.</p><p id="p0342" num="0342">In the modification as well, a high light output can be obtained by the light emitting layer 13 formed over the region that is larger than the n-side electrodes 61. Further, the n-side electrodes 61 provided in the region that is narrower than the region including the light emitting layer 13 are drawn out to the mounting surface side as the n-side interconnect layer 66 that has a larger surface area.</p><p id="p0343" num="0343">The n-side regions 80b and the n-side electrodes 61<!-- EPO <DP n="59"> --> provided on the n-side regions 80b are interspersed at the second surface in a dot configuration or an island configuration. Therefore, a uniform current distribution in the surface direction of the light emitting layer 13 can be realized while increasing the light emission surface area by reducing the region not including the light emitting layer 13.</p><p id="p0344" num="0344">As shown in <figref idrefs="f0052">FIG. 52A</figref>, the p-side electrode 62 and the n-side reflecting electrode 63 that are highly reflective to the light emitted by the light emitting layer 13 spread over substantially the entire surface on the side opposite to the light extraction surface (the first surface 15a). Accordingly, the reflecting surface area of the light radiated from the light emitting layer 13 to the side opposite to the light extraction surface (the first surface 15a) can be large; and a high light extraction efficiency is obtained.</p><p id="p0345" num="0345">While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.</p></description><claims mxw-id="PCLM56976295" lang="EN" load-source="patent-office"><!-- EPO <DP n="60"> --><claim id="c-en-0001" num="0001"><claim-text>A semiconductor light emitting device, comprising:
<claim-text>a first semiconductor layer (11) having a first surface (15a) and a second surface opposite to the first surface (15a), the second surface having a p-side region (14a) and a plurality of n-side regions (14b);</claim-text>
<claim-text>a light emitting layer (13) provided on the p-side region (14a);</claim-text>
<claim-text>a second semiconductor layer (12) provided on the light emitting layer (13);</claim-text>
<claim-text>a p-side electrode (16a) provided on the second semiconductor layer (12);</claim-text>
<claim-text>a plurality of n-side electrodes (17a) provided respectively on the plurality of n-side regions (14b);</claim-text>
<claim-text>a first insulating film (18) provided on the p-side electrode (16a) and on the n-side electrodes (17a);</claim-text>
<claim-text>a p-side interconnect unit (21,31,23) provided on the first insulating film (18) to connect to the p-side electrode (16a) through a first via (21a) piercing the first insulating film (18); and</claim-text>
<claim-text>an n-side interconnect unit (22,32,24) provided on the first insulating film (18) to commonly connect to the plurality of n-side electrodes (17a) through a second via (22a) piercing the first insulating film (18),</claim-text>
<claim-text>the plurality of n-side regions (14b) being separated from each other without being linked at the second surface, the p-side region (14a) being provided around each of the n-side regions (14b) at the second surface.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The device according to claim 1, wherein<br/>
the p-side interconnect unit includes:
<claim-text>a p-side interconnect layer (21,31) provided on the first insulating film (18); and</claim-text>
<claim-text>a p-type metal pillar (23) provided on the p-side interconnect layer (21,31), the p-type metal pillar (23) being<!-- EPO <DP n="61"> --> thicker than the p-side interconnect layer (21,31), and</claim-text>
the n-side interconnect unit includes:
<claim-text>an n-side interconnect layer (22,32) provided on the first insulating film (18); and</claim-text>
<claim-text>an n-side metal pillar (24) provided on the n-side interconnect layer (22,32), the n-side metal pillar (24) being thicker than the n-side interconnect layer (22,32).</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The device according to claim 2, wherein the p-side interconnect layer (31) has a single-layer structure provided on the first insulating film (18), and the n-side interconnect layer (32) has a single-layer structure provided on the first insulating film (18).</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>A semiconductor light emitting device, comprising:
<claim-text>a first semiconductor layer (11) having a first surface (15a) and a second surface opposite to the first surface (15a), the second surface having a p-side region (80a) and a plurality of n-side regions (80b);</claim-text>
<claim-text>a light emitting layer (13) provided on the p-side region (80a);</claim-text>
<claim-text>a second semiconductor layer (12) provided on the light emitting layer (13);</claim-text>
<claim-text>a p-side electrode (62) provided on the second semiconductor layer (12), the p-side electrode (62) being reflective to light emitted by the light emitting layer (13);</claim-text>
<claim-text>a plurality of n-side electrodes (61) provided respectively on the plurality of n-side regions (80b);</claim-text>
<claim-text>a first insulating film (71) provided on the p-side electrode (62) and on the n-side electrodes (61);</claim-text>
<claim-text>a p-side interconnect unit (65,67) provided on the first insulating film (71) to connect to the p-side electrode (62) through a first via (65a) piercing the first insulating film (71); and</claim-text>
<claim-text>an n-side interconnect unit (66,68) provided on the first insulating film (71) to commonly connect to the plurality of<!-- EPO <DP n="62"> --> n-side electrodes (61) through a second via (66a) piercing the first insulating film (71),</claim-text>
<claim-text>the plurality of n-side regions (80b) being separated from each other without being linked at the second surface.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The device according to claim 4, wherein the p-side electrode (62) includes silver.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The device according to claim 4 or 5, wherein the p-side region (80a) is provided around each of the plurality of n-side electrodes (80b).</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The device according to any of claims 4-6, wherein a distance between the light emitting layer (13) and the p-side electrode (62) is 1/2 of a light emission wavelength of the light emitting layer (13).</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The device according to any of claims 4-7, wherein<br/>
the p-side interconnect unit includes:
<claim-text>a p-side interconnect layer (65) provided on the first insulating film (71); and</claim-text>
<claim-text>a p-type metal pillar (67) provided on the p-side interconnect layer (65), the p-type metal pillar (67) being thicker than the p-side interconnect layer (65), and</claim-text>
the n-side interconnect unit includes:
<claim-text>an n-side interconnect layer (66) provided on the first insulating film (71); and</claim-text>
<claim-text>an n-side metal pillar (68) provided on the n-side interconnect layer (66), the n-side metal pillar (68) being thicker than the n-side interconnect layer (66).</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The device according to any of claims 1-8, further comprising a second insulating film (77) provided between the p-side interconnect unit and the n-side interconnect unit.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The device according to claim 9, wherein the second<!-- EPO <DP n="63"> --> insulating film (77) continuously covers a periphery of the p-side interconnect unit and a periphery of the n-side interconnect unit.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>A semiconductor light emitting device, comprising:
<claim-text>a first semiconductor layer (11) having a first surface (15) and a second surface opposite to the first surface (15a), the second surface having a p-side region (80a) and a plurality of n-side regions (80b);</claim-text>
<claim-text>a light emitting layer (13) provided on the p-side region (80a);</claim-text>
<claim-text>a second semiconductor layer (12) provided on the light emitting layer (13);</claim-text>
<claim-text>a p-side electrode (62) provided on the second semiconductor layer (12), the p-side electrode (62) being reflective to light emitted by the light emitting layer (13);</claim-text>
<claim-text>a plurality of n-side electrodes (61) provided respectively on the plurality of n-side regions (80b);</claim-text>
<claim-text>an insulating film (71) provided on the second semiconductor layer (12) between the plurality of n-side electrodes (61); and</claim-text>
<claim-text>an n-side reflecting electrode (63) having a plurality of n-side vias (63a) provided respectively on the plurality of n-side electrodes (61), and a linking portion (63b) provided on the insulating film (71) and configured to link the plurality of n-side vias (63a), a reflectance of the n-side reflecting electrode (63) for the light emitted by the light emitting layer (13) being higher than a reflectance of the n-side electrodes (61) for the light emitted by the light emitting layer (13), the n-side reflecting electrode (63) being made of the same material as the p-side electrode (62).</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The device according to claim 11, wherein the p-side electrode (62) and the n-side reflecting electrode (63) include silver.<!-- EPO <DP n="64"> --></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The device according to claim 11 or 12, further comprising a transparent electrode (95) provided on the second semiconductor layer (12).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The device according to claim 13, wherein<br/>
the transparent electrode (95) is provided between the p-side electrode (62) and the second semiconductor layer (12), and is provided between the n-side reflecting electrode (63) and the second semiconductor layer (12) with the insulating film (71) interposed, and<br/>
the transparent electrode (95) provided between the p-side electrode (62) and the second semiconductor layer (12) is linked to the transparent electrode (95) provided between the n-side reflecting electrode (63) and the second semiconductor layer (12) as a single body.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The device according to claim 14, wherein a distance between the light emitting layer (13) and the n-side reflecting electrode (63) is 1/2 of a light emission wavelength of the light emitting layer (13).</claim-text></claim><claim id="c-en-0016" num="0016"><claim-text>The device according to any of claims 1-15, wherein the plurality of n-side electrodes (61) is interspersed in a dot configuration on the second surface.</claim-text></claim></claims><drawings mxw-id="PDW16667076" load-source="patent-office"><!-- EPO <DP n="65"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="209" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="218" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="67"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="165" he="218" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="68"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="69"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="70"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="71"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="72"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="73"> --><figure id="f0009" num="9A,9B"><img id="if0009" file="imgf0009.tif" wi="165" he="223" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="74"> --><figure id="f0010" num="10A,10B"><img id="if0010" file="imgf0010.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="75"> --><figure id="f0011" num="11"><img id="if0011" file="imgf0011.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="76"> --><figure id="f0012" num="12"><img id="if0012" file="imgf0012.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="77"> --><figure id="f0013" num="13"><img id="if0013" file="imgf0013.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="78"> --><figure id="f0014" num="14"><img id="if0014" file="imgf0014.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="79"> --><figure id="f0015" num="15"><img id="if0015" file="imgf0015.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="80"> --><figure id="f0016" num="16"><img id="if0016" file="imgf0016.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="81"> --><figure id="f0017" num="17"><img id="if0017" file="imgf0017.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="82"> --><figure id="f0018" num="18A,18B"><img id="if0018" file="imgf0018.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="83"> --><figure id="f0019" num="19A,19B"><img id="if0019" file="imgf0019.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="84"> --><figure id="f0020" num="20"><img id="if0020" file="imgf0020.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="85"> --><figure id="f0021" num="21A,21B"><img id="if0021" file="imgf0021.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="86"> --><figure id="f0022" num="22A,22B"><img id="if0022" file="imgf0022.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="87"> --><figure id="f0023" num="23A,23B"><img id="if0023" file="imgf0023.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="88"> --><figure id="f0024" num="24A,24B"><img id="if0024" file="imgf0024.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="89"> --><figure id="f0025" num="25A,25B"><img id="if0025" file="imgf0025.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="90"> --><figure id="f0026" num="26A,26B"><img id="if0026" file="imgf0026.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="91"> --><figure id="f0027" num="27A,27B"><img id="if0027" file="imgf0027.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="92"> --><figure id="f0028" num="28A,28B"><img id="if0028" file="imgf0028.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="93"> --><figure id="f0029" num="29A,29B"><img id="if0029" file="imgf0029.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="94"> --><figure id="f0030" num="30A,30B"><img id="if0030" file="imgf0030.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="95"> --><figure id="f0031" num="31A,31B"><img id="if0031" file="imgf0031.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="96"> --><figure id="f0032" num="32A,32B"><img id="if0032" file="imgf0032.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="97"> --><figure id="f0033" num="33A,33B"><img id="if0033" file="imgf0033.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="98"> --><figure id="f0034" num="34A,34B"><img id="if0034" file="imgf0034.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="99"> --><figure id="f0035" num="35"><img id="if0035" file="imgf0035.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="100"> --><figure id="f0036" num="36A,36B"><img id="if0036" file="imgf0036.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="101"> --><figure id="f0037" num="37A,37B"><img id="if0037" file="imgf0037.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="102"> --><figure id="f0038" num="38A,38B"><img id="if0038" file="imgf0038.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="103"> --><figure id="f0039" num="39A,39B"><img id="if0039" file="imgf0039.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="104"> --><figure id="f0040" num="40A,40B"><img id="if0040" file="imgf0040.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="105"> --><figure id="f0041" num="41A,41B"><img id="if0041" file="imgf0041.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="106"> --><figure id="f0042" num="42A,42B"><img id="if0042" file="imgf0042.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="107"> --><figure id="f0043" num="43A,43B"><img id="if0043" file="imgf0043.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="108"> --><figure id="f0044" num="44A,44B"><img id="if0044" file="imgf0044.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="109"> --><figure id="f0045" num="45A,45B"><img id="if0045" file="imgf0045.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="110"> --><figure id="f0046" num="46A,46B"><img id="if0046" file="imgf0046.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="111"> --><figure id="f0047" num="47A,47B"><img id="if0047" file="imgf0047.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="112"> --><figure id="f0048" num="48"><img id="if0048" file="imgf0048.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="113"> --><figure id="f0049" num="49A,49B,49C"><img id="if0049" file="imgf0049.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="114"> --><figure id="f0050" num="50A,50B,50C"><img id="if0050" file="imgf0050.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="115"> --><figure id="f0051" num="51A,51B,51C,51D"><img id="if0051" file="imgf0051.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="116"> --><figure id="f0052" num="52A,52B,52C,52D"><img id="if0052" file="imgf0052.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
