#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 22 11:39:10 2025
# Process ID: 1462287
# Current directory: /home/m7malhot/e3mehta-pd6/build/output
# Command line: vivado -mode batch -source /home/m7malhot/e3mehta-pd6/build/scripts/generate-bitstream.tcl -tclargs /home/m7malhot/e3mehta-pd6 /home/m7malhot/e3mehta-pd6/verif/data/rv32ui-p-add.x 4096 357 0
# Log file: /home/m7malhot/e3mehta-pd6/build/output/vivado.log
# Journal file: /home/m7malhot/e3mehta-pd6/build/output/vivado.jou
# Running On: eceubuntu1, OS: Linux, CPU Frequency: 3797.141 MHz, CPU Physical cores: 6, Host memory: 67266 MB
#-----------------------------------------------------------
source /home/m7malhot/e3mehta-pd6/build/scripts/generate-bitstream.tcl
# set cl_root [lindex $argv 0]
# set mem_path [lindex $argv 1]
# set mem_depth [lindex $argv 2]
# set line_count [lindex $argv 3]
# set hw_probe [lindex $argv 4]
# source $cl_root/build/scripts/common.tcl
## set_param board.repoPaths [list "$cl_root/build/board_files/" ]
## set part xc7z020clg400-1
## set board_part "www.digilentinc.com:pynq-z1:part0:1.0"
## puts "cl_root: $cl_root"
cl_root: /home/m7malhot/e3mehta-pd6
## proc add_design_files_from_list { filename cl_root } {
##   set result {}
##   set f [open $filename r]
##   foreach line [split [read $f] \n] {
##     if {([string trim $line] != "") && ([string trim $line] != "imemory.v") && ([string trim $line] != "dmemory.v")} {
##       lappend result $cl_root/design/code/$line
##     }
##   }
##   return $result
## }
## proc add_design_files { cl_root } {
## 	add_files "$cl_root/build/design/imemory.v" "$cl_root/build/design/dmemory.v" "$cl_root/design/design_wrapper.v" "$cl_root/build/design/top_stub.v" "$cl_root/design/signals.h" [ add_design_files_from_list "$cl_root/verif/scripts/design.f" "$cl_root" ] 
## 	# add_files -fileset sim_1 [ add_design_files_from_list "$cl_root/verif/scripts/design.f" "$cl_root" ] "$cl_root/design/design_wrapper.v" "$cl_root/build/design/top.v" "$cl_root/design/signals.h"
## 	# add_files -fileset sources_1 [ add_design_files_from_list "$cl_root/verif/scripts/design.f" "$cl_root" ] "$cl_root/design/design_wrapper.v" "$cl_root/build/design/top.v" "$cl_root/design/signals.h"
## }
## set v [version -short]
## if { $v != "2022.1" && $v != "2018.3" } {
##   error "Only Vivado 2022.1 and Vivado 2018.3 are supported"
## }
# create_project -in_memory -part $part
# set_property board_part $board_part [current_project]
# add_design_files $cl_root
# set_property source_mgmt_mode All [current_project]
# update_compile_order -fileset sources_1
# if { $v == "2022.1" } {
#   source $cl_root/build/design/overlay.tcl
# } elseif { $v == "2018.3" } {
#   # for legacy support
#   source $cl_root/build/design/overlay-2018.3.tcl
# }
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2022.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z020clg400-1
##    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
## }
## variable design_name
## set design_name overlay
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <overlay> in project, so creating one...
Wrote  : </home/m7malhot/e3mehta-pd6/build/output/.srcs/sources_1/bd/overlay/overlay.bd> 
INFO: [BD::TCL 103-2004] Making design <overlay> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "overlay".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_dma:7.1\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axis_data_fifo:2.0\
## xilinx.com:ip:axis_dwidth_converter:1.1\
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:proc_sys_reset:5.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:ip:axis_dwidth_converter:1.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0  .
## set bCheckModules 1
## if { $bCheckModules == 1 } {
##    set list_check_mods "\ 
## top\
## "
## 
##    set list_mods_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
## 
##    foreach mod_vlnv $list_check_mods {
##       if { [can_resolve_reference $mod_vlnv] == 0 } {
##          lappend list_mods_missing $mod_vlnv
##       }
##    }
## 
##    if { $list_mods_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
##       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
##       set bCheckIPsPassed 0
##    }
## }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
top  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## 
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
## 
##   # Create ports
## 
##   # Create instance: axi_dma_0, and set properties
##   set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
##   set_property -dict [ list \
##    CONFIG.c_include_mm2s_dre {1} \
##    CONFIG.c_include_s2mm_dre {1} \
##    CONFIG.c_include_sg {0} \
##    CONFIG.c_m_axi_mm2s_data_width {64} \
##    CONFIG.c_m_axis_mm2s_tdata_width {64} \
##    CONFIG.c_micro_dma {0} \
##    CONFIG.c_mm2s_burst_size {256} \
##    CONFIG.c_s2mm_burst_size {256} \
##    CONFIG.c_sg_include_stscntrl_strm {0} \
##    CONFIG.c_sg_length_width {25} \
##  ] $axi_dma_0
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {0} \
##    CONFIG.C_ALL_OUTPUTS {1} \
##    CONFIG.C_ALL_OUTPUTS_2 {1} \
##    CONFIG.C_DOUT_DEFAULT {0xffffffff} \
##    CONFIG.C_DOUT_DEFAULT_2 {0xffffffff} \
##    CONFIG.C_GPIO_WIDTH {32} \
##    CONFIG.C_IS_DUAL {1} \
##  ] $axi_gpio_0
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {1} \
##    CONFIG.NUM_SI {2} \
##  ] $axi_mem_intercon
## 
##   # Create instance: axis_data_fifo_0, and set properties
##   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
## 
##   # Create instance: axis_dwidth_converter_0, and set properties
##   set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.HAS_TLAST {1} \
##    CONFIG.M_TDATA_NUM_BYTES {8} \
##  ] $axis_dwidth_converter_0
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
##    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
##    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
##    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
##    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
##    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
##    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_CLK0_FREQ {50000000} \
##    CONFIG.PCW_CLK1_FREQ {10000000} \
##    CONFIG.PCW_CLK2_FREQ {10000000} \
##    CONFIG.PCW_CLK3_FREQ {10000000} \
##    CONFIG.PCW_CORE0_FIQ_INTR {0} \
##    CONFIG.PCW_CORE0_IRQ_INTR {0} \
##    CONFIG.PCW_CORE1_FIQ_INTR {0} \
##    CONFIG.PCW_CORE1_IRQ_INTR {0} \
##    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
##    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
##    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
##    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
##    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
##    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DM_WIDTH {4} \
##    CONFIG.PCW_DQS_WIDTH {4} \
##    CONFIG.PCW_DQ_WIDTH {32} \
##    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
##    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
##    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
##    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
##    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_EN_4K_TIMER {0} \
##    CONFIG.PCW_EN_CAN0 {0} \
##    CONFIG.PCW_EN_CAN1 {0} \
##    CONFIG.PCW_EN_CLK0_PORT {1} \
##    CONFIG.PCW_EN_CLK1_PORT {0} \
##    CONFIG.PCW_EN_CLK2_PORT {0} \
##    CONFIG.PCW_EN_CLK3_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##    CONFIG.PCW_EN_DDR {1} \
##    CONFIG.PCW_EN_EMIO_CAN0 {0} \
##    CONFIG.PCW_EN_EMIO_CAN1 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_ENET0 {0} \
##    CONFIG.PCW_EN_EMIO_ENET1 {0} \
##    CONFIG.PCW_EN_EMIO_GPIO {0} \
##    CONFIG.PCW_EN_EMIO_I2C0 {0} \
##    CONFIG.PCW_EN_EMIO_I2C1 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_PJTAG {0} \
##    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_SPI0 {0} \
##    CONFIG.PCW_EN_EMIO_SPI1 {0} \
##    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##    CONFIG.PCW_EN_EMIO_TRACE {0} \
##    CONFIG.PCW_EN_EMIO_TTC0 {0} \
##    CONFIG.PCW_EN_EMIO_TTC1 {0} \
##    CONFIG.PCW_EN_EMIO_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_WDT {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##    CONFIG.PCW_EN_ENET0 {1} \
##    CONFIG.PCW_EN_ENET1 {0} \
##    CONFIG.PCW_EN_GPIO {1} \
##    CONFIG.PCW_EN_I2C0 {0} \
##    CONFIG.PCW_EN_I2C1 {0} \
##    CONFIG.PCW_EN_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_PJTAG {0} \
##    CONFIG.PCW_EN_PTP_ENET0 {0} \
##    CONFIG.PCW_EN_PTP_ENET1 {0} \
##    CONFIG.PCW_EN_QSPI {1} \
##    CONFIG.PCW_EN_RST0_PORT {1} \
##    CONFIG.PCW_EN_RST1_PORT {0} \
##    CONFIG.PCW_EN_RST2_PORT {0} \
##    CONFIG.PCW_EN_RST3_PORT {0} \
##    CONFIG.PCW_EN_SDIO0 {1} \
##    CONFIG.PCW_EN_SDIO1 {0} \
##    CONFIG.PCW_EN_SMC {0} \
##    CONFIG.PCW_EN_SPI0 {0} \
##    CONFIG.PCW_EN_SPI1 {0} \
##    CONFIG.PCW_EN_TRACE {0} \
##    CONFIG.PCW_EN_TTC0 {0} \
##    CONFIG.PCW_EN_TTC1 {0} \
##    CONFIG.PCW_EN_UART0 {1} \
##    CONFIG.PCW_EN_UART1 {0} \
##    CONFIG.PCW_EN_USB0 {1} \
##    CONFIG.PCW_EN_USB1 {0} \
##    CONFIG.PCW_EN_WDT {0} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
##    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
##    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
##    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
##    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
##    CONFIG.PCW_I2C_RESET_ENABLE {1} \
##    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
##    CONFIG.PCW_IRQ_F2P_INTR {0} \
##    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
##    CONFIG.PCW_MIO_0_DIRECTION {inout} \
##    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_0_PULLUP {enabled} \
##    CONFIG.PCW_MIO_0_SLEW {slow} \
##    CONFIG.PCW_MIO_10_DIRECTION {inout} \
##    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_10_PULLUP {enabled} \
##    CONFIG.PCW_MIO_10_SLEW {slow} \
##    CONFIG.PCW_MIO_11_DIRECTION {inout} \
##    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_11_PULLUP {enabled} \
##    CONFIG.PCW_MIO_11_SLEW {slow} \
##    CONFIG.PCW_MIO_12_DIRECTION {inout} \
##    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_12_PULLUP {enabled} \
##    CONFIG.PCW_MIO_12_SLEW {slow} \
##    CONFIG.PCW_MIO_13_DIRECTION {inout} \
##    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_13_PULLUP {enabled} \
##    CONFIG.PCW_MIO_13_SLEW {slow} \
##    CONFIG.PCW_MIO_14_DIRECTION {in} \
##    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_14_PULLUP {enabled} \
##    CONFIG.PCW_MIO_14_SLEW {slow} \
##    CONFIG.PCW_MIO_15_DIRECTION {out} \
##    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_15_PULLUP {enabled} \
##    CONFIG.PCW_MIO_15_SLEW {slow} \
##    CONFIG.PCW_MIO_16_DIRECTION {out} \
##    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_16_PULLUP {enabled} \
##    CONFIG.PCW_MIO_16_SLEW {slow} \
##    CONFIG.PCW_MIO_17_DIRECTION {out} \
##    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_17_PULLUP {enabled} \
##    CONFIG.PCW_MIO_17_SLEW {slow} \
##    CONFIG.PCW_MIO_18_DIRECTION {out} \
##    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_18_PULLUP {enabled} \
##    CONFIG.PCW_MIO_18_SLEW {slow} \
##    CONFIG.PCW_MIO_19_DIRECTION {out} \
##    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_19_PULLUP {enabled} \
##    CONFIG.PCW_MIO_19_SLEW {slow} \
##    CONFIG.PCW_MIO_1_DIRECTION {out} \
##    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_1_PULLUP {enabled} \
##    CONFIG.PCW_MIO_1_SLEW {slow} \
##    CONFIG.PCW_MIO_20_DIRECTION {out} \
##    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_20_PULLUP {enabled} \
##    CONFIG.PCW_MIO_20_SLEW {slow} \
##    CONFIG.PCW_MIO_21_DIRECTION {out} \
##    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_21_PULLUP {enabled} \
##    CONFIG.PCW_MIO_21_SLEW {slow} \
##    CONFIG.PCW_MIO_22_DIRECTION {in} \
##    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_22_PULLUP {enabled} \
##    CONFIG.PCW_MIO_22_SLEW {slow} \
##    CONFIG.PCW_MIO_23_DIRECTION {in} \
##    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_23_PULLUP {enabled} \
##    CONFIG.PCW_MIO_23_SLEW {slow} \
##    CONFIG.PCW_MIO_24_DIRECTION {in} \
##    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_24_PULLUP {enabled} \
##    CONFIG.PCW_MIO_24_SLEW {slow} \
##    CONFIG.PCW_MIO_25_DIRECTION {in} \
##    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_25_PULLUP {enabled} \
##    CONFIG.PCW_MIO_25_SLEW {slow} \
##    CONFIG.PCW_MIO_26_DIRECTION {in} \
##    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_26_PULLUP {enabled} \
##    CONFIG.PCW_MIO_26_SLEW {slow} \
##    CONFIG.PCW_MIO_27_DIRECTION {in} \
##    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_27_PULLUP {enabled} \
##    CONFIG.PCW_MIO_27_SLEW {slow} \
##    CONFIG.PCW_MIO_28_DIRECTION {inout} \
##    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_28_PULLUP {enabled} \
##    CONFIG.PCW_MIO_28_SLEW {slow} \
##    CONFIG.PCW_MIO_29_DIRECTION {in} \
##    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_29_PULLUP {enabled} \
##    CONFIG.PCW_MIO_29_SLEW {slow} \
##    CONFIG.PCW_MIO_2_DIRECTION {inout} \
##    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_2_PULLUP {disabled} \
##    CONFIG.PCW_MIO_2_SLEW {slow} \
##    CONFIG.PCW_MIO_30_DIRECTION {out} \
##    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_30_PULLUP {enabled} \
##    CONFIG.PCW_MIO_30_SLEW {slow} \
##    CONFIG.PCW_MIO_31_DIRECTION {in} \
##    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_31_PULLUP {enabled} \
##    CONFIG.PCW_MIO_31_SLEW {slow} \
##    CONFIG.PCW_MIO_32_DIRECTION {inout} \
##    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_32_PULLUP {enabled} \
##    CONFIG.PCW_MIO_32_SLEW {slow} \
##    CONFIG.PCW_MIO_33_DIRECTION {inout} \
##    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_33_PULLUP {enabled} \
##    CONFIG.PCW_MIO_33_SLEW {slow} \
##    CONFIG.PCW_MIO_34_DIRECTION {inout} \
##    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_34_PULLUP {enabled} \
##    CONFIG.PCW_MIO_34_SLEW {slow} \
##    CONFIG.PCW_MIO_35_DIRECTION {inout} \
##    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_35_PULLUP {enabled} \
##    CONFIG.PCW_MIO_35_SLEW {slow} \
##    CONFIG.PCW_MIO_36_DIRECTION {in} \
##    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_36_PULLUP {enabled} \
##    CONFIG.PCW_MIO_36_SLEW {slow} \
##    CONFIG.PCW_MIO_37_DIRECTION {inout} \
##    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_37_PULLUP {enabled} \
##    CONFIG.PCW_MIO_37_SLEW {slow} \
##    CONFIG.PCW_MIO_38_DIRECTION {inout} \
##    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_38_PULLUP {enabled} \
##    CONFIG.PCW_MIO_38_SLEW {slow} \
##    CONFIG.PCW_MIO_39_DIRECTION {inout} \
##    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_39_PULLUP {enabled} \
##    CONFIG.PCW_MIO_39_SLEW {slow} \
##    CONFIG.PCW_MIO_3_DIRECTION {inout} \
##    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_3_PULLUP {disabled} \
##    CONFIG.PCW_MIO_3_SLEW {slow} \
##    CONFIG.PCW_MIO_40_DIRECTION {inout} \
##    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_40_PULLUP {enabled} \
##    CONFIG.PCW_MIO_40_SLEW {slow} \
##    CONFIG.PCW_MIO_41_DIRECTION {inout} \
##    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_41_PULLUP {enabled} \
##    CONFIG.PCW_MIO_41_SLEW {slow} \
##    CONFIG.PCW_MIO_42_DIRECTION {inout} \
##    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_42_PULLUP {enabled} \
##    CONFIG.PCW_MIO_42_SLEW {slow} \
##    CONFIG.PCW_MIO_43_DIRECTION {inout} \
##    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_43_PULLUP {enabled} \
##    CONFIG.PCW_MIO_43_SLEW {slow} \
##    CONFIG.PCW_MIO_44_DIRECTION {inout} \
##    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_44_PULLUP {enabled} \
##    CONFIG.PCW_MIO_44_SLEW {slow} \
##    CONFIG.PCW_MIO_45_DIRECTION {inout} \
##    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_45_PULLUP {enabled} \
##    CONFIG.PCW_MIO_45_SLEW {slow} \
##    CONFIG.PCW_MIO_46_DIRECTION {out} \
##    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_46_PULLUP {enabled} \
##    CONFIG.PCW_MIO_46_SLEW {slow} \
##    CONFIG.PCW_MIO_47_DIRECTION {in} \
##    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_47_PULLUP {enabled} \
##    CONFIG.PCW_MIO_47_SLEW {slow} \
##    CONFIG.PCW_MIO_48_DIRECTION {inout} \
##    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_48_PULLUP {enabled} \
##    CONFIG.PCW_MIO_48_SLEW {slow} \
##    CONFIG.PCW_MIO_49_DIRECTION {inout} \
##    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_49_PULLUP {enabled} \
##    CONFIG.PCW_MIO_49_SLEW {slow} \
##    CONFIG.PCW_MIO_4_DIRECTION {inout} \
##    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_4_PULLUP {disabled} \
##    CONFIG.PCW_MIO_4_SLEW {slow} \
##    CONFIG.PCW_MIO_50_DIRECTION {inout} \
##    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_50_PULLUP {enabled} \
##    CONFIG.PCW_MIO_50_SLEW {slow} \
##    CONFIG.PCW_MIO_51_DIRECTION {inout} \
##    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_51_PULLUP {enabled} \
##    CONFIG.PCW_MIO_51_SLEW {slow} \
##    CONFIG.PCW_MIO_52_DIRECTION {out} \
##    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_52_PULLUP {enabled} \
##    CONFIG.PCW_MIO_52_SLEW {slow} \
##    CONFIG.PCW_MIO_53_DIRECTION {inout} \
##    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_53_PULLUP {enabled} \
##    CONFIG.PCW_MIO_53_SLEW {slow} \
##    CONFIG.PCW_MIO_5_DIRECTION {inout} \
##    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_5_PULLUP {disabled} \
##    CONFIG.PCW_MIO_5_SLEW {slow} \
##    CONFIG.PCW_MIO_6_DIRECTION {out} \
##    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_6_PULLUP {disabled} \
##    CONFIG.PCW_MIO_6_SLEW {slow} \
##    CONFIG.PCW_MIO_7_DIRECTION {out} \
##    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_7_PULLUP {disabled} \
##    CONFIG.PCW_MIO_7_SLEW {slow} \
##    CONFIG.PCW_MIO_8_DIRECTION {out} \
##    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_8_PULLUP {disabled} \
##    CONFIG.PCW_MIO_8_SLEW {slow} \
##    CONFIG.PCW_MIO_9_DIRECTION {out} \
##    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_9_PULLUP {enabled} \
##    CONFIG.PCW_MIO_9_SLEW {slow} \
##    CONFIG.PCW_MIO_PRIMITIVE {54} \
##    CONFIG.PCW_MIO_TREE_PERIPHERALS {\
## GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI\
## Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART\
## 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet\
## 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB\
## 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet\
## 0#Enet 0} \
##    CONFIG.PCW_MIO_TREE_SIGNALS {\
## gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
##    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
##    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
##    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##    CONFIG.PCW_P2F_CAN0_INTR {0} \
##    CONFIG.PCW_P2F_CAN1_INTR {0} \
##    CONFIG.PCW_P2F_CTI_INTR {0} \
##    CONFIG.PCW_P2F_DMAC0_INTR {0} \
##    CONFIG.PCW_P2F_DMAC1_INTR {0} \
##    CONFIG.PCW_P2F_DMAC2_INTR {0} \
##    CONFIG.PCW_P2F_DMAC3_INTR {0} \
##    CONFIG.PCW_P2F_DMAC4_INTR {0} \
##    CONFIG.PCW_P2F_DMAC5_INTR {0} \
##    CONFIG.PCW_P2F_DMAC6_INTR {0} \
##    CONFIG.PCW_P2F_DMAC7_INTR {0} \
##    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
##    CONFIG.PCW_P2F_ENET0_INTR {0} \
##    CONFIG.PCW_P2F_ENET1_INTR {0} \
##    CONFIG.PCW_P2F_GPIO_INTR {0} \
##    CONFIG.PCW_P2F_I2C0_INTR {0} \
##    CONFIG.PCW_P2F_I2C1_INTR {0} \
##    CONFIG.PCW_P2F_QSPI_INTR {0} \
##    CONFIG.PCW_P2F_SDIO0_INTR {0} \
##    CONFIG.PCW_P2F_SDIO1_INTR {0} \
##    CONFIG.PCW_P2F_SMC_INTR {0} \
##    CONFIG.PCW_P2F_SPI0_INTR {0} \
##    CONFIG.PCW_P2F_SPI1_INTR {0} \
##    CONFIG.PCW_P2F_UART0_INTR {0} \
##    CONFIG.PCW_P2F_UART1_INTR {0} \
##    CONFIG.PCW_P2F_USB0_INTR {0} \
##    CONFIG.PCW_P2F_USB1_INTR {0} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
##    CONFIG.PCW_PACKAGE_NAME {clg400} \
##    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
##    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
##    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
##    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
##    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
##    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
##    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
##    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
##    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
##    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
##    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
##    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
##    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
##    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
##    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
##    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
##    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
##    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
##    CONFIG.PCW_UART0_BAUD_RATE {115200} \
##    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
##    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
##    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
##    CONFIG.PCW_UART1_BAUD_RATE {115200} \
##    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
##    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
##    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
##    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##    CONFIG.PCW_UIPARAM_DDR_AL {0} \
##    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
##    CONFIG.PCW_UIPARAM_DDR_BL {8} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
##    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
##    CONFIG.PCW_UIPARAM_DDR_CL {7} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
##    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
##    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
##    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
##    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
##    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
##    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
##    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
##    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
##    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB0_RESET_ENABLE {1} \
##    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
##    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
##    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
##    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB1_RESET_ENABLE {0} \
##    CONFIG.PCW_USB_RESET_ENABLE {1} \
##    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##    CONFIG.PCW_USE_AXI_NONSECURE {0} \
##    CONFIG.PCW_USE_CORESIGHT {0} \
##    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##    CONFIG.PCW_USE_CR_FABRIC {1} \
##    CONFIG.PCW_USE_DDR_BYPASS {0} \
##    CONFIG.PCW_USE_DEBUG {0} \
##    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
##    CONFIG.PCW_USE_DMA0 {0} \
##    CONFIG.PCW_USE_DMA1 {0} \
##    CONFIG.PCW_USE_DMA2 {0} \
##    CONFIG.PCW_USE_DMA3 {0} \
##    CONFIG.PCW_USE_EXPANDED_IOP {0} \
##    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
##    CONFIG.PCW_USE_HIGH_OCM {0} \
##    CONFIG.PCW_USE_M_AXI_GP0 {1} \
##    CONFIG.PCW_USE_M_AXI_GP1 {0} \
##    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_S_AXI_ACP {0} \
##    CONFIG.PCW_USE_S_AXI_GP0 {0} \
##    CONFIG.PCW_USE_S_AXI_GP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP0 {1} \
##    CONFIG.PCW_USE_S_AXI_HP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP2 {0} \
##    CONFIG.PCW_USE_S_AXI_HP3 {0} \
##    CONFIG.PCW_USE_TRACE {0} \
##    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
##    CONFIG.PCW_VALUE_SILVERSION {3} \
##    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
##  ] $processing_system7_0
## 
##   # Create instance: ps7_0_axi_periph, and set properties
##   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {2} \
##  ] $ps7_0_axi_periph
## 
##   # Create instance: rst_ps7_0_50M, and set properties
##   set rst_ps7_0_50M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_50M ]
## 
##   # Create instance: top_design, and set properties
##   set block_name top
##   set block_cell_name top_design
##   if { [catch {set top_design [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $top_design eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##   
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins top_design/MEM]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
##   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net top_design_TRACE [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins top_design/TRACE]
## 
##   # Create port connections
##   connect_bd_net -net ARESETN_1 [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
##   connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins top_design/rst]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_50M/slowest_sync_clk] [get_bd_pins top_design/clk]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_50M/ext_reset_in]
##   connect_bd_net -net rst_ps7_0_50M_peripheral_aresetn [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
## 
##   # Create address segments
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x40400000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
##   assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TRACE' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_o> is being overridden by the user with net <axi_gpio_0_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : </home/m7malhot/e3mehta-pd6/build/output/.srcs/sources_1/bd/overlay/overlay.bd> 
# generate_target all [get_files overlay.bd ]
INFO: [BD 41-1662] The design 'overlay.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/sim/overlay.v
Verilog Output written to : /home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/hdl/overlay_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_design .
Exporting to file /home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/hw_handoff/overlay.hwh
Generated Hardware Definition File /home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.852 ; gain = 0.000 ; free physical = 4630 ; free virtual = 50749
# if { $v == "2022.1" } {
# 	file copy -force ${cl_root}/build/output/.gen/sources_1/bd/overlay/hw_handoff/overlay.hwh ${cl_root}/build/output/
# } elseif { $v == "2018.3" } {
#   file copy -force ${cl_root}/build/output/.srcs/sources_1/bd/overlay/hw_handoff/overlay.hwh ${cl_root}/build/output/
# }
# add_files $cl_root/build/design/top.v
# if { $v == "2022.1" } {
#   add_files $cl_root/build/output/.gen/sources_1/bd/overlay/hdl/overlay_wrapper.v
# } elseif { $v == "2018.3" } {
#   # 2018.3 has a different project structure
#   # add_files $cl_root/build/output/.gen/sources_1/bd/overlay/hdl/overlay_wrapper.v
#   add_files $cl_root/build/output/.srcs/sources_1/bd/overlay/hdl/overlay_wrapper.v
#   # add_files $cl_root/build/output/.srcs/sources_1/bd/overlay/hw_handoff/overlay.hwh
# }
# synth_design -flatten_hierarchy rebuilt -top overlay_wrapper \
# 	-verilog_define "MEM_PATH=\"$mem_path\"" \
# 	-verilog_define "MEM_DEPTH=$mem_depth" \
# 	-verilog_define "LINE_COUNT=$line_count"
Command: synth_design -flatten_hierarchy rebuilt -top overlay_wrapper -verilog_define MEM_PATH=\"/home/m7malhot/e3mehta-pd6/verif/data/rv32ui-p-add.x\" -verilog_define MEM_DEPTH=4096 -verilog_define LINE_COUNT=357
Starting synth_design
Using part: xc7z020clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1463203
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-6901] identifier 'data_rs2_stall_w' is used before its declaration [/home/m7malhot/e3mehta-pd6/design/code/pd.v:239]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'top' [/home/m7malhot/e3mehta-pd6/build/design/top.v:74]
INFO: [Synth 8-9937] previous definition of design element 'top' is here [/home/m7malhot/e3mehta-pd6/build/design/top_stub.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2828.906 ; gain = 0.000 ; free physical = 3984 ; free virtual = 50112
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overlay_wrapper' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/hdl/overlay_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'overlay' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:674]
INFO: [Synth 8-638] synthesizing module 'overlay_axi_dma_0_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/synth/overlay_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 25 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/synth/overlay_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:34719]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30266]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30285]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30266]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35197]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35251]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35306]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35361]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35416]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35471]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:35526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:40836]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41317]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41372]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41427]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41482]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41537]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41592]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41647]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'overlay_axi_dma_0_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/synth/overlay_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'overlay_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'overlay_axi_dma_0_0' has 64 connections declared, but only 58 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:900]
INFO: [Synth 8-638] synthesizing module 'overlay_axi_gpio_0_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/synth/overlay_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/synth/overlay_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'overlay_axi_gpio_0_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/synth/overlay_axi_gpio_0_0.vhd:85]
WARNING: [Synth 8-7071] port 'gpio2_io_o' of module 'overlay_axi_gpio_0_0' is unconnected for instance 'axi_gpio_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:959]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'overlay_axi_gpio_0_0' has 21 connections declared, but only 20 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:959]
INFO: [Synth 8-6157] synthesizing module 'overlay_axi_mem_intercon_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1284]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7OZ9Z3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:137]
INFO: [Synth 8-6157] synthesizing module 'overlay_auto_pc_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_auto_pc_0_1/synth/overlay_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_axi3_conv' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b_downsizer' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b_downsizer' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_a_axi3_conv' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_fifo' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_fifo_gen' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_fifo_gen' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_fifo' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_a_axi3_conv' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_w_axi3_conv' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_w_axi3_conv' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_a_axi3_conv__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_fifo__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_fifo_gen__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_fifo_gen__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_fifo__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_a_axi3_conv__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_r_axi3_conv' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_r_axi3_conv' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_axi3_conv' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'overlay_auto_pc_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_auto_pc_0_1/synth/overlay_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7OZ9Z3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:137]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17FGC6B' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2744]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17FGC6B' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2744]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_7J2OKG' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2848]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_7J2OKG' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2848]
INFO: [Synth 8-6157] synthesizing module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_xbar_0_1/synth/overlay_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_crossbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_splitter' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_splitter' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_router' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_router' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_mux' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_mux' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_mux__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_mux__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_crossbar' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'overlay_xbar_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_xbar_0_1/synth/overlay_xbar_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1859]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1876]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1877]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1879]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'overlay_xbar_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1880]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'overlay_xbar_0' is unconnected for instance 'xbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1809]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'overlay_xbar_0' is unconnected for instance 'xbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1809]
WARNING: [Synth 8-7023] instance 'xbar' of module 'overlay_xbar_0' has 78 connections declared, but only 76 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1809]
INFO: [Synth 8-6155] done synthesizing module 'overlay_axi_mem_intercon_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1284]
INFO: [Synth 8-6157] synthesizing module 'overlay_axis_data_fifo_0_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axis_data_fifo_0_0_1/synth/overlay_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0bd2/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0bd2/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'overlay_axis_data_fifo_0_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axis_data_fifo_0_0_1/synth/overlay_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'overlay_axis_dwidth_converter_0_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axis_dwidth_converter_0_0_1/synth/overlay_axis_dwidth_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_downsizer' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_downsizer' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice__parameterized0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice__parameterized0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'overlay_axis_dwidth_converter_0_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axis_dwidth_converter_0_0_1/synth/overlay_axis_dwidth_converter_0_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/synth/overlay_processing_system7_0_0.v:461]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'overlay_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'overlay_processing_system7_0_0' has 110 connections declared, but only 104 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1078]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'SI_REG' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'MI_REG' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'overlay_xbar_1' is unconnected for instance 'xbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2398]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'overlay_xbar_1' is unconnected for instance 'xbar' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2398]
WARNING: [Synth 8-7023] instance 'xbar' of module 'overlay_xbar_1' has 40 connections declared, but only 38 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:2398]
INFO: [Synth 8-638] synthesizing module 'overlay_rst_ps7_0_50M_0' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/synth/overlay_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/synth/overlay_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'overlay_rst_ps7_0_50M_0' (0#1) [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/synth/overlay_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'overlay_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1263]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'overlay_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1263]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'overlay_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1263]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'overlay_rst_ps7_0_50M_0' has 10 connections declared, but only 7 given [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/synth/overlay.v:1263]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/m7malhot/e3mehta-pd6/build/design/top.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/m7malhot/e3mehta-pd6/design/design_wrapper.v:9]
INFO: [Synth 8-3876] $readmem data file '/home/m7malhot/e3mehta-pd6/verif/data/rv32ui-p-add.x' is read successfully [/home/m7malhot/e3mehta-pd6/build/design/imemory.v:19]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30961]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[7].sig_delay_data_reg_reg[7] was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:31275]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:37078]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[7].sig_delay_data_reg_reg[7] was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47765]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47821]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port address[31] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module dmemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[6] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[5] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[4] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[3] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[2] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[1] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode_xm[0] in module control_signals is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[31] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[30] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[29] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[28] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[26] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[25] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[24] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[23] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[22] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[21] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[20] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_write in module imemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_tlast in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_27_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_27_addr_decoder__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_27_addr_decoder__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_27_axi_crossbar__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.840 ; gain = 81.934 ; free physical = 3924 ; free virtual = 50057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2928.652 ; gain = 99.746 ; free physical = 3889 ; free virtual = 50022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2928.652 ; gain = 99.746 ; free physical = 3889 ; free virtual = 50022
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2934.590 ; gain = 0.000 ; free physical = 3882 ; free virtual = 50015
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc] for cell 'overlay_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc] for cell 'overlay_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/overlay_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/overlay_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0_board.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0_board.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/overlay_processing_system7_0_0.xdc] for cell 'overlay_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/overlay_processing_system7_0_0.xdc] for cell 'overlay_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/overlay_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/overlay_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/overlay_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0_board.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0_board.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0_clocks.xdc] for cell 'overlay_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0_clocks.xdc] for cell 'overlay_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/overlay_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/overlay_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/overlay_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/overlay_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.387 ; gain = 0.000 ; free physical = 3885 ; free virtual = 50020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 409 instances were transformed.
  FDR => FDRE: 408 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3029.387 ; gain = 0.000 ; free physical = 3881 ; free virtual = 50016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 4010 ; free virtual = 50145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 4010 ; free virtual = 50145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axis_dwidth_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/top_design. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_dma_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_gpio_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/processing_system7_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/rst_ps7_0_50M/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 4032 ; free virtual = 50167
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
ROM "GEN_MUXFARM_64.s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
ROM "GEN_MUXFARM_64.s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_27_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_27_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
INFO: [Synth 8-3971] The signal "register_file:/regs_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 3980 ; free virtual = 50119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 18    
	   4 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 10    
	   3 Input   11 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 15    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 22    
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 67    
+---Registers : 
	              164 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               68 Bit    Registers := 4     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 12    
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 35    
	               25 Bit    Registers := 12    
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               14 Bit    Registers := 5     
	               12 Bit    Registers := 22    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 51    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 33    
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 773   
+---RAMs : 
	             150K Bit	(2048 X 75 bit)          RAMs := 1     
	             148K Bit	(2048 X 74 bit)          RAMs := 1     
	              82K Bit	(512 X 164 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              224 Bit	(16 X 14 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  153 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 24    
	   5 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 7     
	   4 Input   25 Bit        Muxes := 2     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 14    
	   3 Input   12 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 26    
	   4 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 43    
	   8 Input    8 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 47    
	   3 Input    4 Bit        Muxes := 5     
	   9 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 30    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 220   
	   3 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 39    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 395   
	   3 Input    1 Bit        Muxes := 23    
	   8 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 93 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 71 bits.
INFO: [Synth 8-3971] The signal "overlay_i/top_design/\inst/dut/core /rf1/regs_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 3988 ; free virtual = 50135
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------+-------------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                                  | Depth x Width | Implemented As | 
+---------------------------+-------------------------------------------------------------+---------------+----------------+
|axi_datamover_mm2s_dre     | GEN_MUXFARM_64.s_case_i_64                                  | 64x3          | LUT            | 
|axi_datamover_s2mm_dre     | GEN_MUXFARM_64.s_case_i_64                                  | 64x3          | LUT            | 
|axi_datamover_mm2s_dre     | GEN_MUXFARM_64.s_case_i_64                                  | 64x3          | LUT            | 
|axi_datamover_s2mm_realign | GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_MUXFARM_64.s_case_i_64 | 64x3          | LUT            | 
+---------------------------+-------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 75(NO_CHANGE)    | W |   | 2 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 4      | 
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(NO_CHANGE)    | W |   | 2 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 4      | 
|overlay_i/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 512 x 164(READ_FIRST)  | W |   | 512 x 164(WRITE_FIRST) |   | R | Port A and B     | 0      | 1      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | imem1/mem_reg                    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[0].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[1].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[2].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[3].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 14              | RAM32M x 3    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 3029.387 ; gain = 200.480 ; free physical = 3784 ; free virtual = 49932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 3048.824 ; gain = 219.918 ; free physical = 3321 ; free virtual = 49568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 75(NO_CHANGE)    | W |   | 2 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 4      | 
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(NO_CHANGE)    | W |   | 2 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 4      | 
|overlay_i/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 512 x 164(READ_FIRST)  | W |   | 512 x 164(WRITE_FIRST) |   | R | Port A and B     | 0      | 1      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | imem1/mem_reg                    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[0].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[1].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[2].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|overlay_i/top_design/\inst/dut/core                                                                                                                                                                                                                  | dmem1/bm[3].memory/mem_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|overlay_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 14              | RAM32M x 3    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|overlay_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/imem1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/rf1/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/rf1/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/dmem1/bm[0].memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/dmem1/bm[1].memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/dmem1/bm[2].memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance overlay_i/top_design/inst/dut/core/dmem1/bm[3].memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 731 ; free virtual = 47111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3593 ; free virtual = 49537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3593 ; free virtual = 49537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3787 ; free virtual = 49732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3788 ; free virtual = 49733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3786 ; free virtual = 49731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3786 ; free virtual = 49731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 42     | 42         | 42     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   188|
|4     |LUT1     |   323|
|5     |LUT2     |   585|
|6     |LUT3     |  1477|
|7     |LUT4     |   832|
|8     |LUT5     |   973|
|9     |LUT6     |  1590|
|10    |MUXF7    |    61|
|11    |PS7      |     1|
|12    |RAM32M   |     4|
|13    |RAM32X1D |     3|
|14    |RAMB18E1 |     8|
|17    |RAMB36E1 |    10|
|20    |SRL16    |     1|
|21    |SRL16E   |   227|
|22    |SRLC32E  |    50|
|23    |FDCE     |    69|
|24    |FDPE     |    33|
|25    |FDR      |    12|
|26    |FDRE     |  4952|
|27    |FDSE     |   192|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.840 ; gain = 235.934 ; free physical = 3786 ; free virtual = 49731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2694 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 3064.840 ; gain = 135.199 ; free physical = 3781 ; free virtual = 49726
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.848 ; gain = 235.934 ; free physical = 3781 ; free virtual = 49726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3064.848 ; gain = 0.000 ; free physical = 3877 ; free virtual = 49822
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc] for cell 'overlay_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0.xdc] for cell 'overlay_i/axi_dma_0/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0_board.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0_board.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_gpio_0_0_1/overlay_axi_gpio_0_0.xdc] for cell 'overlay_i/axi_gpio_0/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/overlay_processing_system7_0_0.xdc] for cell 'overlay_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_processing_system7_0_0_1/overlay_processing_system7_0_0.xdc] for cell 'overlay_i/processing_system7_0/inst'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0_board.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0_board.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_rst_ps7_0_50M_0_1/overlay_rst_ps7_0_50M_0.xdc] for cell 'overlay_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0_clocks.xdc] for cell 'overlay_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/m7malhot/e3mehta-pd6/build/output/.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0_1/overlay_axi_dma_0_0_clocks.xdc] for cell 'overlay_i/axi_dma_0/U0'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.934 ; gain = 0.000 ; free physical = 3852 ; free virtual = 49797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: e279f23c
INFO: [Common 17-83] Releasing license: Synthesis
771 Infos, 274 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 3256.934 ; gain = 532.082 ; free physical = 4138 ; free virtual = 50083
# write_checkpoint -force overlay_post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3256.934 ; gain = 0.000 ; free physical = 4062 ; free virtual = 50009
INFO: [Common 17-1381] The checkpoint '/home/m7malhot/e3mehta-pd6/build/output/overlay_post_synth.dcp' has been generated.
# write_verilog -force overlay_post_synth.v
# if { $hw_probe != "0" } {
#   source $cl_root/build/scripts/pre-opt.tcl
# }
# opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3256.934 ; gain = 0.000 ; free physical = 4048 ; free virtual = 49993

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_13 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/g0_b0_i_1, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/top_design/inst/dut/core/imem1/mem_reg_i_1 into driver instance overlay_i/top_design/inst/dut/core/imem1/mem_reg_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/top_design/inst/dut/core/rf1/data_rs2_xm_r[4]_i_1 into driver instance overlay_i/top_design/inst/dut/core/rf1/data_rs2_xm_r[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 141c6c8da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3336.723 ; gain = 79.789 ; free physical = 3583 ; free virtual = 49528
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 148 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 121813491

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3336.723 ; gain = 79.789 ; free physical = 3583 ; free virtual = 49528
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 174 cells
INFO: [Opt 31-1021] In phase Constant propagation, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5a9eff65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3336.723 ; gain = 79.789 ; free physical = 3581 ; free virtual = 49528
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Sweep, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG overlay_i/top_design/inst/gated_clock_BUFG_inst to drive 406 load(s) on clock net overlay_i/top_design/inst/gated_clock_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 5e3cc49b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.738 ; gain = 111.805 ; free physical = 3637 ; free virtual = 49532
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 5e3cc49b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.738 ; gain = 111.805 ; free physical = 3635 ; free virtual = 49532
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 29 modules.
INFO: [Opt 31-75] Optimized module 'axi_crossbar_v2_1_27_addr_arbiter'.
INFO: [Opt 31-75] Optimized module 'axi_crossbar_v2_1_27_addr_arbiter_25'.
INFO: [Opt 31-75] Optimized module 'axi_crossbar_v2_1_27_addr_arbiter_sasd'.
INFO: [Opt 31-75] Optimized module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0'.
INFO: [Opt 31-75] Optimized module 'axi_data_fifo_v2_1_25_fifo_gen__parameterized0'.
INFO: [Opt 31-75] Optimized module 'axi_datamover_ibttcc'.
INFO: [Opt 31-75] Optimized module 'axi_datamover_mm2s_dre'.
INFO: [Opt 31-75] Optimized module 'axi_datamover_pcc'.
INFO: [Opt 31-75] Optimized module 'axi_datamover_rddata_cntl'.
INFO: [Opt 31-75] Optimized module 'axi_datamover_s2mm_dre'.
INFO: [Opt 31-75] Optimized module 'axi_dma_lite_if'.
INFO: [Opt 31-75] Optimized module 'axi_dma_register_s2mm'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_26_a_axi3_conv'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_26_a_axi3_conv__parameterized0'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_26_b2s_incr_cmd'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1'.
INFO: [Opt 31-75] Optimized module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3_3'.
INFO: [Opt 31-75] Optimized module 'byte_mem_1'.
INFO: [Opt 31-75] Optimized module 'cntr_incr_decr_addn_f'.
INFO: [Opt 31-75] Optimized module 'cntr_incr_decr_addn_f_46'.
INFO: [Opt 31-75] Optimized module 'cntr_incr_decr_addn_f__parameterized1'.
INFO: [Opt 31-75] Optimized module 'control_signals'.
INFO: [Opt 31-75] Optimized module 'pd'.
INFO: [Opt 31-75] Optimized module 'slave_attachment'.
INFO: [Opt 31-75] Optimized module 'sync_fifo_fg'.
INFO: [Opt 31-75] Optimized module 'sync_fifo_fg__parameterized1'.
INFO: [Opt 31-75] Optimized module 'top'.
INFO: [Opt 31-75] Optimized module 'xpm_counter_updn__parameterized6_38'.
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi_dma_lite_if_LUT1 into driver instance overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi_dma_lite_if_LUT3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT1 into driver instance overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT1_2 into driver instance overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT4_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT1_4 into driver instance overlay_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/axi_dma_registe1_LUT3_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_26 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT5_46, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_15 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_16 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_11, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_23 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT6_48, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_22 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT6_47, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_21 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT6_46, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_17 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_12, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_7 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT4_20, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_19 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_14, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_11 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT4_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_18 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_13, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_13 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT1_14 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/axi_datamover_m_LUT3_9, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sync_fifo_fg_LUT1_1 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sync_fifo_fg_LUT4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_46 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_1 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_63 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_27, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_3 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_35, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_4 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_54, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_5 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_55, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_49 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_19, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_81 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_83, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_51 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_20, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_65 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_28, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_53 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_21, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_80 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_82, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_55 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_22, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_56 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_23, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_67 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_29, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_58 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_24, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_82 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT3_84, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_98 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT2_14, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_60 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_25, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_69 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_30, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_21 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_6, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_62 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_26, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_24 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_8, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_25 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_26 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_27 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_28 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_29 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_13, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_30 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_14, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_31 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_15, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_32 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT4_16, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_35 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT2_15, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT1_37 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/axi_datamover_p_LUT2_16, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/axi_datamover_r1_LUT1 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/axi_datamover_r1_LUT3_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/axi_datamover_r1_LUT1_2 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/axi_datamover_r1_LUT5_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_99 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT5_12, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_2 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_68 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_4 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_43 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_24, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_6 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_44 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_25, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_8 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_9 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_45 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT3_12, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_11 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_6, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_13 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_7, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_67 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_15 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_8, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_16 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_9, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_78 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_7, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_18 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_10, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_77 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_6, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_20 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_11, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_50 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT3_18, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_22 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_12, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_23 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_13, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_76 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_25 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_14, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_75 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_27 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_15, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_74 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_11, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_29 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_16, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_30 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_17, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_73 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_32 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_18, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_72 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_9, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_34 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_19, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_71 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_8, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_36 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_20, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_37 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_21, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_70 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_39 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_22, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_69 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT2_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT1_41 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/axi_datamover_i1_LUT4_23, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/axi_datamover_s5_LUT1_21 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/axi_datamover_s5_LUT3_18, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/axi_datamover_s5_LUT1_18 into driver instance overlay_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/axi_datamover_s5_LUT6_67, which resulted in an inversion of 3 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Resynthesis | Checksum: 136391d16

Time (s): cpu = 00:01:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3383.594 ; gain = 126.660 ; free physical = 8296 ; free virtual = 49373
INFO: [Opt 31-389] Phase Resynthesis created 3346 cells and removed 3615 cells
INFO: [Opt 31-1021] In phase Resynthesis, 164 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 136391d16

Time (s): cpu = 00:01:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3383.594 ; gain = 126.660 ; free physical = 8296 ; free virtual = 49373
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             148  |                                             91  |
|  Constant propagation         |              58  |             174  |                                             91  |
|  Sweep                        |               0  |               9  |                                            162  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |            3346  |            3615  |                                            164  |
|  Post Processing Netlist      |               0  |               0  |                                             97  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3383.594 ; gain = 0.000 ; free physical = 8296 ; free virtual = 49373
Ending Logic Optimization Task | Checksum: 11f28b455

Time (s): cpu = 00:01:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3383.594 ; gain = 126.660 ; free physical = 8296 ; free virtual = 49373

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.594 ; gain = 0.000 ; free physical = 8473 ; free virtual = 49551
Ending Netlist Obfuscation Task | Checksum: 11f28b455

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3383.594 ; gain = 0.000 ; free physical = 8473 ; free virtual = 49551
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3383.594 ; gain = 126.660 ; free physical = 8473 ; free virtual = 49551
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8561 ; free virtual = 49637
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be0dccad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8561 ; free virtual = 49637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8561 ; free virtual = 49638

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11723e50e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8763 ; free virtual = 49840

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2594f23c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8806 ; free virtual = 49884

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2594f23c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8806 ; free virtual = 49884
Phase 1 Placer Initialization | Checksum: 2594f23c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8806 ; free virtual = 49884

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a593ed04

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8855 ; free virtual = 49934

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 218d4cc9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8854 ; free virtual = 49932

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 218d4cc9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3454.375 ; gain = 0.000 ; free physical = 8854 ; free virtual = 49932

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1117 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 436 nets or LUTs. Breaked 0 LUT, combined 436 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8697 ; free virtual = 49845

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            436  |                   436  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            436  |                   436  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e77a81c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8640 ; free virtual = 49811
Phase 2.4 Global Placement Core | Checksum: 1dac9f9fd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8640 ; free virtual = 49811
Phase 2 Global Placement | Checksum: 1dac9f9fd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8639 ; free virtual = 49811

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2445288e1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8639 ; free virtual = 49810

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1acfdad18

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8516 ; free virtual = 49688

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194814580

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8460 ; free virtual = 49632

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f746368

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8460 ; free virtual = 49631

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ca061ece

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8433 ; free virtual = 49633

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18de75630

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8583 ; free virtual = 49805

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 146bc3a57

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8590 ; free virtual = 49813
Phase 3 Detail Placement | Checksum: 146bc3a57

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8588 ; free virtual = 49814

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b46d6950

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.141 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c1956475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8530 ; free virtual = 49776
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1431e6372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8528 ; free virtual = 49773
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b46d6950

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.141. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18c556546

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49774

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49774
Phase 4.1 Post Commit Optimization | Checksum: 18c556546

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49774

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c556546

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18c556546

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773
Phase 4.3 Placer Reporting | Checksum: 18c556546

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8528 ; free virtual = 49773

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11688042a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8528 ; free virtual = 49773
Ending Placer Task | Checksum: 6c361aae

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.379 ; gain = 8.004 ; free physical = 8531 ; free virtual = 49776
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3462.379 ; gain = 78.785 ; free physical = 8542 ; free virtual = 49787
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 53f2ec83 ConstDB: 0 ShapeSum: 18432e2b RouteDB: 0
Post Restoration Checksum: NetGraph: c9271237 NumContArr: bfdf58b8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 189066aef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8510 ; free virtual = 49740

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 189066aef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8479 ; free virtual = 49709

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 189066aef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8479 ; free virtual = 49709
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f376bd81

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8452 ; free virtual = 49682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.254  | TNS=0.000  | WHS=-1.315 | THS=-492.440|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00207104 %
  Global Horizontal Routing Utilization  = 0.00219743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8985
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8984
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 922bb1a1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8445 ; free virtual = 49675

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 922bb1a1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8445 ; free virtual = 49675
Phase 3 Initial Routing | Checksum: 1b01a380f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8444 ; free virtual = 49674

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 955
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169199c2b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49679

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 142f0be06

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49678
Phase 4 Rip-up And Reroute | Checksum: 142f0be06

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49678

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 142f0be06

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49678

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 142f0be06

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49678
Phase 5 Delay and Skew Optimization | Checksum: 142f0be06

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8448 ; free virtual = 49678

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a66528fd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.284  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18e0d25d3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679
Phase 6 Post Hold Fix | Checksum: 18e0d25d3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.74081 %
  Global Horizontal Routing Utilization  = 2.21045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cd3a3b30

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cd3a3b30

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fc14367d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8449 ; free virtual = 49679

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.284  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fc14367d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8452 ; free virtual = 49683
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8496 ; free virtual = 49726

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8496 ; free virtual = 49726
# report_utilization -hierarchical -hierarchical_depth 10 -file util.txt
# write_checkpoint -force overlay_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3462.379 ; gain = 0.000 ; free physical = 8466 ; free virtual = 49715
INFO: [Common 17-1381] The checkpoint '/home/m7malhot/e3mehta-pd6/build/output/overlay_routed.dcp' has been generated.
# write_verilog -force overlay_routed.v
# set pass [expr {[get_property SLACK [get_timing_paths]] >= 0}]
# if { $pass == 1 } {
# 	puts "======= Timing met ======="
# } else {
# 	puts "!!!!!!! Timing failed !!!!!!!"
# 	exit
# }
======= Timing met =======
# write_bitstream -force overlay.bit
Command: write_bitstream -force overlay.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A1)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, overlay_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./overlay.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3734.246 ; gain = 271.867 ; free physical = 8445 ; free virtual = 49676
# if { $hw_probe != "0" } {
#   write_debug_probes -force overlay.ltx
# }
INFO: [Common 17-206] Exiting Vivado at Sat Nov 22 11:44:27 2025...
