$date
	Fri Feb 28 11:35:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 4 ! register [3:0] $end
$var reg 1 " arstn $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$scope module r $end
$var wire 1 " arstn $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var reg 4 % register [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 %
x$
0#
0"
b1000 !
$end
#10000
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1"
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1$
1#
#100000
0#
#110000
b100 !
b100 %
1#
#120000
0#
#130000
b10 !
b10 %
1#
#140000
0#
#150000
b1 !
b1 %
1#
#160000
0#
#170000
b1000 !
b1000 %
1#
#180000
0#
#190000
b100 !
b100 %
0$
1#
#200000
0#
#210000
1#
#220000
0#
#230000
1$
1#
#240000
0#
#250000
b10 !
b10 %
1#
#260000
0#
#270000
b1 !
b1 %
1#
#280000
0#
#290000
b1000 !
b1000 %
1#
