// Seed: 3922096997
program module_0 (
    input  tri1 id_0,
    id_5,
    output wire id_1,
    output tri1 id_2,
    input  tri0 id_3
);
  parameter id_6 = 1;
  supply0 id_7 = id_5;
  parameter id_8 = 1;
  wire id_9;
  parameter int id_10 = id_7 + (id_6);
  tri0 id_11;
  wire id_12;
  wire id_13;
  assign module_1.type_2 = 0;
  wire id_14, id_15, id_16, id_17;
  always
    if (-1) begin : LABEL_0
      wait (-1) id_11 = id_6 & -1;
    end
  wire id_18, id_19, id_20, id_21;
  wire id_22;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    input wor id_16,
    output supply1 id_17,
    output uwire id_18,
    input wor id_19,
    input tri1 id_20,
    input wand id_21,
    input uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input wand id_25
);
  wor id_27;
  assign id_17 = -1;
  initial id_6 = id_4;
  wire id_28;
  always id_0 <= id_27 - id_27;
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_18,
      id_20
  );
endmodule
