$date
    Fri Jul 19 18:01:25 2024
$end
$version
    MyHDL 0.11.45
$end
$timescale
    1ns
$end

$scope module test21_mux $end
$var real 1 ! a $end
$var real 1 " b $end
$var real 1 # sel $end
$var real 1 $ z $end
$scope module mux_two_to_one0_0 $end
$var real 1 $ z $end
$var real 1 ! a $end
$var real 1 " b $end
$var real 1 # sel $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
s0x0 !
s0x0 "
s0x0 #
s0x0 $
$end
s0x4 !
s0x5 "
s0x5 $
#1110
s0x7 !
s0x3 "
s0x3 $
#2220
s0x2 !
s0x1 "
s0x1 #
s0x2 $
#3330
s0x7 !
s0x3 "
s0x7 $
#4440
s0x1 !
s0x0 #
s0x3 $
#5550
s0x3 !
s0x6 "
s0x1 #
#6660
s0x2 !
s0x0 #
s0x6 $
#7770
s0x1 !
s0x2 "
s0x1 #
s0x1 $
#8880
s0x2 !
s0x0 #
s0x2 $
#9990
s0x0 !
s0x3 "
s0x3 $
#11100
s0x2 !
s0x2 "
s0x1 #
s0x2 $
#12210
s0x5 !
s0x3 "
s0x0 #
s0x3 $
#13320
s0x2 !
s0x1 #
s0x2 $
#14430
s0x4 !
s0x0 "
s0x4 $
#15540
s0x6 !
s0x2 "
s0x0 #
s0x2 $
#16650
