"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[16878],{3905:(e,t,r)=>{r.d(t,{Zo:()=>c,kt:()=>d});var n=r(67294);function l(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function i(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){l(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function a(e,t){if(null==e)return{};var r,n,l=function(e,t){if(null==e)return{};var r,n,l={},o=Object.keys(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||(l[r]=e[r]);return l}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(l[r]=e[r])}return l}var p=n.createContext({}),u=function(e){var t=n.useContext(p),r=t;return e&&(r="function"==typeof e?e(t):i(i({},t),e)),r},c=function(e){var t=u(e.components);return n.createElement(p.Provider,{value:t},e.children)},g="mdxType",m={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},s=n.forwardRef((function(e,t){var r=e.components,l=e.mdxType,o=e.originalType,p=e.parentName,c=a(e,["components","mdxType","originalType","parentName"]),g=u(r),s=l,d=g["".concat(p,".").concat(s)]||g[s]||m[s]||o;return r?n.createElement(d,i(i({ref:t},c),{},{components:r})):n.createElement(d,i({ref:t},c))}));function d(e,t){var r=arguments,l=t&&t.mdxType;if("string"==typeof e||l){var o=r.length,i=new Array(o);i[0]=s;var a={};for(var p in t)hasOwnProperty.call(t,p)&&(a[p]=t[p]);a.originalType=e,a[g]="string"==typeof e?e:l,i[1]=a;for(var u=2;u<o;u++)i[u]=r[u];return n.createElement.apply(null,i)}return n.createElement.apply(null,r)}s.displayName="MDXCreateElement"},34314:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>p,contentTitle:()=>i,default:()=>g,frontMatter:()=>o,metadata:()=>a,toc:()=>u});var n=r(87462),l=(r(67294),r(3905));const o={},i="Verilog \u7b80\u4ecb",a={unversionedId:"Knowledge/IC/Verilog",id:"Knowledge/IC/Verilog",title:"Verilog \u7b80\u4ecb",description:"\u6765\u6e90\uff1ahttps://www.runoob.com/w3cnote/verilog-intro.html",source:"@site/docs/Knowledge/01-IC/4-Verilog.md",sourceDirName:"Knowledge/01-IC",slug:"/Knowledge/IC/Verilog",permalink:"/docs/Knowledge/IC/Verilog",draft:!1,tags:[],version:"current",sidebarPosition:4,frontMatter:{},sidebar:"knowledgeSidebar",previous:{title:"FPGA",permalink:"/docs/Knowledge/IC/FPGA"},next:{title:"\u8ba1\u7b97\u673a\u7ec4\u6210-\u5e8f",permalink:"/docs/Knowledge/\u8ba1\u7b97\u673a\u7ec4\u6210/"}},p={},u=[{value:"\u53d1\u5c55\u5386\u53f2",id:"\u53d1\u5c55\u5386\u53f2",level:3},{value:"\u4e3b\u8981\u7279\u6027",id:"\u4e3b\u8981\u7279\u6027",level:3},{value:"\u4e3b\u8981\u5e94\u7528",id:"\u4e3b\u8981\u5e94\u7528",level:3}],c={toc:u};function g(e){let{components:t,...r}=e;return(0,l.kt)("wrapper",(0,n.Z)({},c,r,{components:t,mdxType:"MDXLayout"}),(0,l.kt)("h1",{id:"verilog-\u7b80\u4ecb"},"Verilog \u7b80\u4ecb"),(0,l.kt)("p",null,"\u6765\u6e90\uff1a",(0,l.kt)("a",{parentName:"p",href:"https://www.runoob.com/w3cnote/verilog-intro.html"},"https://www.runoob.com/w3cnote/verilog-intro.html")),(0,l.kt)("p",null,"Verilog \u5177\u6709\u5f88\u5f3a\u7684\u7535\u8def\u63cf\u8ff0\u4e0e\u5efa\u6a21\u80fd\u529b\uff0c\u80fd\u4ece\u591a\u4e2a\u5c42\u6b21\u5bf9\u6570\u5b57\u7cfb\u7edf\u8fdb\u884c\u63cf\u8ff0\u548c\u5efa\u6a21\u3002\u56e0\u6b64\uff0c\u5728\u7b80\u5316\u786c\u4ef6\u8bbe\u8ba1\u4efb\u52a1\u3001\u63d0\u9ad8\u8bbe\u8ba1\u6548\u7387\u4e0e\u53ef\u9760\u6027\u3001\u8bed\u8a00\u6613\u8bfb\u6027\u3001\u5c42\u6b21\u5316\u548c\u7ed3\u6784\u5316\u8bbe\u8ba1\u7b49\u65b9\u9762\u5c55\u73b0\u4e86\u5f3a\u5927\u7684\u751f\u547d\u529b\u4e0e\u6f5c\u529b\u3002"),(0,l.kt)("h3",{id:"\u53d1\u5c55\u5386\u53f2"},"\u53d1\u5c55\u5386\u53f2"),(0,l.kt)("ul",null,(0,l.kt)("li",{parentName:"ul"},"1983 \u5e74\uff0cVerilog \u6700\u521d\u7531 Gateway Design Automation \u516c\u53f8\uff08GDA\uff09\u7684 Phil Moorby \u521b\u5efa\uff0c\u4f5c\u4e3a\u5185\u90e8\u4eff\u771f\u5668\u7684\u8bed\u8a00\uff0c\u4e3b\u8981\u7528\u4e8e\u903b\u8f91\u5efa\u6a21\u548c\u4eff\u771f\u9a8c\u8bc1\uff0c\u88ab\u5e7f\u6cdb\u4f7f\u7528\u3002"),(0,l.kt)("li",{parentName:"ul"},"1989 \u5e74\uff0cGDA \u516c\u53f8\u88ab Cadence \u516c\u53f8\u6536\u8d2d\uff0cVerilog \u8bed\u8a00\u6210\u4e3a Cadence \u516c\u53f8\u7684\u79c1\u6709\u8d22\u4ea7\u3002"),(0,l.kt)("li",{parentName:"ul"},"1990 \u5e74\uff0cCadence \u516c\u53f8\u6210\u7acb OVI\uff08Open Verilog International\uff09\u7ec4\u7ec7\uff0c\u516c\u5f00 Verilog \u8bed\u8a00\uff0c\u4fc3\u8fdb Verilog \u5411\u516c\u4f17\u9886\u57df\u53d1\u5c55\u3002"),(0,l.kt)("li",{parentName:"ul"},"1992 \u5e74\uff0cOVI \u51b3\u5b9a\u81f4\u529b\u4e8e\u5c06 Verilog OVI \u6807\u51c6\u63a8\u5e7f\u4e3a IEEE\uff08The Institute of Electrical and Electronics Engineers\uff09\u6807\u51c6\u3002"),(0,l.kt)("li",{parentName:"ul"},"1995 \u5e74\uff0cOVI \u7684\u52aa\u529b\u83b7\u5f97\u6210\u529f\uff0cIEEE \u5236\u5b9a\u4e86 Verilog HDL \u7684\u7b2c\u4e00\u4e2a\u56fd\u9645\u6807\u51c6\uff0c\u5373 IEEE Std 1364-1995\uff0c\u4e5f\u79f0\u4e4b\u4e3a Verilog 1.0\u3002"),(0,l.kt)("li",{parentName:"ul"},"2001 \u5e74\uff0cIEEE \u53d1\u5e03 Verilog \u7b2c\u4e8c\u4e2a\u6807\u51c6\uff08Verilog 2.0\uff09\uff0c\u5373 IEEE Std 1364-2001, \u7b80\u79f0\u4e3a Verilog-2001 \u6807\u51c6\u3002\u7531\u4e8e Cadence \u5728\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u9886\u57df\u7684\u5f71\u54cd\u529b\u53ca Verilog \u8bed\u8a00\u7684\u7b80\u6d01\u6613\u7528\u6027\uff0cVerilog \u6210\u4e3a\u7535\u8def\u8bbe\u8ba1\u4e2d\u6700\u6d41\u884c\u7684\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u3002")),(0,l.kt)("h3",{id:"\u4e3b\u8981\u7279\u6027"},"\u4e3b\u8981\u7279\u6027"),(0,l.kt)("p",null,"\u4e0b\u9762\u662f Verilog \u7684\u4e3b\u8981\u7279\u6027\uff1a"),(0,l.kt)("ul",null,(0,l.kt)("li",{parentName:"ul"},"\u53ef\u91c7\u7528 3 \u79cd\u4e0d\u540c\u7684\u65b9\u5f0f\u8fdb\u884c\u8bbe\u8ba1\u5efa\u6a21\uff1a\u884c\u4e3a\u7ea7\u63cf\u8ff0\u2014\u2014\u4f7f\u7528\u8fc7\u7a0b\u5316\u7ed3\u6784\u5efa\u6a21\uff1b\u6570\u636e\u6d41\u63cf\u8ff0\u2014\u2014\u4f7f\u7528\u8fde\u7eed\u8d4b\u503c\u8bed\u53e5\u5efa\u6a21\uff1b\u7ed3\u6784\u5316\u65b9\u5f0f\u2014\u2014\u4f7f\u7528\u95e8\u548c\u6a21\u5757\u4f8b\u5316\u8bed\u53e5\u63cf\u8ff0\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u4e24\u7c7b\u6570\u636e\u7c7b\u578b\uff1a\u7ebf\u7f51\uff08wire\uff09\u6570\u636e\u7c7b\u578b\u4e0e\u5bc4\u5b58\u5668\uff08reg\uff09\u6570\u636e\u7c7b\u578b\uff0c\u7ebf\u7f51\u8868\u793a\u7269\u7406\u5143\u4ef6\u4e4b\u95f4\u7684\u8fde\u7ebf\uff0c\u5bc4\u5b58\u5668\u8868\u793a\u62bd\u8c61\u7684\u6570\u636e\u5b58\u50a8\u5143\u4ef6\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u80fd\u591f\u63cf\u8ff0\u5c42\u6b21\u8bbe\u8ba1\uff0c\u53ef\u4f7f\u7528\u6a21\u5757\u5b9e\u4f8b\u5316\u63cf\u8ff0\u4efb\u4f55\u5c42\u6b21\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u7528\u6237\u5b9a\u4e49\u539f\u8bed\uff08UDP\uff09\u521b\u5efa\u5341\u5206\u7075\u6d3b\u3002\u539f\u8bed\u65e2\u53ef\u4ee5\u662f\u7ec4\u5408\u903b\u8f91\uff0c\u4e5f\u53ef\u4ee5\u662f\u65f6\u5e8f\u903b\u8f91\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u53ef\u63d0\u4f9b\u663e\u793a\u8bed\u8a00\u7ed3\u6784\u6307\u5b9a\u8bbe\u8ba1\u4e2d\u7684\u6307\u5b9a\u7aef\u53e3\u5230\u7aef\u53e3\u7684\u65f6\u5ef6\uff0c\u4ee5\u53ca\u8def\u5f84\u65f6\u5ef6\u548c\u65f6\u5e8f\u68c0\u67e5\u3002"),(0,l.kt)("li",{parentName:"ul"},"Verilog \u652f\u6301\u5176\u4ed6\u7f16\u7a0b\u8bed\u8a00\u63a5\u53e3\uff08PLI\uff09\u8fdb\u884c\u8fdb\u4e00\u6b65\u6269\u5c55\u3002PLI \u5141\u8bb8\u5916\u90e8\u51fd\u6570\u8bbf\u95ee Verilog \u6a21\u5757\u5185\u90e8\u4fe1\u606f\uff0c\u4e3a\u4eff\u771f\u63d0\u4f9b\u4e86\u66f4\u52a0\u4e30\u5bcc\u7684\u6d4b\u8bd5\u65b9\u6cd5\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u540c\u4e00\u8bed\u8a00\u53ef\u7528\u4e8e\u751f\u6210\u6a21\u62df\u6fc0\u52b1\u548c\u6307\u5b9a\u6d4b\u8bd5\u7684\u7ea6\u675f\u6761\u4ef6\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u8bbe\u8ba1\u903b\u8f91\u529f\u80fd\u65f6\uff0c\u8bbe\u8ba1\u8005\u53ef\u4e0d\u7528\u5173\u5fc3\u4e0d\u5f71\u54cd\u903b\u8f91\u529f\u80fd\u7684\u56e0\u7d20\uff0c\u4f8b\u5982\u5de5\u827a\u3001\u6e29\u5ea6\u7b49\u3002"),(0,l.kt)("li",{parentName:"ul"},"\u2026\u2026")),(0,l.kt)("h3",{id:"\u4e3b\u8981\u5e94\u7528"},"\u4e3b\u8981\u5e94\u7528"),(0,l.kt)("p",null,"\u4e13\u7528\u96c6\u6210\u7535\u8def\uff08ASIC\uff09\uff0c\u5c31\u662f\u5177\u6709\u4e13\u95e8\u7528\u9014\u548c\u7279\u6b8a\u529f\u80fd\u7684\u72ec\u7acb\u96c6\u6210\u7535\u8def\u5668\u4ef6\u3002"),(0,l.kt)("p",null,"Verilog \u4f5c\u4e3a\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff0c\u4e3b\u8981\u7528\u6765\u751f\u6210\u4e13\u7528\u96c6\u6210\u7535\u8def\u3002"),(0,l.kt)("p",null,"\u4e3b\u8981\u901a\u8fc7 3 \u4e2a\u9014\u5f84\u6765\u5b8c\u6210\uff1a"),(0,l.kt)("p",null,(0,l.kt)("strong",{parentName:"p"},"1\u3001\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6")),(0,l.kt)("p",null,"FPGA \u548c CPLD \u662f\u5b9e\u73b0\u8fd9\u4e00\u9014\u5f84\u7684\u4e3b\u6d41\u5668\u4ef6\u3002\u4ed6\u4eec\u76f4\u63a5\u9762\u5411\u7528\u6237\uff0c\u5177\u6709\u6781\u5927\u7684\u7075\u6d3b\u6027\u548c\u901a\u7528\u6027\uff0c\u5b9e\u73b0\u5feb\u6377\uff0c\u6d4b\u8bd5\u65b9\u4fbf\uff0c\u5f00\u53d1\u6548\u7387\u9ad8\u800c\u6210\u672c\u8f83\u4f4e\u3002"),(0,l.kt)("p",null,(0,l.kt)("strong",{parentName:"p"},"2\u3001\u534a\u5b9a\u5236\u6216\u5168\u5b9a\u5236 ASIC")),(0,l.kt)("p",null,"\u901a\u4fd7\u6765\u8bb2\uff0c\u5c31\u662f\u5229\u7528 Verilog \u6765\u8bbe\u8ba1\u5177\u6709\u67d0\u79cd\u7279\u6b8a\u529f\u80fd\u7684\u4e13\u7528\u82af\u7247\u3002\u6839\u636e\u57fa\u672c\u5355\u5143\u5de5\u827a\u7684\u5dee\u5f02\uff0c\u53c8\u53ef\u5206\u4e3a\u95e8\u9635\u5217 ASIC\uff0c\u6807\u51c6\u5355\u5143 ASIC\uff0c\u5168\u5b9a\u5236 ASIC\u3002"),(0,l.kt)("p",null,(0,l.kt)("strong",{parentName:"p"},"3\u3001\u6df7\u5408 ASIC")),(0,l.kt)("p",null,"\u4e3b\u8981\u6307\u65e2\u5177\u6709\u9762\u5411\u7528\u6237\u7684 FPGA \u53ef\u7f16\u7a0b\u903b\u8f91\u529f\u80fd\u548c\u903b\u8f91\u8d44\u6e90\uff0c\u540c\u65f6\u4e5f\u542b\u6709\u53ef\u65b9\u4fbf\u8c03\u7528\u548c\u914d\u7f6e\u7684\u786c\u4ef6\u6807\u51c6\u5355\u5143\u6a21\u5757\uff0c\u5982CPU\uff0cRAM\uff0c\u9501\u76f8\u73af\uff0c\u4e58\u6cd5\u5668\u7b49\u3002"))}g.isMDXComponent=!0}}]);