	.INCLUDE "macros.inc"
	.INCLUDE "gba.inc"
	.INCLUDE "kthread.inc"
	.SYNTAX UNIFIED

.set PSR_USR_MODE,  0x00000010
.set PSR_FIQ_MODE,  0x00000011
.set PSR_IRQ_MODE,  0x00000012
.set PSR_SVC_MODE,  0x00000013
.set PSR_ABT_MODE,  0x00000017
.set PSR_UND_MODE,  0x0000001b
.set PSR_SYS_MODE,  0x0000001f
.set PSR_MODE_MASK, 0x0000001f
.set PSR_T_BIT,     0x00000020
.set PSR_F_BIT,     0x00000040
.set PSR_I_BIT,     0x00000080

	.section .text
ARM_FUNC_START IrqMain_CHAX
IrqMain_CHAX:
	@ Reserve IE & spsr
	mov r3, REG_BASE
	add r3, r3, REG_OFFSET_IE
	ldr r2, [r3]
	lsl r1, r2, #0x10
	lsr r1, r1, #0x10
	mrs r0, spsr
	push {r0, r1, r3, lr}

irq_search:
	and r1, r2, r2, lsr #16
	ands r0, r1, INTR_FLAG_GAMEPAK

@ when the cart is removed from the GBA.
panic_gamepak:
	bne panic_gamepak

	mov r2, #0
	ands r0, r1, INTR_FLAG_VBLANK
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_HBLANK
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_VCOUNT
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_TIMER0
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_TIMER1
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_TIMER2
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_TIMER3
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_SERIAL
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_DMA0
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_DMA1
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_DMA2
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_DMA3
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_KEYPAD
	bne handle_normal_irq
	add r2, r2, #4
	ands r0, r1, INTR_FLAG_GAMEPAK

@ when the cart is removed from the GBA.
panic_gamepak2:
	bne panic_gamepak2

handle_normal_irq:
	strh r0, [r3, #2]

	/**
	 * For vblank irq, we need to suspend the sub task
	 */
	ldr r1, =gThreadInfo
	ldrb r3, [r1, #oThreadInfo_sub_thread_running]
	cmp r2, r3
	# r12 now is the top of bios irq handler
	addeq r12, sp, #0x10

	@ Switch to System Mode
	mrs r3, cpsr
	bic r3, r3, #PSR_I_BIT | PSR_F_BIT | PSR_MODE_MASK
	orr r3, r3, #PSR_SYS_MODE
	msr cpsr_fc, r3

	ldr r3, =gIRQHandlers
	add r3, r3, r2
	ldr r3, [r3]

	/**
	 * Try to suspend the sub thread to main!
	 */
	ldrb r0, [r1, #oThreadInfo_sub_thread_running]
	cmp r2, r0
	bne .L_irq_no_sub_thread

	// save the sub-thread irq lr
	// which is the address where the thread needs to resume
	// we have to push this first as due to register issues
	// we resume the thread by popping into pc
	ldr r0, [r12, #0x14]

	// manually set thumb bit on lr
	// irq will always set lr to be arm mode
	// which breaks when resuming the thread
	// where spsr was stored
	ldr r2, [r12, #-0x14]
	// shift into carry
	lsr r2, r2, #6 @ (PSR_T_BIT_POS + 1)
	// set thumb bit if carry was set
	orrcs r0, r0, #1

	// save to the stack
	push {r0}
	// save the sub thread general registers, and sys mode lr
	push {r4-r11, lr}

	// read the sub-thread irq saved regs
	// we're reading what r0-r3,r12 are
	// of where the irq saved regs are stored
	// but we have to use different scratch registers
	// so that we save r0 so we can read the intr function later
	ldmia r12, {r0,r2,r4,r5,r6}

	// save the sub-thread irq saved regs (except lr)
	push {r0,r2,r4,r5,r6}

	// main thread was restored, so mark in sub thread as false
	mov r0, #0xff
	strb r0, [r1, #oThreadInfo_sub_thread_running]

	// save the sub-thread stack pointer
	str sp, [r1, #oThreadInfo_sub_thread_sp]

	// and load the main thread stack pointer
	ldr sp, [r1, #oThreadInfo_main_thread_sp]
	// this pops off the main thread registers, because the sp we just loaded
	// had previously pushed the main thread registers before

	// restore the main thread irq saved registers (except lr)
	pop {r0,r2,r4,r5,r6,lr}
	// restore the main thread irq lr
	// and store them to where they're saved on the stack
	stmia r12, {r0,r2,r4,r5,r6,lr}

	// restore the main thread general registers
	pop {r4-r11,lr}

.L_irq_no_sub_thread:
	@ jump to irq-handler
	push {lr}
	add lr, pc, #0
	bx r3
	pop {lr}

	@ Reset to IRQ Mode, also disable irq interrupt
	mrs r3, cpsr_fc
	bic r3, r3, #PSR_I_BIT | PSR_F_BIT | PSR_MODE_MASK
	orr r3, r3, #PSR_I_BIT | PSR_IRQ_MODE
	msr cpsr_fc, r3

	@ Restore original spsr & IE
	pop {r0, r1, r3, lr}
	strh r1, [r3]
	msr spsr_fc, r0
	bx lr
