Version 3.2 HI-TECH Software Intermediate Code
"3619 /opt/microchip/xc8/v1.41/include/pic18f452.h
[s S141 :2 `uc 1 :1 `uc 1 ]
[n S141 . . GO_NOT_DONE ]
"3623
[s S142 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 ]
[n S142 . ADON . GO_nDONE CHS ADCS ]
"3630
[s S143 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S143 . . GO CHS0 CHS1 CHS2 ADCS0 ADCS1 ]
"3639
[s S144 :2 `uc 1 :1 `uc 1 ]
[n S144 . . NOT_DONE ]
"3643
[s S145 :2 `uc 1 :1 `uc 1 ]
[n S145 . . nDONE ]
"3647
[s S146 :2 `uc 1 :1 `uc 1 ]
[n S146 . . DONE ]
"3651
[s S147 :2 `uc 1 :1 `uc 1 ]
[n S147 . . GO_DONE ]
"3655
[s S148 :7 `uc 1 :1 `uc 1 ]
[n S148 . . ADCAL ]
"3659
[s S149 :2 `uc 1 :1 `uc 1 ]
[n S149 . . GODONE ]
"3618
[u S140 `S141 1 `S142 1 `S143 1 `S144 1 `S145 1 `S146 1 `S147 1 `S148 1 `S149 1 ]
[n S140 . . . . . . . . . . ]
"3664
[v _ADCON0bits `VS140 ~T0 @X0 0 e@4034 ]
"3765
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"3759
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
[p mainexit ]
"5829
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"6127
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"6433
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"4723
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"3613
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"3546
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1197
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"1633
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"49
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"317
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"6439
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"4792
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"6435
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"323
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"333
[s S14 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . T1OSO T1OSI . SCK SDI SDO TX RX ]
"343
[s S15 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S15 . T1CKI CCP2 CCP1 SCL SDA . CK DT ]
"353
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . . PA2 PA1 ]
"322
[u S12 `S13 1 `S14 1 `S15 1 `S16 1 ]
[n S12 . . . . . ]
"359
[v _PORTCbits `VS12 ~T0 @X0 0 e@3970 ]
"7 newmain.c
[p x OSC=XT ]
"8
[p x OSCS=OFF ]
"11
[p x PWRT=OFF ]
"12
[p x BOR=OFF ]
"13
[p x BORV=20 ]
"16
[p x WDT=OFF ]
"17
[p x WDTPS=128 ]
"20
[p x CCP2MUX=ON ]
"23
[p x STVR=ON ]
"24
[p x LVP=OFF ]
"27
[p x CP0=OFF ]
"28
[p x CP1=OFF ]
"29
[p x CP2=OFF ]
"30
[p x CP3=OFF ]
"33
[p x CPB=OFF ]
"34
[p x CPD=OFF ]
"37
[p x WRT0=OFF ]
"38
[p x WRT1=OFF ]
"39
[p x WRT2=OFF ]
"40
[p x WRT3=OFF ]
"43
[p x WRTC=OFF ]
"44
[p x WRTB=OFF ]
"45
[p x WRTD=OFF ]
"48
[p x EBTR0=OFF ]
"49
[p x EBTR1=OFF ]
"50
[p x EBTR2=OFF ]
"51
[p x EBTR3=OFF ]
"54
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f452.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 /opt/microchip/xc8/v1.41/include/pic18f452.h
[; ;pic18f452.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 54: typedef union {
[; ;pic18f452.h: 55: struct {
[; ;pic18f452.h: 56: unsigned RA0 :1;
[; ;pic18f452.h: 57: unsigned RA1 :1;
[; ;pic18f452.h: 58: unsigned RA2 :1;
[; ;pic18f452.h: 59: unsigned RA3 :1;
[; ;pic18f452.h: 60: unsigned RA4 :1;
[; ;pic18f452.h: 61: unsigned RA5 :1;
[; ;pic18f452.h: 62: unsigned RA6 :1;
[; ;pic18f452.h: 63: };
[; ;pic18f452.h: 64: struct {
[; ;pic18f452.h: 65: unsigned AN0 :1;
[; ;pic18f452.h: 66: unsigned AN1 :1;
[; ;pic18f452.h: 67: unsigned AN2 :1;
[; ;pic18f452.h: 68: unsigned AN3 :1;
[; ;pic18f452.h: 69: unsigned :1;
[; ;pic18f452.h: 70: unsigned AN4 :1;
[; ;pic18f452.h: 71: unsigned OSC2 :1;
[; ;pic18f452.h: 72: };
[; ;pic18f452.h: 73: struct {
[; ;pic18f452.h: 74: unsigned :2;
[; ;pic18f452.h: 75: unsigned VREFM :1;
[; ;pic18f452.h: 76: unsigned VREFP :1;
[; ;pic18f452.h: 77: unsigned T0CKI :1;
[; ;pic18f452.h: 78: unsigned SS :1;
[; ;pic18f452.h: 79: unsigned CLKO :1;
[; ;pic18f452.h: 80: };
[; ;pic18f452.h: 81: struct {
[; ;pic18f452.h: 82: unsigned :5;
[; ;pic18f452.h: 83: unsigned LVDIN :1;
[; ;pic18f452.h: 84: };
[; ;pic18f452.h: 85: struct {
[; ;pic18f452.h: 86: unsigned ULPWUIN :1;
[; ;pic18f452.h: 87: };
[; ;pic18f452.h: 88: } PORTAbits_t;
[; ;pic18f452.h: 89: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f452.h: 193: extern volatile unsigned char PORTB @ 0xF81;
"195
[; ;pic18f452.h: 195: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 198: typedef union {
[; ;pic18f452.h: 199: struct {
[; ;pic18f452.h: 200: unsigned RB0 :1;
[; ;pic18f452.h: 201: unsigned RB1 :1;
[; ;pic18f452.h: 202: unsigned RB2 :1;
[; ;pic18f452.h: 203: unsigned RB3 :1;
[; ;pic18f452.h: 204: unsigned RB4 :1;
[; ;pic18f452.h: 205: unsigned RB5 :1;
[; ;pic18f452.h: 206: unsigned RB6 :1;
[; ;pic18f452.h: 207: unsigned RB7 :1;
[; ;pic18f452.h: 208: };
[; ;pic18f452.h: 209: struct {
[; ;pic18f452.h: 210: unsigned INT0 :1;
[; ;pic18f452.h: 211: unsigned INT1 :1;
[; ;pic18f452.h: 212: unsigned INT2 :1;
[; ;pic18f452.h: 213: unsigned CCP2 :1;
[; ;pic18f452.h: 214: unsigned :1;
[; ;pic18f452.h: 215: unsigned PGM :1;
[; ;pic18f452.h: 216: unsigned PGC :1;
[; ;pic18f452.h: 217: unsigned PGD :1;
[; ;pic18f452.h: 218: };
[; ;pic18f452.h: 219: struct {
[; ;pic18f452.h: 220: unsigned :3;
[; ;pic18f452.h: 221: unsigned CCP2A :1;
[; ;pic18f452.h: 222: };
[; ;pic18f452.h: 223: struct {
[; ;pic18f452.h: 224: unsigned :3;
[; ;pic18f452.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 226: };
[; ;pic18f452.h: 227: } PORTBbits_t;
[; ;pic18f452.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f452.h: 317: extern volatile unsigned char PORTC @ 0xF82;
"319
[; ;pic18f452.h: 319: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 322: typedef union {
[; ;pic18f452.h: 323: struct {
[; ;pic18f452.h: 324: unsigned RC0 :1;
[; ;pic18f452.h: 325: unsigned RC1 :1;
[; ;pic18f452.h: 326: unsigned RC2 :1;
[; ;pic18f452.h: 327: unsigned RC3 :1;
[; ;pic18f452.h: 328: unsigned RC4 :1;
[; ;pic18f452.h: 329: unsigned RC5 :1;
[; ;pic18f452.h: 330: unsigned RC6 :1;
[; ;pic18f452.h: 331: unsigned RC7 :1;
[; ;pic18f452.h: 332: };
[; ;pic18f452.h: 333: struct {
[; ;pic18f452.h: 334: unsigned T1OSO :1;
[; ;pic18f452.h: 335: unsigned T1OSI :1;
[; ;pic18f452.h: 336: unsigned :1;
[; ;pic18f452.h: 337: unsigned SCK :1;
[; ;pic18f452.h: 338: unsigned SDI :1;
[; ;pic18f452.h: 339: unsigned SDO :1;
[; ;pic18f452.h: 340: unsigned TX :1;
[; ;pic18f452.h: 341: unsigned RX :1;
[; ;pic18f452.h: 342: };
[; ;pic18f452.h: 343: struct {
[; ;pic18f452.h: 344: unsigned T1CKI :1;
[; ;pic18f452.h: 345: unsigned CCP2 :1;
[; ;pic18f452.h: 346: unsigned CCP1 :1;
[; ;pic18f452.h: 347: unsigned SCL :1;
[; ;pic18f452.h: 348: unsigned SDA :1;
[; ;pic18f452.h: 349: unsigned :1;
[; ;pic18f452.h: 350: unsigned CK :1;
[; ;pic18f452.h: 351: unsigned DT :1;
[; ;pic18f452.h: 352: };
[; ;pic18f452.h: 353: struct {
[; ;pic18f452.h: 354: unsigned :1;
[; ;pic18f452.h: 355: unsigned PA2 :1;
[; ;pic18f452.h: 356: unsigned PA1 :1;
[; ;pic18f452.h: 357: };
[; ;pic18f452.h: 358: } PORTCbits_t;
[; ;pic18f452.h: 359: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f452.h: 483: extern volatile unsigned char PORTD @ 0xF83;
"485
[; ;pic18f452.h: 485: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 488: typedef union {
[; ;pic18f452.h: 489: struct {
[; ;pic18f452.h: 490: unsigned RD0 :1;
[; ;pic18f452.h: 491: unsigned RD1 :1;
[; ;pic18f452.h: 492: unsigned RD2 :1;
[; ;pic18f452.h: 493: unsigned RD3 :1;
[; ;pic18f452.h: 494: unsigned RD4 :1;
[; ;pic18f452.h: 495: unsigned RD5 :1;
[; ;pic18f452.h: 496: unsigned RD6 :1;
[; ;pic18f452.h: 497: unsigned RD7 :1;
[; ;pic18f452.h: 498: };
[; ;pic18f452.h: 499: struct {
[; ;pic18f452.h: 500: unsigned PSP0 :1;
[; ;pic18f452.h: 501: unsigned PSP1 :1;
[; ;pic18f452.h: 502: unsigned PSP2 :1;
[; ;pic18f452.h: 503: unsigned PSP3 :1;
[; ;pic18f452.h: 504: unsigned PSP4 :1;
[; ;pic18f452.h: 505: unsigned PSP5 :1;
[; ;pic18f452.h: 506: unsigned PSP6 :1;
[; ;pic18f452.h: 507: unsigned PSP7 :1;
[; ;pic18f452.h: 508: };
[; ;pic18f452.h: 509: struct {
[; ;pic18f452.h: 510: unsigned :7;
[; ;pic18f452.h: 511: unsigned SS2 :1;
[; ;pic18f452.h: 512: };
[; ;pic18f452.h: 513: } PORTDbits_t;
[; ;pic18f452.h: 514: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f452.h: 603: extern volatile unsigned char PORTE @ 0xF84;
"605
[; ;pic18f452.h: 605: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 608: typedef union {
[; ;pic18f452.h: 609: struct {
[; ;pic18f452.h: 610: unsigned RE0 :1;
[; ;pic18f452.h: 611: unsigned RE1 :1;
[; ;pic18f452.h: 612: unsigned RE2 :1;
[; ;pic18f452.h: 613: };
[; ;pic18f452.h: 614: struct {
[; ;pic18f452.h: 615: unsigned AN5 :1;
[; ;pic18f452.h: 616: unsigned AN6 :1;
[; ;pic18f452.h: 617: unsigned AN7 :1;
[; ;pic18f452.h: 618: };
[; ;pic18f452.h: 619: struct {
[; ;pic18f452.h: 620: unsigned RD :1;
[; ;pic18f452.h: 621: unsigned WR :1;
[; ;pic18f452.h: 622: unsigned CS :1;
[; ;pic18f452.h: 623: };
[; ;pic18f452.h: 624: struct {
[; ;pic18f452.h: 625: unsigned PD2 :1;
[; ;pic18f452.h: 626: unsigned PC2 :1;
[; ;pic18f452.h: 627: unsigned CCP10 :1;
[; ;pic18f452.h: 628: };
[; ;pic18f452.h: 629: struct {
[; ;pic18f452.h: 630: unsigned RDE :1;
[; ;pic18f452.h: 631: unsigned WRE :1;
[; ;pic18f452.h: 632: unsigned PB2 :1;
[; ;pic18f452.h: 633: };
[; ;pic18f452.h: 634: } PORTEbits_t;
[; ;pic18f452.h: 635: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f452.h: 714: extern volatile unsigned char LATA @ 0xF89;
"716
[; ;pic18f452.h: 716: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 719: typedef union {
[; ;pic18f452.h: 720: struct {
[; ;pic18f452.h: 721: unsigned LATA0 :1;
[; ;pic18f452.h: 722: unsigned LATA1 :1;
[; ;pic18f452.h: 723: unsigned LATA2 :1;
[; ;pic18f452.h: 724: unsigned LATA3 :1;
[; ;pic18f452.h: 725: unsigned LATA4 :1;
[; ;pic18f452.h: 726: unsigned LATA5 :1;
[; ;pic18f452.h: 727: unsigned LATA6 :1;
[; ;pic18f452.h: 728: };
[; ;pic18f452.h: 729: struct {
[; ;pic18f452.h: 730: unsigned LA0 :1;
[; ;pic18f452.h: 731: unsigned LA1 :1;
[; ;pic18f452.h: 732: unsigned LA2 :1;
[; ;pic18f452.h: 733: unsigned LA3 :1;
[; ;pic18f452.h: 734: unsigned LA4 :1;
[; ;pic18f452.h: 735: unsigned LA5 :1;
[; ;pic18f452.h: 736: unsigned LA6 :1;
[; ;pic18f452.h: 737: };
[; ;pic18f452.h: 738: } LATAbits_t;
[; ;pic18f452.h: 739: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f452.h: 813: extern volatile unsigned char LATB @ 0xF8A;
"815
[; ;pic18f452.h: 815: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 818: typedef union {
[; ;pic18f452.h: 819: struct {
[; ;pic18f452.h: 820: unsigned LATB0 :1;
[; ;pic18f452.h: 821: unsigned LATB1 :1;
[; ;pic18f452.h: 822: unsigned LATB2 :1;
[; ;pic18f452.h: 823: unsigned LATB3 :1;
[; ;pic18f452.h: 824: unsigned LATB4 :1;
[; ;pic18f452.h: 825: unsigned LATB5 :1;
[; ;pic18f452.h: 826: unsigned LATB6 :1;
[; ;pic18f452.h: 827: unsigned LATB7 :1;
[; ;pic18f452.h: 828: };
[; ;pic18f452.h: 829: struct {
[; ;pic18f452.h: 830: unsigned LB0 :1;
[; ;pic18f452.h: 831: unsigned LB1 :1;
[; ;pic18f452.h: 832: unsigned LB2 :1;
[; ;pic18f452.h: 833: unsigned LB3 :1;
[; ;pic18f452.h: 834: unsigned LB4 :1;
[; ;pic18f452.h: 835: unsigned LB5 :1;
[; ;pic18f452.h: 836: unsigned LB6 :1;
[; ;pic18f452.h: 837: unsigned LB7 :1;
[; ;pic18f452.h: 838: };
[; ;pic18f452.h: 839: } LATBbits_t;
[; ;pic18f452.h: 840: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f452.h: 924: extern volatile unsigned char LATC @ 0xF8B;
"926
[; ;pic18f452.h: 926: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 929: typedef union {
[; ;pic18f452.h: 930: struct {
[; ;pic18f452.h: 931: unsigned LATC0 :1;
[; ;pic18f452.h: 932: unsigned LATC1 :1;
[; ;pic18f452.h: 933: unsigned LATC2 :1;
[; ;pic18f452.h: 934: unsigned LATC3 :1;
[; ;pic18f452.h: 935: unsigned LATC4 :1;
[; ;pic18f452.h: 936: unsigned LATC5 :1;
[; ;pic18f452.h: 937: unsigned LATC6 :1;
[; ;pic18f452.h: 938: unsigned LATC7 :1;
[; ;pic18f452.h: 939: };
[; ;pic18f452.h: 940: struct {
[; ;pic18f452.h: 941: unsigned LC0 :1;
[; ;pic18f452.h: 942: unsigned LC1 :1;
[; ;pic18f452.h: 943: unsigned LC2 :1;
[; ;pic18f452.h: 944: unsigned LC3 :1;
[; ;pic18f452.h: 945: unsigned LC4 :1;
[; ;pic18f452.h: 946: unsigned LC5 :1;
[; ;pic18f452.h: 947: unsigned LC6 :1;
[; ;pic18f452.h: 948: unsigned LC7 :1;
[; ;pic18f452.h: 949: };
[; ;pic18f452.h: 950: } LATCbits_t;
[; ;pic18f452.h: 951: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f452.h: 1035: extern volatile unsigned char LATD @ 0xF8C;
"1037
[; ;pic18f452.h: 1037: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1040: typedef union {
[; ;pic18f452.h: 1041: struct {
[; ;pic18f452.h: 1042: unsigned LATD0 :1;
[; ;pic18f452.h: 1043: unsigned LATD1 :1;
[; ;pic18f452.h: 1044: unsigned LATD2 :1;
[; ;pic18f452.h: 1045: unsigned LATD3 :1;
[; ;pic18f452.h: 1046: unsigned LATD4 :1;
[; ;pic18f452.h: 1047: unsigned LATD5 :1;
[; ;pic18f452.h: 1048: unsigned LATD6 :1;
[; ;pic18f452.h: 1049: unsigned LATD7 :1;
[; ;pic18f452.h: 1050: };
[; ;pic18f452.h: 1051: struct {
[; ;pic18f452.h: 1052: unsigned LD0 :1;
[; ;pic18f452.h: 1053: unsigned LD1 :1;
[; ;pic18f452.h: 1054: unsigned LD2 :1;
[; ;pic18f452.h: 1055: unsigned LD3 :1;
[; ;pic18f452.h: 1056: unsigned LD4 :1;
[; ;pic18f452.h: 1057: unsigned LD5 :1;
[; ;pic18f452.h: 1058: unsigned LD6 :1;
[; ;pic18f452.h: 1059: unsigned LD7 :1;
[; ;pic18f452.h: 1060: };
[; ;pic18f452.h: 1061: } LATDbits_t;
[; ;pic18f452.h: 1062: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f452.h: 1146: extern volatile unsigned char LATE @ 0xF8D;
"1148
[; ;pic18f452.h: 1148: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1151: typedef union {
[; ;pic18f452.h: 1152: struct {
[; ;pic18f452.h: 1153: unsigned LATE0 :1;
[; ;pic18f452.h: 1154: unsigned LATE1 :1;
[; ;pic18f452.h: 1155: unsigned LATE2 :1;
[; ;pic18f452.h: 1156: };
[; ;pic18f452.h: 1157: struct {
[; ;pic18f452.h: 1158: unsigned LE0 :1;
[; ;pic18f452.h: 1159: unsigned LE1 :1;
[; ;pic18f452.h: 1160: unsigned LE2 :1;
[; ;pic18f452.h: 1161: };
[; ;pic18f452.h: 1162: } LATEbits_t;
[; ;pic18f452.h: 1163: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f452.h: 1197: extern volatile unsigned char TRISA @ 0xF92;
"1199
[; ;pic18f452.h: 1199: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1202: extern volatile unsigned char DDRA @ 0xF92;
"1204
[; ;pic18f452.h: 1204: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1207: typedef union {
[; ;pic18f452.h: 1208: struct {
[; ;pic18f452.h: 1209: unsigned TRISA0 :1;
[; ;pic18f452.h: 1210: unsigned TRISA1 :1;
[; ;pic18f452.h: 1211: unsigned TRISA2 :1;
[; ;pic18f452.h: 1212: unsigned TRISA3 :1;
[; ;pic18f452.h: 1213: unsigned TRISA4 :1;
[; ;pic18f452.h: 1214: unsigned TRISA5 :1;
[; ;pic18f452.h: 1215: unsigned TRISA6 :1;
[; ;pic18f452.h: 1216: };
[; ;pic18f452.h: 1217: struct {
[; ;pic18f452.h: 1218: unsigned RA0 :1;
[; ;pic18f452.h: 1219: unsigned RA1 :1;
[; ;pic18f452.h: 1220: unsigned RA2 :1;
[; ;pic18f452.h: 1221: unsigned RA3 :1;
[; ;pic18f452.h: 1222: unsigned RA4 :1;
[; ;pic18f452.h: 1223: unsigned RA5 :1;
[; ;pic18f452.h: 1224: unsigned RA6 :1;
[; ;pic18f452.h: 1225: };
[; ;pic18f452.h: 1226: } TRISAbits_t;
[; ;pic18f452.h: 1227: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f452.h: 1300: typedef union {
[; ;pic18f452.h: 1301: struct {
[; ;pic18f452.h: 1302: unsigned TRISA0 :1;
[; ;pic18f452.h: 1303: unsigned TRISA1 :1;
[; ;pic18f452.h: 1304: unsigned TRISA2 :1;
[; ;pic18f452.h: 1305: unsigned TRISA3 :1;
[; ;pic18f452.h: 1306: unsigned TRISA4 :1;
[; ;pic18f452.h: 1307: unsigned TRISA5 :1;
[; ;pic18f452.h: 1308: unsigned TRISA6 :1;
[; ;pic18f452.h: 1309: };
[; ;pic18f452.h: 1310: struct {
[; ;pic18f452.h: 1311: unsigned RA0 :1;
[; ;pic18f452.h: 1312: unsigned RA1 :1;
[; ;pic18f452.h: 1313: unsigned RA2 :1;
[; ;pic18f452.h: 1314: unsigned RA3 :1;
[; ;pic18f452.h: 1315: unsigned RA4 :1;
[; ;pic18f452.h: 1316: unsigned RA5 :1;
[; ;pic18f452.h: 1317: unsigned RA6 :1;
[; ;pic18f452.h: 1318: };
[; ;pic18f452.h: 1319: } DDRAbits_t;
[; ;pic18f452.h: 1320: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f452.h: 1394: extern volatile unsigned char TRISB @ 0xF93;
"1396
[; ;pic18f452.h: 1396: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1399: extern volatile unsigned char DDRB @ 0xF93;
"1401
[; ;pic18f452.h: 1401: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1404: typedef union {
[; ;pic18f452.h: 1405: struct {
[; ;pic18f452.h: 1406: unsigned TRISB0 :1;
[; ;pic18f452.h: 1407: unsigned TRISB1 :1;
[; ;pic18f452.h: 1408: unsigned TRISB2 :1;
[; ;pic18f452.h: 1409: unsigned TRISB3 :1;
[; ;pic18f452.h: 1410: unsigned TRISB4 :1;
[; ;pic18f452.h: 1411: unsigned TRISB5 :1;
[; ;pic18f452.h: 1412: unsigned TRISB6 :1;
[; ;pic18f452.h: 1413: unsigned TRISB7 :1;
[; ;pic18f452.h: 1414: };
[; ;pic18f452.h: 1415: struct {
[; ;pic18f452.h: 1416: unsigned RB0 :1;
[; ;pic18f452.h: 1417: unsigned RB1 :1;
[; ;pic18f452.h: 1418: unsigned RB2 :1;
[; ;pic18f452.h: 1419: unsigned RB3 :1;
[; ;pic18f452.h: 1420: unsigned RB4 :1;
[; ;pic18f452.h: 1421: unsigned RB5 :1;
[; ;pic18f452.h: 1422: unsigned RB6 :1;
[; ;pic18f452.h: 1423: unsigned RB7 :1;
[; ;pic18f452.h: 1424: };
[; ;pic18f452.h: 1425: struct {
[; ;pic18f452.h: 1426: unsigned :3;
[; ;pic18f452.h: 1427: unsigned CCP2 :1;
[; ;pic18f452.h: 1428: };
[; ;pic18f452.h: 1429: } TRISBbits_t;
[; ;pic18f452.h: 1430: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f452.h: 1518: typedef union {
[; ;pic18f452.h: 1519: struct {
[; ;pic18f452.h: 1520: unsigned TRISB0 :1;
[; ;pic18f452.h: 1521: unsigned TRISB1 :1;
[; ;pic18f452.h: 1522: unsigned TRISB2 :1;
[; ;pic18f452.h: 1523: unsigned TRISB3 :1;
[; ;pic18f452.h: 1524: unsigned TRISB4 :1;
[; ;pic18f452.h: 1525: unsigned TRISB5 :1;
[; ;pic18f452.h: 1526: unsigned TRISB6 :1;
[; ;pic18f452.h: 1527: unsigned TRISB7 :1;
[; ;pic18f452.h: 1528: };
[; ;pic18f452.h: 1529: struct {
[; ;pic18f452.h: 1530: unsigned RB0 :1;
[; ;pic18f452.h: 1531: unsigned RB1 :1;
[; ;pic18f452.h: 1532: unsigned RB2 :1;
[; ;pic18f452.h: 1533: unsigned RB3 :1;
[; ;pic18f452.h: 1534: unsigned RB4 :1;
[; ;pic18f452.h: 1535: unsigned RB5 :1;
[; ;pic18f452.h: 1536: unsigned RB6 :1;
[; ;pic18f452.h: 1537: unsigned RB7 :1;
[; ;pic18f452.h: 1538: };
[; ;pic18f452.h: 1539: struct {
[; ;pic18f452.h: 1540: unsigned :3;
[; ;pic18f452.h: 1541: unsigned CCP2 :1;
[; ;pic18f452.h: 1542: };
[; ;pic18f452.h: 1543: } DDRBbits_t;
[; ;pic18f452.h: 1544: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f452.h: 1633: extern volatile unsigned char TRISC @ 0xF94;
"1635
[; ;pic18f452.h: 1635: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1638: extern volatile unsigned char DDRC @ 0xF94;
"1640
[; ;pic18f452.h: 1640: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1643: typedef union {
[; ;pic18f452.h: 1644: struct {
[; ;pic18f452.h: 1645: unsigned TRISC0 :1;
[; ;pic18f452.h: 1646: unsigned TRISC1 :1;
[; ;pic18f452.h: 1647: unsigned TRISC2 :1;
[; ;pic18f452.h: 1648: unsigned TRISC3 :1;
[; ;pic18f452.h: 1649: unsigned TRISC4 :1;
[; ;pic18f452.h: 1650: unsigned TRISC5 :1;
[; ;pic18f452.h: 1651: unsigned TRISC6 :1;
[; ;pic18f452.h: 1652: unsigned TRISC7 :1;
[; ;pic18f452.h: 1653: };
[; ;pic18f452.h: 1654: struct {
[; ;pic18f452.h: 1655: unsigned RC0 :1;
[; ;pic18f452.h: 1656: unsigned RC1 :1;
[; ;pic18f452.h: 1657: unsigned RC2 :1;
[; ;pic18f452.h: 1658: unsigned RC3 :1;
[; ;pic18f452.h: 1659: unsigned RC4 :1;
[; ;pic18f452.h: 1660: unsigned RC5 :1;
[; ;pic18f452.h: 1661: unsigned RC6 :1;
[; ;pic18f452.h: 1662: unsigned RC7 :1;
[; ;pic18f452.h: 1663: };
[; ;pic18f452.h: 1664: struct {
[; ;pic18f452.h: 1665: unsigned :1;
[; ;pic18f452.h: 1666: unsigned CCP2 :1;
[; ;pic18f452.h: 1667: };
[; ;pic18f452.h: 1668: } TRISCbits_t;
[; ;pic18f452.h: 1669: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f452.h: 1757: typedef union {
[; ;pic18f452.h: 1758: struct {
[; ;pic18f452.h: 1759: unsigned TRISC0 :1;
[; ;pic18f452.h: 1760: unsigned TRISC1 :1;
[; ;pic18f452.h: 1761: unsigned TRISC2 :1;
[; ;pic18f452.h: 1762: unsigned TRISC3 :1;
[; ;pic18f452.h: 1763: unsigned TRISC4 :1;
[; ;pic18f452.h: 1764: unsigned TRISC5 :1;
[; ;pic18f452.h: 1765: unsigned TRISC6 :1;
[; ;pic18f452.h: 1766: unsigned TRISC7 :1;
[; ;pic18f452.h: 1767: };
[; ;pic18f452.h: 1768: struct {
[; ;pic18f452.h: 1769: unsigned RC0 :1;
[; ;pic18f452.h: 1770: unsigned RC1 :1;
[; ;pic18f452.h: 1771: unsigned RC2 :1;
[; ;pic18f452.h: 1772: unsigned RC3 :1;
[; ;pic18f452.h: 1773: unsigned RC4 :1;
[; ;pic18f452.h: 1774: unsigned RC5 :1;
[; ;pic18f452.h: 1775: unsigned RC6 :1;
[; ;pic18f452.h: 1776: unsigned RC7 :1;
[; ;pic18f452.h: 1777: };
[; ;pic18f452.h: 1778: struct {
[; ;pic18f452.h: 1779: unsigned :1;
[; ;pic18f452.h: 1780: unsigned CCP2 :1;
[; ;pic18f452.h: 1781: };
[; ;pic18f452.h: 1782: } DDRCbits_t;
[; ;pic18f452.h: 1783: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f452.h: 1872: extern volatile unsigned char TRISD @ 0xF95;
"1874
[; ;pic18f452.h: 1874: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 1877: extern volatile unsigned char DDRD @ 0xF95;
"1879
[; ;pic18f452.h: 1879: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 1882: typedef union {
[; ;pic18f452.h: 1883: struct {
[; ;pic18f452.h: 1884: unsigned TRISD0 :1;
[; ;pic18f452.h: 1885: unsigned TRISD1 :1;
[; ;pic18f452.h: 1886: unsigned TRISD2 :1;
[; ;pic18f452.h: 1887: unsigned TRISD3 :1;
[; ;pic18f452.h: 1888: unsigned TRISD4 :1;
[; ;pic18f452.h: 1889: unsigned TRISD5 :1;
[; ;pic18f452.h: 1890: unsigned TRISD6 :1;
[; ;pic18f452.h: 1891: unsigned TRISD7 :1;
[; ;pic18f452.h: 1892: };
[; ;pic18f452.h: 1893: struct {
[; ;pic18f452.h: 1894: unsigned RD0 :1;
[; ;pic18f452.h: 1895: unsigned RD1 :1;
[; ;pic18f452.h: 1896: unsigned RD2 :1;
[; ;pic18f452.h: 1897: unsigned RD3 :1;
[; ;pic18f452.h: 1898: unsigned RD4 :1;
[; ;pic18f452.h: 1899: unsigned RD5 :1;
[; ;pic18f452.h: 1900: unsigned RD6 :1;
[; ;pic18f452.h: 1901: unsigned RD7 :1;
[; ;pic18f452.h: 1902: };
[; ;pic18f452.h: 1903: } TRISDbits_t;
[; ;pic18f452.h: 1904: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f452.h: 1987: typedef union {
[; ;pic18f452.h: 1988: struct {
[; ;pic18f452.h: 1989: unsigned TRISD0 :1;
[; ;pic18f452.h: 1990: unsigned TRISD1 :1;
[; ;pic18f452.h: 1991: unsigned TRISD2 :1;
[; ;pic18f452.h: 1992: unsigned TRISD3 :1;
[; ;pic18f452.h: 1993: unsigned TRISD4 :1;
[; ;pic18f452.h: 1994: unsigned TRISD5 :1;
[; ;pic18f452.h: 1995: unsigned TRISD6 :1;
[; ;pic18f452.h: 1996: unsigned TRISD7 :1;
[; ;pic18f452.h: 1997: };
[; ;pic18f452.h: 1998: struct {
[; ;pic18f452.h: 1999: unsigned RD0 :1;
[; ;pic18f452.h: 2000: unsigned RD1 :1;
[; ;pic18f452.h: 2001: unsigned RD2 :1;
[; ;pic18f452.h: 2002: unsigned RD3 :1;
[; ;pic18f452.h: 2003: unsigned RD4 :1;
[; ;pic18f452.h: 2004: unsigned RD5 :1;
[; ;pic18f452.h: 2005: unsigned RD6 :1;
[; ;pic18f452.h: 2006: unsigned RD7 :1;
[; ;pic18f452.h: 2007: };
[; ;pic18f452.h: 2008: } DDRDbits_t;
[; ;pic18f452.h: 2009: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f452.h: 2093: extern volatile unsigned char TRISE @ 0xF96;
"2095
[; ;pic18f452.h: 2095: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2098: extern volatile unsigned char DDRE @ 0xF96;
"2100
[; ;pic18f452.h: 2100: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2103: typedef union {
[; ;pic18f452.h: 2104: struct {
[; ;pic18f452.h: 2105: unsigned TRISE0 :1;
[; ;pic18f452.h: 2106: unsigned TRISE1 :1;
[; ;pic18f452.h: 2107: unsigned TRISE2 :1;
[; ;pic18f452.h: 2108: unsigned :1;
[; ;pic18f452.h: 2109: unsigned PSPMODE :1;
[; ;pic18f452.h: 2110: unsigned IBOV :1;
[; ;pic18f452.h: 2111: unsigned OBF :1;
[; ;pic18f452.h: 2112: unsigned IBF :1;
[; ;pic18f452.h: 2113: };
[; ;pic18f452.h: 2114: struct {
[; ;pic18f452.h: 2115: unsigned RE0 :1;
[; ;pic18f452.h: 2116: unsigned RE1 :1;
[; ;pic18f452.h: 2117: unsigned RE2 :1;
[; ;pic18f452.h: 2118: };
[; ;pic18f452.h: 2119: } TRISEbits_t;
[; ;pic18f452.h: 2120: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f452.h: 2173: typedef union {
[; ;pic18f452.h: 2174: struct {
[; ;pic18f452.h: 2175: unsigned TRISE0 :1;
[; ;pic18f452.h: 2176: unsigned TRISE1 :1;
[; ;pic18f452.h: 2177: unsigned TRISE2 :1;
[; ;pic18f452.h: 2178: unsigned :1;
[; ;pic18f452.h: 2179: unsigned PSPMODE :1;
[; ;pic18f452.h: 2180: unsigned IBOV :1;
[; ;pic18f452.h: 2181: unsigned OBF :1;
[; ;pic18f452.h: 2182: unsigned IBF :1;
[; ;pic18f452.h: 2183: };
[; ;pic18f452.h: 2184: struct {
[; ;pic18f452.h: 2185: unsigned RE0 :1;
[; ;pic18f452.h: 2186: unsigned RE1 :1;
[; ;pic18f452.h: 2187: unsigned RE2 :1;
[; ;pic18f452.h: 2188: };
[; ;pic18f452.h: 2189: } DDREbits_t;
[; ;pic18f452.h: 2190: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f452.h: 2244: extern volatile unsigned char PIE1 @ 0xF9D;
"2246
[; ;pic18f452.h: 2246: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2249: typedef union {
[; ;pic18f452.h: 2250: struct {
[; ;pic18f452.h: 2251: unsigned TMR1IE :1;
[; ;pic18f452.h: 2252: unsigned TMR2IE :1;
[; ;pic18f452.h: 2253: unsigned CCP1IE :1;
[; ;pic18f452.h: 2254: unsigned SSPIE :1;
[; ;pic18f452.h: 2255: unsigned TXIE :1;
[; ;pic18f452.h: 2256: unsigned RCIE :1;
[; ;pic18f452.h: 2257: unsigned ADIE :1;
[; ;pic18f452.h: 2258: unsigned PSPIE :1;
[; ;pic18f452.h: 2259: };
[; ;pic18f452.h: 2260: struct {
[; ;pic18f452.h: 2261: unsigned :4;
[; ;pic18f452.h: 2262: unsigned TX1IE :1;
[; ;pic18f452.h: 2263: unsigned RC1IE :1;
[; ;pic18f452.h: 2264: };
[; ;pic18f452.h: 2265: } PIE1bits_t;
[; ;pic18f452.h: 2266: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f452.h: 2320: extern volatile unsigned char PIR1 @ 0xF9E;
"2322
[; ;pic18f452.h: 2322: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2325: typedef union {
[; ;pic18f452.h: 2326: struct {
[; ;pic18f452.h: 2327: unsigned TMR1IF :1;
[; ;pic18f452.h: 2328: unsigned TMR2IF :1;
[; ;pic18f452.h: 2329: unsigned CCP1IF :1;
[; ;pic18f452.h: 2330: unsigned SSPIF :1;
[; ;pic18f452.h: 2331: unsigned TXIF :1;
[; ;pic18f452.h: 2332: unsigned RCIF :1;
[; ;pic18f452.h: 2333: unsigned ADIF :1;
[; ;pic18f452.h: 2334: unsigned PSPIF :1;
[; ;pic18f452.h: 2335: };
[; ;pic18f452.h: 2336: struct {
[; ;pic18f452.h: 2337: unsigned :4;
[; ;pic18f452.h: 2338: unsigned TX1IF :1;
[; ;pic18f452.h: 2339: unsigned RC1IF :1;
[; ;pic18f452.h: 2340: };
[; ;pic18f452.h: 2341: } PIR1bits_t;
[; ;pic18f452.h: 2342: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f452.h: 2396: extern volatile unsigned char IPR1 @ 0xF9F;
"2398
[; ;pic18f452.h: 2398: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2401: typedef union {
[; ;pic18f452.h: 2402: struct {
[; ;pic18f452.h: 2403: unsigned TMR1IP :1;
[; ;pic18f452.h: 2404: unsigned TMR2IP :1;
[; ;pic18f452.h: 2405: unsigned CCP1IP :1;
[; ;pic18f452.h: 2406: unsigned SSPIP :1;
[; ;pic18f452.h: 2407: unsigned TXIP :1;
[; ;pic18f452.h: 2408: unsigned RCIP :1;
[; ;pic18f452.h: 2409: unsigned ADIP :1;
[; ;pic18f452.h: 2410: unsigned PSPIP :1;
[; ;pic18f452.h: 2411: };
[; ;pic18f452.h: 2412: struct {
[; ;pic18f452.h: 2413: unsigned :4;
[; ;pic18f452.h: 2414: unsigned TX1IP :1;
[; ;pic18f452.h: 2415: unsigned RC1IP :1;
[; ;pic18f452.h: 2416: };
[; ;pic18f452.h: 2417: } IPR1bits_t;
[; ;pic18f452.h: 2418: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f452.h: 2472: extern volatile unsigned char PIE2 @ 0xFA0;
"2474
[; ;pic18f452.h: 2474: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2477: typedef union {
[; ;pic18f452.h: 2478: struct {
[; ;pic18f452.h: 2479: unsigned CCP2IE :1;
[; ;pic18f452.h: 2480: unsigned TMR3IE :1;
[; ;pic18f452.h: 2481: unsigned LVDIE :1;
[; ;pic18f452.h: 2482: unsigned BCLIE :1;
[; ;pic18f452.h: 2483: unsigned EEIE :1;
[; ;pic18f452.h: 2484: };
[; ;pic18f452.h: 2485: } PIE2bits_t;
[; ;pic18f452.h: 2486: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f452.h: 2515: extern volatile unsigned char PIR2 @ 0xFA1;
"2517
[; ;pic18f452.h: 2517: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2520: typedef union {
[; ;pic18f452.h: 2521: struct {
[; ;pic18f452.h: 2522: unsigned CCP2IF :1;
[; ;pic18f452.h: 2523: unsigned TMR3IF :1;
[; ;pic18f452.h: 2524: unsigned LVDIF :1;
[; ;pic18f452.h: 2525: unsigned BCLIF :1;
[; ;pic18f452.h: 2526: unsigned EEIF :1;
[; ;pic18f452.h: 2527: };
[; ;pic18f452.h: 2528: } PIR2bits_t;
[; ;pic18f452.h: 2529: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f452.h: 2558: extern volatile unsigned char IPR2 @ 0xFA2;
"2560
[; ;pic18f452.h: 2560: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2563: typedef union {
[; ;pic18f452.h: 2564: struct {
[; ;pic18f452.h: 2565: unsigned CCP2IP :1;
[; ;pic18f452.h: 2566: unsigned TMR3IP :1;
[; ;pic18f452.h: 2567: unsigned LVDIP :1;
[; ;pic18f452.h: 2568: unsigned BCLIP :1;
[; ;pic18f452.h: 2569: unsigned EEIP :1;
[; ;pic18f452.h: 2570: };
[; ;pic18f452.h: 2571: } IPR2bits_t;
[; ;pic18f452.h: 2572: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f452.h: 2601: extern volatile unsigned char EECON1 @ 0xFA6;
"2603
[; ;pic18f452.h: 2603: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2606: typedef union {
[; ;pic18f452.h: 2607: struct {
[; ;pic18f452.h: 2608: unsigned RD :1;
[; ;pic18f452.h: 2609: unsigned WR :1;
[; ;pic18f452.h: 2610: unsigned WREN :1;
[; ;pic18f452.h: 2611: unsigned WRERR :1;
[; ;pic18f452.h: 2612: unsigned FREE :1;
[; ;pic18f452.h: 2613: unsigned :1;
[; ;pic18f452.h: 2614: unsigned CFGS :1;
[; ;pic18f452.h: 2615: unsigned EEPGD :1;
[; ;pic18f452.h: 2616: };
[; ;pic18f452.h: 2617: struct {
[; ;pic18f452.h: 2618: unsigned :6;
[; ;pic18f452.h: 2619: unsigned EEFS :1;
[; ;pic18f452.h: 2620: };
[; ;pic18f452.h: 2621: } EECON1bits_t;
[; ;pic18f452.h: 2622: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f452.h: 2666: extern volatile unsigned char EECON2 @ 0xFA7;
"2668
[; ;pic18f452.h: 2668: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2672: extern volatile unsigned char EEDATA @ 0xFA8;
"2674
[; ;pic18f452.h: 2674: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 2678: extern volatile unsigned char EEADR @ 0xFA9;
"2680
[; ;pic18f452.h: 2680: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 2684: extern volatile unsigned char RCSTA @ 0xFAB;
"2686
[; ;pic18f452.h: 2686: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 2689: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2691
[; ;pic18f452.h: 2691: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 2694: typedef union {
[; ;pic18f452.h: 2695: struct {
[; ;pic18f452.h: 2696: unsigned RX9D :1;
[; ;pic18f452.h: 2697: unsigned OERR :1;
[; ;pic18f452.h: 2698: unsigned FERR :1;
[; ;pic18f452.h: 2699: unsigned ADDEN :1;
[; ;pic18f452.h: 2700: unsigned CREN :1;
[; ;pic18f452.h: 2701: unsigned SREN :1;
[; ;pic18f452.h: 2702: unsigned RX9 :1;
[; ;pic18f452.h: 2703: unsigned SPEN :1;
[; ;pic18f452.h: 2704: };
[; ;pic18f452.h: 2705: struct {
[; ;pic18f452.h: 2706: unsigned RCD8 :1;
[; ;pic18f452.h: 2707: unsigned :5;
[; ;pic18f452.h: 2708: unsigned RC8_9 :1;
[; ;pic18f452.h: 2709: };
[; ;pic18f452.h: 2710: struct {
[; ;pic18f452.h: 2711: unsigned :6;
[; ;pic18f452.h: 2712: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2713: };
[; ;pic18f452.h: 2714: struct {
[; ;pic18f452.h: 2715: unsigned :6;
[; ;pic18f452.h: 2716: unsigned nRC8 :1;
[; ;pic18f452.h: 2717: };
[; ;pic18f452.h: 2718: struct {
[; ;pic18f452.h: 2719: unsigned :6;
[; ;pic18f452.h: 2720: unsigned RC9 :1;
[; ;pic18f452.h: 2721: };
[; ;pic18f452.h: 2722: struct {
[; ;pic18f452.h: 2723: unsigned :5;
[; ;pic18f452.h: 2724: unsigned SRENA :1;
[; ;pic18f452.h: 2725: };
[; ;pic18f452.h: 2726: } RCSTAbits_t;
[; ;pic18f452.h: 2727: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 2800: typedef union {
[; ;pic18f452.h: 2801: struct {
[; ;pic18f452.h: 2802: unsigned RX9D :1;
[; ;pic18f452.h: 2803: unsigned OERR :1;
[; ;pic18f452.h: 2804: unsigned FERR :1;
[; ;pic18f452.h: 2805: unsigned ADDEN :1;
[; ;pic18f452.h: 2806: unsigned CREN :1;
[; ;pic18f452.h: 2807: unsigned SREN :1;
[; ;pic18f452.h: 2808: unsigned RX9 :1;
[; ;pic18f452.h: 2809: unsigned SPEN :1;
[; ;pic18f452.h: 2810: };
[; ;pic18f452.h: 2811: struct {
[; ;pic18f452.h: 2812: unsigned RCD8 :1;
[; ;pic18f452.h: 2813: unsigned :5;
[; ;pic18f452.h: 2814: unsigned RC8_9 :1;
[; ;pic18f452.h: 2815: };
[; ;pic18f452.h: 2816: struct {
[; ;pic18f452.h: 2817: unsigned :6;
[; ;pic18f452.h: 2818: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2819: };
[; ;pic18f452.h: 2820: struct {
[; ;pic18f452.h: 2821: unsigned :6;
[; ;pic18f452.h: 2822: unsigned nRC8 :1;
[; ;pic18f452.h: 2823: };
[; ;pic18f452.h: 2824: struct {
[; ;pic18f452.h: 2825: unsigned :6;
[; ;pic18f452.h: 2826: unsigned RC9 :1;
[; ;pic18f452.h: 2827: };
[; ;pic18f452.h: 2828: struct {
[; ;pic18f452.h: 2829: unsigned :5;
[; ;pic18f452.h: 2830: unsigned SRENA :1;
[; ;pic18f452.h: 2831: };
[; ;pic18f452.h: 2832: } RCSTA1bits_t;
[; ;pic18f452.h: 2833: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 2907: extern volatile unsigned char TXSTA @ 0xFAC;
"2909
[; ;pic18f452.h: 2909: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 2912: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2914
[; ;pic18f452.h: 2914: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 2917: typedef union {
[; ;pic18f452.h: 2918: struct {
[; ;pic18f452.h: 2919: unsigned TX9D :1;
[; ;pic18f452.h: 2920: unsigned TRMT :1;
[; ;pic18f452.h: 2921: unsigned BRGH :1;
[; ;pic18f452.h: 2922: unsigned :1;
[; ;pic18f452.h: 2923: unsigned SYNC :1;
[; ;pic18f452.h: 2924: unsigned TXEN :1;
[; ;pic18f452.h: 2925: unsigned TX9 :1;
[; ;pic18f452.h: 2926: unsigned CSRC :1;
[; ;pic18f452.h: 2927: };
[; ;pic18f452.h: 2928: struct {
[; ;pic18f452.h: 2929: unsigned TXD8 :1;
[; ;pic18f452.h: 2930: unsigned :5;
[; ;pic18f452.h: 2931: unsigned TX8_9 :1;
[; ;pic18f452.h: 2932: };
[; ;pic18f452.h: 2933: struct {
[; ;pic18f452.h: 2934: unsigned :6;
[; ;pic18f452.h: 2935: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 2936: };
[; ;pic18f452.h: 2937: struct {
[; ;pic18f452.h: 2938: unsigned :6;
[; ;pic18f452.h: 2939: unsigned nTX8 :1;
[; ;pic18f452.h: 2940: };
[; ;pic18f452.h: 2941: struct {
[; ;pic18f452.h: 2942: unsigned TX9D1 :1;
[; ;pic18f452.h: 2943: unsigned TRMT1 :1;
[; ;pic18f452.h: 2944: unsigned BRGH1 :1;
[; ;pic18f452.h: 2945: unsigned :1;
[; ;pic18f452.h: 2946: unsigned SYNC1 :1;
[; ;pic18f452.h: 2947: unsigned TXEN1 :1;
[; ;pic18f452.h: 2948: unsigned TX91 :1;
[; ;pic18f452.h: 2949: unsigned CSRC1 :1;
[; ;pic18f452.h: 2950: };
[; ;pic18f452.h: 2951: } TXSTAbits_t;
[; ;pic18f452.h: 2952: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 3045: typedef union {
[; ;pic18f452.h: 3046: struct {
[; ;pic18f452.h: 3047: unsigned TX9D :1;
[; ;pic18f452.h: 3048: unsigned TRMT :1;
[; ;pic18f452.h: 3049: unsigned BRGH :1;
[; ;pic18f452.h: 3050: unsigned :1;
[; ;pic18f452.h: 3051: unsigned SYNC :1;
[; ;pic18f452.h: 3052: unsigned TXEN :1;
[; ;pic18f452.h: 3053: unsigned TX9 :1;
[; ;pic18f452.h: 3054: unsigned CSRC :1;
[; ;pic18f452.h: 3055: };
[; ;pic18f452.h: 3056: struct {
[; ;pic18f452.h: 3057: unsigned TXD8 :1;
[; ;pic18f452.h: 3058: unsigned :5;
[; ;pic18f452.h: 3059: unsigned TX8_9 :1;
[; ;pic18f452.h: 3060: };
[; ;pic18f452.h: 3061: struct {
[; ;pic18f452.h: 3062: unsigned :6;
[; ;pic18f452.h: 3063: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3064: };
[; ;pic18f452.h: 3065: struct {
[; ;pic18f452.h: 3066: unsigned :6;
[; ;pic18f452.h: 3067: unsigned nTX8 :1;
[; ;pic18f452.h: 3068: };
[; ;pic18f452.h: 3069: struct {
[; ;pic18f452.h: 3070: unsigned TX9D1 :1;
[; ;pic18f452.h: 3071: unsigned TRMT1 :1;
[; ;pic18f452.h: 3072: unsigned BRGH1 :1;
[; ;pic18f452.h: 3073: unsigned :1;
[; ;pic18f452.h: 3074: unsigned SYNC1 :1;
[; ;pic18f452.h: 3075: unsigned TXEN1 :1;
[; ;pic18f452.h: 3076: unsigned TX91 :1;
[; ;pic18f452.h: 3077: unsigned CSRC1 :1;
[; ;pic18f452.h: 3078: };
[; ;pic18f452.h: 3079: } TXSTA1bits_t;
[; ;pic18f452.h: 3080: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 3174: extern volatile unsigned char TXREG @ 0xFAD;
"3176
[; ;pic18f452.h: 3176: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3179: extern volatile unsigned char TXREG1 @ 0xFAD;
"3181
[; ;pic18f452.h: 3181: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3185: extern volatile unsigned char RCREG @ 0xFAE;
"3187
[; ;pic18f452.h: 3187: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3190: extern volatile unsigned char RCREG1 @ 0xFAE;
"3192
[; ;pic18f452.h: 3192: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3196: extern volatile unsigned char SPBRG @ 0xFAF;
"3198
[; ;pic18f452.h: 3198: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3201: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3203
[; ;pic18f452.h: 3203: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3207: extern volatile unsigned char T3CON @ 0xFB1;
"3209
[; ;pic18f452.h: 3209: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3212: typedef union {
[; ;pic18f452.h: 3213: struct {
[; ;pic18f452.h: 3214: unsigned :2;
[; ;pic18f452.h: 3215: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3216: };
[; ;pic18f452.h: 3217: struct {
[; ;pic18f452.h: 3218: unsigned TMR3ON :1;
[; ;pic18f452.h: 3219: unsigned TMR3CS :1;
[; ;pic18f452.h: 3220: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3221: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3222: unsigned T3CKPS :2;
[; ;pic18f452.h: 3223: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3224: unsigned RD16 :1;
[; ;pic18f452.h: 3225: };
[; ;pic18f452.h: 3226: struct {
[; ;pic18f452.h: 3227: unsigned :2;
[; ;pic18f452.h: 3228: unsigned T3SYNC :1;
[; ;pic18f452.h: 3229: unsigned :1;
[; ;pic18f452.h: 3230: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3231: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3232: };
[; ;pic18f452.h: 3233: struct {
[; ;pic18f452.h: 3234: unsigned :2;
[; ;pic18f452.h: 3235: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3236: };
[; ;pic18f452.h: 3237: struct {
[; ;pic18f452.h: 3238: unsigned :3;
[; ;pic18f452.h: 3239: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3240: unsigned :3;
[; ;pic18f452.h: 3241: unsigned RD163 :1;
[; ;pic18f452.h: 3242: };
[; ;pic18f452.h: 3243: struct {
[; ;pic18f452.h: 3244: unsigned :7;
[; ;pic18f452.h: 3245: unsigned T3RD16 :1;
[; ;pic18f452.h: 3246: };
[; ;pic18f452.h: 3247: } T3CONbits_t;
[; ;pic18f452.h: 3248: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f452.h: 3327: extern volatile unsigned short TMR3 @ 0xFB2;
"3329
[; ;pic18f452.h: 3329: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3333: extern volatile unsigned char TMR3L @ 0xFB2;
"3335
[; ;pic18f452.h: 3335: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3339: extern volatile unsigned char TMR3H @ 0xFB3;
"3341
[; ;pic18f452.h: 3341: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3345: extern volatile unsigned char CCP2CON @ 0xFBA;
"3347
[; ;pic18f452.h: 3347: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3350: typedef union {
[; ;pic18f452.h: 3351: struct {
[; ;pic18f452.h: 3352: unsigned CCP2M :4;
[; ;pic18f452.h: 3353: unsigned DC2B :2;
[; ;pic18f452.h: 3354: };
[; ;pic18f452.h: 3355: struct {
[; ;pic18f452.h: 3356: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3357: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3358: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3359: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3360: unsigned DC2B0 :1;
[; ;pic18f452.h: 3361: unsigned DC2B1 :1;
[; ;pic18f452.h: 3362: };
[; ;pic18f452.h: 3363: struct {
[; ;pic18f452.h: 3364: unsigned :4;
[; ;pic18f452.h: 3365: unsigned CCP2Y :1;
[; ;pic18f452.h: 3366: unsigned CCP2X :1;
[; ;pic18f452.h: 3367: };
[; ;pic18f452.h: 3368: struct {
[; ;pic18f452.h: 3369: unsigned :5;
[; ;pic18f452.h: 3370: unsigned DCCPX :1;
[; ;pic18f452.h: 3371: };
[; ;pic18f452.h: 3372: } CCP2CONbits_t;
[; ;pic18f452.h: 3373: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 3432: extern volatile unsigned short CCPR2 @ 0xFBB;
"3434
[; ;pic18f452.h: 3434: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3438: extern volatile unsigned char CCPR2L @ 0xFBB;
"3440
[; ;pic18f452.h: 3440: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3444: extern volatile unsigned char CCPR2H @ 0xFBC;
"3446
[; ;pic18f452.h: 3446: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3450: extern volatile unsigned char CCP1CON @ 0xFBD;
"3452
[; ;pic18f452.h: 3452: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3455: typedef union {
[; ;pic18f452.h: 3456: struct {
[; ;pic18f452.h: 3457: unsigned CCP1M :4;
[; ;pic18f452.h: 3458: unsigned DC1B :2;
[; ;pic18f452.h: 3459: };
[; ;pic18f452.h: 3460: struct {
[; ;pic18f452.h: 3461: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3462: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3463: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3464: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3465: unsigned DC1B0 :1;
[; ;pic18f452.h: 3466: unsigned DC1B1 :1;
[; ;pic18f452.h: 3467: };
[; ;pic18f452.h: 3468: struct {
[; ;pic18f452.h: 3469: unsigned :4;
[; ;pic18f452.h: 3470: unsigned CCP1Y :1;
[; ;pic18f452.h: 3471: unsigned CCP1X :1;
[; ;pic18f452.h: 3472: };
[; ;pic18f452.h: 3473: } CCP1CONbits_t;
[; ;pic18f452.h: 3474: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 3528: extern volatile unsigned short CCPR1 @ 0xFBE;
"3530
[; ;pic18f452.h: 3530: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3534: extern volatile unsigned char CCPR1L @ 0xFBE;
"3536
[; ;pic18f452.h: 3536: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3540: extern volatile unsigned char CCPR1H @ 0xFBF;
"3542
[; ;pic18f452.h: 3542: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3546: extern volatile unsigned char ADCON1 @ 0xFC1;
"3548
[; ;pic18f452.h: 3548: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3551: typedef union {
[; ;pic18f452.h: 3552: struct {
[; ;pic18f452.h: 3553: unsigned PCFG :4;
[; ;pic18f452.h: 3554: unsigned :2;
[; ;pic18f452.h: 3555: unsigned ADCS2 :1;
[; ;pic18f452.h: 3556: unsigned ADFM :1;
[; ;pic18f452.h: 3557: };
[; ;pic18f452.h: 3558: struct {
[; ;pic18f452.h: 3559: unsigned PCFG0 :1;
[; ;pic18f452.h: 3560: unsigned PCFG1 :1;
[; ;pic18f452.h: 3561: unsigned PCFG2 :1;
[; ;pic18f452.h: 3562: unsigned PCFG3 :1;
[; ;pic18f452.h: 3563: };
[; ;pic18f452.h: 3564: struct {
[; ;pic18f452.h: 3565: unsigned :3;
[; ;pic18f452.h: 3566: unsigned CHSN3 :1;
[; ;pic18f452.h: 3567: };
[; ;pic18f452.h: 3568: } ADCON1bits_t;
[; ;pic18f452.h: 3569: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 3613: extern volatile unsigned char ADCON0 @ 0xFC2;
"3615
[; ;pic18f452.h: 3615: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3618: typedef union {
[; ;pic18f452.h: 3619: struct {
[; ;pic18f452.h: 3620: unsigned :2;
[; ;pic18f452.h: 3621: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3622: };
[; ;pic18f452.h: 3623: struct {
[; ;pic18f452.h: 3624: unsigned ADON :1;
[; ;pic18f452.h: 3625: unsigned :1;
[; ;pic18f452.h: 3626: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3627: unsigned CHS :3;
[; ;pic18f452.h: 3628: unsigned ADCS :2;
[; ;pic18f452.h: 3629: };
[; ;pic18f452.h: 3630: struct {
[; ;pic18f452.h: 3631: unsigned :2;
[; ;pic18f452.h: 3632: unsigned GO :1;
[; ;pic18f452.h: 3633: unsigned CHS0 :1;
[; ;pic18f452.h: 3634: unsigned CHS1 :1;
[; ;pic18f452.h: 3635: unsigned CHS2 :1;
[; ;pic18f452.h: 3636: unsigned ADCS0 :1;
[; ;pic18f452.h: 3637: unsigned ADCS1 :1;
[; ;pic18f452.h: 3638: };
[; ;pic18f452.h: 3639: struct {
[; ;pic18f452.h: 3640: unsigned :2;
[; ;pic18f452.h: 3641: unsigned NOT_DONE :1;
[; ;pic18f452.h: 3642: };
[; ;pic18f452.h: 3643: struct {
[; ;pic18f452.h: 3644: unsigned :2;
[; ;pic18f452.h: 3645: unsigned nDONE :1;
[; ;pic18f452.h: 3646: };
[; ;pic18f452.h: 3647: struct {
[; ;pic18f452.h: 3648: unsigned :2;
[; ;pic18f452.h: 3649: unsigned DONE :1;
[; ;pic18f452.h: 3650: };
[; ;pic18f452.h: 3651: struct {
[; ;pic18f452.h: 3652: unsigned :2;
[; ;pic18f452.h: 3653: unsigned GO_DONE :1;
[; ;pic18f452.h: 3654: };
[; ;pic18f452.h: 3655: struct {
[; ;pic18f452.h: 3656: unsigned :7;
[; ;pic18f452.h: 3657: unsigned ADCAL :1;
[; ;pic18f452.h: 3658: };
[; ;pic18f452.h: 3659: struct {
[; ;pic18f452.h: 3660: unsigned :2;
[; ;pic18f452.h: 3661: unsigned GODONE :1;
[; ;pic18f452.h: 3662: };
[; ;pic18f452.h: 3663: } ADCON0bits_t;
[; ;pic18f452.h: 3664: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 3753: extern volatile unsigned short ADRES @ 0xFC3;
"3755
[; ;pic18f452.h: 3755: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 3759: extern volatile unsigned char ADRESL @ 0xFC3;
"3761
[; ;pic18f452.h: 3761: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 3765: extern volatile unsigned char ADRESH @ 0xFC4;
"3767
[; ;pic18f452.h: 3767: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 3771: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3773
[; ;pic18f452.h: 3773: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 3776: typedef union {
[; ;pic18f452.h: 3777: struct {
[; ;pic18f452.h: 3778: unsigned SEN :1;
[; ;pic18f452.h: 3779: unsigned RSEN :1;
[; ;pic18f452.h: 3780: unsigned PEN :1;
[; ;pic18f452.h: 3781: unsigned RCEN :1;
[; ;pic18f452.h: 3782: unsigned ACKEN :1;
[; ;pic18f452.h: 3783: unsigned ACKDT :1;
[; ;pic18f452.h: 3784: unsigned ACKSTAT :1;
[; ;pic18f452.h: 3785: unsigned GCEN :1;
[; ;pic18f452.h: 3786: };
[; ;pic18f452.h: 3787: } SSPCON2bits_t;
[; ;pic18f452.h: 3788: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 3832: extern volatile unsigned char SSPCON1 @ 0xFC6;
"3834
[; ;pic18f452.h: 3834: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 3837: typedef union {
[; ;pic18f452.h: 3838: struct {
[; ;pic18f452.h: 3839: unsigned SSPM :4;
[; ;pic18f452.h: 3840: unsigned CKP :1;
[; ;pic18f452.h: 3841: unsigned SSPEN :1;
[; ;pic18f452.h: 3842: unsigned SSPOV :1;
[; ;pic18f452.h: 3843: unsigned WCOL :1;
[; ;pic18f452.h: 3844: };
[; ;pic18f452.h: 3845: struct {
[; ;pic18f452.h: 3846: unsigned SSPM0 :1;
[; ;pic18f452.h: 3847: unsigned SSPM1 :1;
[; ;pic18f452.h: 3848: unsigned SSPM2 :1;
[; ;pic18f452.h: 3849: unsigned SSPM3 :1;
[; ;pic18f452.h: 3850: };
[; ;pic18f452.h: 3851: } SSPCON1bits_t;
[; ;pic18f452.h: 3852: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 3901: extern volatile unsigned char SSPSTAT @ 0xFC7;
"3903
[; ;pic18f452.h: 3903: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 3906: typedef union {
[; ;pic18f452.h: 3907: struct {
[; ;pic18f452.h: 3908: unsigned :2;
[; ;pic18f452.h: 3909: unsigned R_NOT_W :1;
[; ;pic18f452.h: 3910: };
[; ;pic18f452.h: 3911: struct {
[; ;pic18f452.h: 3912: unsigned :5;
[; ;pic18f452.h: 3913: unsigned D_NOT_A :1;
[; ;pic18f452.h: 3914: };
[; ;pic18f452.h: 3915: struct {
[; ;pic18f452.h: 3916: unsigned BF :1;
[; ;pic18f452.h: 3917: unsigned UA :1;
[; ;pic18f452.h: 3918: unsigned R_nW :1;
[; ;pic18f452.h: 3919: unsigned S :1;
[; ;pic18f452.h: 3920: unsigned P :1;
[; ;pic18f452.h: 3921: unsigned D_nA :1;
[; ;pic18f452.h: 3922: unsigned CKE :1;
[; ;pic18f452.h: 3923: unsigned SMP :1;
[; ;pic18f452.h: 3924: };
[; ;pic18f452.h: 3925: struct {
[; ;pic18f452.h: 3926: unsigned :2;
[; ;pic18f452.h: 3927: unsigned I2C_READ :1;
[; ;pic18f452.h: 3928: unsigned I2C_START :1;
[; ;pic18f452.h: 3929: unsigned I2C_STOP :1;
[; ;pic18f452.h: 3930: unsigned I2C_DATA :1;
[; ;pic18f452.h: 3931: };
[; ;pic18f452.h: 3932: struct {
[; ;pic18f452.h: 3933: unsigned :2;
[; ;pic18f452.h: 3934: unsigned R :1;
[; ;pic18f452.h: 3935: unsigned :2;
[; ;pic18f452.h: 3936: unsigned D :1;
[; ;pic18f452.h: 3937: };
[; ;pic18f452.h: 3938: struct {
[; ;pic18f452.h: 3939: unsigned :2;
[; ;pic18f452.h: 3940: unsigned READ_WRITE :1;
[; ;pic18f452.h: 3941: unsigned :2;
[; ;pic18f452.h: 3942: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 3943: };
[; ;pic18f452.h: 3944: struct {
[; ;pic18f452.h: 3945: unsigned :2;
[; ;pic18f452.h: 3946: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 3947: };
[; ;pic18f452.h: 3948: struct {
[; ;pic18f452.h: 3949: unsigned :5;
[; ;pic18f452.h: 3950: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 3951: };
[; ;pic18f452.h: 3952: struct {
[; ;pic18f452.h: 3953: unsigned :2;
[; ;pic18f452.h: 3954: unsigned nWRITE :1;
[; ;pic18f452.h: 3955: unsigned :2;
[; ;pic18f452.h: 3956: unsigned nADDRESS :1;
[; ;pic18f452.h: 3957: };
[; ;pic18f452.h: 3958: struct {
[; ;pic18f452.h: 3959: unsigned :2;
[; ;pic18f452.h: 3960: unsigned nW :1;
[; ;pic18f452.h: 3961: unsigned :2;
[; ;pic18f452.h: 3962: unsigned nA :1;
[; ;pic18f452.h: 3963: };
[; ;pic18f452.h: 3964: struct {
[; ;pic18f452.h: 3965: unsigned :2;
[; ;pic18f452.h: 3966: unsigned R_W :1;
[; ;pic18f452.h: 3967: unsigned :2;
[; ;pic18f452.h: 3968: unsigned D_A :1;
[; ;pic18f452.h: 3969: };
[; ;pic18f452.h: 3970: struct {
[; ;pic18f452.h: 3971: unsigned :5;
[; ;pic18f452.h: 3972: unsigned I2C_DAT :1;
[; ;pic18f452.h: 3973: };
[; ;pic18f452.h: 3974: struct {
[; ;pic18f452.h: 3975: unsigned :2;
[; ;pic18f452.h: 3976: unsigned RW :1;
[; ;pic18f452.h: 3977: unsigned START :1;
[; ;pic18f452.h: 3978: unsigned STOP :1;
[; ;pic18f452.h: 3979: unsigned DA :1;
[; ;pic18f452.h: 3980: };
[; ;pic18f452.h: 3981: struct {
[; ;pic18f452.h: 3982: unsigned :2;
[; ;pic18f452.h: 3983: unsigned NOT_W :1;
[; ;pic18f452.h: 3984: unsigned :2;
[; ;pic18f452.h: 3985: unsigned NOT_A :1;
[; ;pic18f452.h: 3986: };
[; ;pic18f452.h: 3987: } SSPSTATbits_t;
[; ;pic18f452.h: 3988: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 4157: extern volatile unsigned char SSPADD @ 0xFC8;
"4159
[; ;pic18f452.h: 4159: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4163: extern volatile unsigned char SSPBUF @ 0xFC9;
"4165
[; ;pic18f452.h: 4165: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4169: extern volatile unsigned char T2CON @ 0xFCA;
"4171
[; ;pic18f452.h: 4171: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4174: typedef union {
[; ;pic18f452.h: 4175: struct {
[; ;pic18f452.h: 4176: unsigned T2CKPS :2;
[; ;pic18f452.h: 4177: unsigned TMR2ON :1;
[; ;pic18f452.h: 4178: unsigned TOUTPS :4;
[; ;pic18f452.h: 4179: };
[; ;pic18f452.h: 4180: struct {
[; ;pic18f452.h: 4181: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4182: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4183: unsigned :1;
[; ;pic18f452.h: 4184: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4185: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4186: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4187: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4188: };
[; ;pic18f452.h: 4189: } T2CONbits_t;
[; ;pic18f452.h: 4190: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f452.h: 4239: extern volatile unsigned char PR2 @ 0xFCB;
"4241
[; ;pic18f452.h: 4241: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4244: extern volatile unsigned char MEMCON @ 0xFCB;
"4246
[; ;pic18f452.h: 4246: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4249: typedef union {
[; ;pic18f452.h: 4250: struct {
[; ;pic18f452.h: 4251: unsigned :7;
[; ;pic18f452.h: 4252: unsigned EBDIS :1;
[; ;pic18f452.h: 4253: };
[; ;pic18f452.h: 4254: struct {
[; ;pic18f452.h: 4255: unsigned :4;
[; ;pic18f452.h: 4256: unsigned WAIT0 :1;
[; ;pic18f452.h: 4257: };
[; ;pic18f452.h: 4258: struct {
[; ;pic18f452.h: 4259: unsigned :5;
[; ;pic18f452.h: 4260: unsigned WAIT1 :1;
[; ;pic18f452.h: 4261: };
[; ;pic18f452.h: 4262: struct {
[; ;pic18f452.h: 4263: unsigned WM0 :1;
[; ;pic18f452.h: 4264: };
[; ;pic18f452.h: 4265: struct {
[; ;pic18f452.h: 4266: unsigned :1;
[; ;pic18f452.h: 4267: unsigned WM1 :1;
[; ;pic18f452.h: 4268: };
[; ;pic18f452.h: 4269: } PR2bits_t;
[; ;pic18f452.h: 4270: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f452.h: 4298: typedef union {
[; ;pic18f452.h: 4299: struct {
[; ;pic18f452.h: 4300: unsigned :7;
[; ;pic18f452.h: 4301: unsigned EBDIS :1;
[; ;pic18f452.h: 4302: };
[; ;pic18f452.h: 4303: struct {
[; ;pic18f452.h: 4304: unsigned :4;
[; ;pic18f452.h: 4305: unsigned WAIT0 :1;
[; ;pic18f452.h: 4306: };
[; ;pic18f452.h: 4307: struct {
[; ;pic18f452.h: 4308: unsigned :5;
[; ;pic18f452.h: 4309: unsigned WAIT1 :1;
[; ;pic18f452.h: 4310: };
[; ;pic18f452.h: 4311: struct {
[; ;pic18f452.h: 4312: unsigned WM0 :1;
[; ;pic18f452.h: 4313: };
[; ;pic18f452.h: 4314: struct {
[; ;pic18f452.h: 4315: unsigned :1;
[; ;pic18f452.h: 4316: unsigned WM1 :1;
[; ;pic18f452.h: 4317: };
[; ;pic18f452.h: 4318: } MEMCONbits_t;
[; ;pic18f452.h: 4319: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f452.h: 4348: extern volatile unsigned char TMR2 @ 0xFCC;
"4350
[; ;pic18f452.h: 4350: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4354: extern volatile unsigned char T1CON @ 0xFCD;
"4356
[; ;pic18f452.h: 4356: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4359: typedef union {
[; ;pic18f452.h: 4360: struct {
[; ;pic18f452.h: 4361: unsigned :2;
[; ;pic18f452.h: 4362: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4363: };
[; ;pic18f452.h: 4364: struct {
[; ;pic18f452.h: 4365: unsigned TMR1ON :1;
[; ;pic18f452.h: 4366: unsigned TMR1CS :1;
[; ;pic18f452.h: 4367: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4368: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4369: unsigned T1CKPS :2;
[; ;pic18f452.h: 4370: unsigned :1;
[; ;pic18f452.h: 4371: unsigned RD16 :1;
[; ;pic18f452.h: 4372: };
[; ;pic18f452.h: 4373: struct {
[; ;pic18f452.h: 4374: unsigned :2;
[; ;pic18f452.h: 4375: unsigned T1SYNC :1;
[; ;pic18f452.h: 4376: unsigned :1;
[; ;pic18f452.h: 4377: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4378: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4379: };
[; ;pic18f452.h: 4380: struct {
[; ;pic18f452.h: 4381: unsigned :2;
[; ;pic18f452.h: 4382: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4383: };
[; ;pic18f452.h: 4384: struct {
[; ;pic18f452.h: 4385: unsigned :3;
[; ;pic18f452.h: 4386: unsigned SOSCEN :1;
[; ;pic18f452.h: 4387: unsigned :3;
[; ;pic18f452.h: 4388: unsigned T1RD16 :1;
[; ;pic18f452.h: 4389: };
[; ;pic18f452.h: 4390: } T1CONbits_t;
[; ;pic18f452.h: 4391: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f452.h: 4460: extern volatile unsigned short TMR1 @ 0xFCE;
"4462
[; ;pic18f452.h: 4462: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4466: extern volatile unsigned char TMR1L @ 0xFCE;
"4468
[; ;pic18f452.h: 4468: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4472: extern volatile unsigned char TMR1H @ 0xFCF;
"4474
[; ;pic18f452.h: 4474: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4478: extern volatile unsigned char RCON @ 0xFD0;
"4480
[; ;pic18f452.h: 4480: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4483: typedef union {
[; ;pic18f452.h: 4484: struct {
[; ;pic18f452.h: 4485: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4486: };
[; ;pic18f452.h: 4487: struct {
[; ;pic18f452.h: 4488: unsigned :1;
[; ;pic18f452.h: 4489: unsigned NOT_POR :1;
[; ;pic18f452.h: 4490: };
[; ;pic18f452.h: 4491: struct {
[; ;pic18f452.h: 4492: unsigned :2;
[; ;pic18f452.h: 4493: unsigned NOT_PD :1;
[; ;pic18f452.h: 4494: };
[; ;pic18f452.h: 4495: struct {
[; ;pic18f452.h: 4496: unsigned :3;
[; ;pic18f452.h: 4497: unsigned NOT_TO :1;
[; ;pic18f452.h: 4498: };
[; ;pic18f452.h: 4499: struct {
[; ;pic18f452.h: 4500: unsigned :4;
[; ;pic18f452.h: 4501: unsigned NOT_RI :1;
[; ;pic18f452.h: 4502: };
[; ;pic18f452.h: 4503: struct {
[; ;pic18f452.h: 4504: unsigned nBOR :1;
[; ;pic18f452.h: 4505: unsigned nPOR :1;
[; ;pic18f452.h: 4506: unsigned nPD :1;
[; ;pic18f452.h: 4507: unsigned nTO :1;
[; ;pic18f452.h: 4508: unsigned nRI :1;
[; ;pic18f452.h: 4509: unsigned :2;
[; ;pic18f452.h: 4510: unsigned IPEN :1;
[; ;pic18f452.h: 4511: };
[; ;pic18f452.h: 4512: struct {
[; ;pic18f452.h: 4513: unsigned :7;
[; ;pic18f452.h: 4514: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4515: };
[; ;pic18f452.h: 4516: struct {
[; ;pic18f452.h: 4517: unsigned BOR :1;
[; ;pic18f452.h: 4518: unsigned POR :1;
[; ;pic18f452.h: 4519: unsigned PD :1;
[; ;pic18f452.h: 4520: unsigned TO :1;
[; ;pic18f452.h: 4521: unsigned RI :1;
[; ;pic18f452.h: 4522: unsigned :2;
[; ;pic18f452.h: 4523: unsigned nIPEN :1;
[; ;pic18f452.h: 4524: };
[; ;pic18f452.h: 4525: } RCONbits_t;
[; ;pic18f452.h: 4526: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f452.h: 4620: extern volatile unsigned char WDTCON @ 0xFD1;
"4622
[; ;pic18f452.h: 4622: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 4625: typedef union {
[; ;pic18f452.h: 4626: struct {
[; ;pic18f452.h: 4627: unsigned SWDTEN :1;
[; ;pic18f452.h: 4628: };
[; ;pic18f452.h: 4629: struct {
[; ;pic18f452.h: 4630: unsigned SWDTE :1;
[; ;pic18f452.h: 4631: };
[; ;pic18f452.h: 4632: } WDTCONbits_t;
[; ;pic18f452.h: 4633: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 4647: extern volatile unsigned char LVDCON @ 0xFD2;
"4649
[; ;pic18f452.h: 4649: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 4652: typedef union {
[; ;pic18f452.h: 4653: struct {
[; ;pic18f452.h: 4654: unsigned LVDL :4;
[; ;pic18f452.h: 4655: unsigned LVDEN :1;
[; ;pic18f452.h: 4656: unsigned IRVST :1;
[; ;pic18f452.h: 4657: };
[; ;pic18f452.h: 4658: struct {
[; ;pic18f452.h: 4659: unsigned LVDL0 :1;
[; ;pic18f452.h: 4660: unsigned LVDL1 :1;
[; ;pic18f452.h: 4661: unsigned LVDL2 :1;
[; ;pic18f452.h: 4662: unsigned LVDL3 :1;
[; ;pic18f452.h: 4663: };
[; ;pic18f452.h: 4664: } LVDCONbits_t;
[; ;pic18f452.h: 4665: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 4704: extern volatile unsigned char OSCCON @ 0xFD3;
"4706
[; ;pic18f452.h: 4706: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 4709: typedef union {
[; ;pic18f452.h: 4710: struct {
[; ;pic18f452.h: 4711: unsigned SCS :1;
[; ;pic18f452.h: 4712: };
[; ;pic18f452.h: 4713: } OSCCONbits_t;
[; ;pic18f452.h: 4714: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 4723: extern volatile unsigned char T0CON @ 0xFD5;
"4725
[; ;pic18f452.h: 4725: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 4728: typedef union {
[; ;pic18f452.h: 4729: struct {
[; ;pic18f452.h: 4730: unsigned T0PS :3;
[; ;pic18f452.h: 4731: unsigned PSA :1;
[; ;pic18f452.h: 4732: unsigned T0SE :1;
[; ;pic18f452.h: 4733: unsigned T0CS :1;
[; ;pic18f452.h: 4734: unsigned T08BIT :1;
[; ;pic18f452.h: 4735: unsigned TMR0ON :1;
[; ;pic18f452.h: 4736: };
[; ;pic18f452.h: 4737: struct {
[; ;pic18f452.h: 4738: unsigned T0PS0 :1;
[; ;pic18f452.h: 4739: unsigned T0PS1 :1;
[; ;pic18f452.h: 4740: unsigned T0PS2 :1;
[; ;pic18f452.h: 4741: };
[; ;pic18f452.h: 4742: } T0CONbits_t;
[; ;pic18f452.h: 4743: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f452.h: 4792: extern volatile unsigned short TMR0 @ 0xFD6;
"4794
[; ;pic18f452.h: 4794: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 4798: extern volatile unsigned char TMR0L @ 0xFD6;
"4800
[; ;pic18f452.h: 4800: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 4804: extern volatile unsigned char TMR0H @ 0xFD7;
"4806
[; ;pic18f452.h: 4806: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 4810: extern volatile unsigned char STATUS @ 0xFD8;
"4812
[; ;pic18f452.h: 4812: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 4815: typedef union {
[; ;pic18f452.h: 4816: struct {
[; ;pic18f452.h: 4817: unsigned C :1;
[; ;pic18f452.h: 4818: unsigned DC :1;
[; ;pic18f452.h: 4819: unsigned Z :1;
[; ;pic18f452.h: 4820: unsigned OV :1;
[; ;pic18f452.h: 4821: unsigned N :1;
[; ;pic18f452.h: 4822: };
[; ;pic18f452.h: 4823: struct {
[; ;pic18f452.h: 4824: unsigned CARRY :1;
[; ;pic18f452.h: 4825: unsigned :1;
[; ;pic18f452.h: 4826: unsigned ZERO :1;
[; ;pic18f452.h: 4827: unsigned OVERFLOW :1;
[; ;pic18f452.h: 4828: unsigned NEGATIVE :1;
[; ;pic18f452.h: 4829: };
[; ;pic18f452.h: 4830: } STATUSbits_t;
[; ;pic18f452.h: 4831: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f452.h: 4880: extern volatile unsigned short FSR2 @ 0xFD9;
"4882
[; ;pic18f452.h: 4882: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 4886: extern volatile unsigned char FSR2L @ 0xFD9;
"4888
[; ;pic18f452.h: 4888: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 4892: extern volatile unsigned char FSR2H @ 0xFDA;
"4894
[; ;pic18f452.h: 4894: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 4898: extern volatile unsigned char PLUSW2 @ 0xFDB;
"4900
[; ;pic18f452.h: 4900: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 4904: extern volatile unsigned char PREINC2 @ 0xFDC;
"4906
[; ;pic18f452.h: 4906: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 4910: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"4912
[; ;pic18f452.h: 4912: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 4916: extern volatile unsigned char POSTINC2 @ 0xFDE;
"4918
[; ;pic18f452.h: 4918: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 4922: extern volatile unsigned char INDF2 @ 0xFDF;
"4924
[; ;pic18f452.h: 4924: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 4928: extern volatile unsigned char BSR @ 0xFE0;
"4930
[; ;pic18f452.h: 4930: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 4934: extern volatile unsigned short FSR1 @ 0xFE1;
"4936
[; ;pic18f452.h: 4936: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 4940: extern volatile unsigned char FSR1L @ 0xFE1;
"4942
[; ;pic18f452.h: 4942: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 4946: extern volatile unsigned char FSR1H @ 0xFE2;
"4948
[; ;pic18f452.h: 4948: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 4952: extern volatile unsigned char PLUSW1 @ 0xFE3;
"4954
[; ;pic18f452.h: 4954: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 4958: extern volatile unsigned char PREINC1 @ 0xFE4;
"4960
[; ;pic18f452.h: 4960: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 4964: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"4966
[; ;pic18f452.h: 4966: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 4970: extern volatile unsigned char POSTINC1 @ 0xFE6;
"4972
[; ;pic18f452.h: 4972: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 4976: extern volatile unsigned char INDF1 @ 0xFE7;
"4978
[; ;pic18f452.h: 4978: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 4982: extern volatile unsigned char WREG @ 0xFE8;
"4984
[; ;pic18f452.h: 4984: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 4993: extern volatile unsigned short FSR0 @ 0xFE9;
"4995
[; ;pic18f452.h: 4995: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 4999: extern volatile unsigned char FSR0L @ 0xFE9;
"5001
[; ;pic18f452.h: 5001: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5005: extern volatile unsigned char FSR0H @ 0xFEA;
"5007
[; ;pic18f452.h: 5007: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5011: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5013
[; ;pic18f452.h: 5013: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5017: extern volatile unsigned char PREINC0 @ 0xFEC;
"5019
[; ;pic18f452.h: 5019: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5023: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5025
[; ;pic18f452.h: 5025: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5029: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5031
[; ;pic18f452.h: 5031: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5035: extern volatile unsigned char INDF0 @ 0xFEF;
"5037
[; ;pic18f452.h: 5037: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5041: extern volatile unsigned char INTCON3 @ 0xFF0;
"5043
[; ;pic18f452.h: 5043: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5046: typedef union {
[; ;pic18f452.h: 5047: struct {
[; ;pic18f452.h: 5048: unsigned INT1IF :1;
[; ;pic18f452.h: 5049: unsigned INT2IF :1;
[; ;pic18f452.h: 5050: unsigned :1;
[; ;pic18f452.h: 5051: unsigned INT1IE :1;
[; ;pic18f452.h: 5052: unsigned INT2IE :1;
[; ;pic18f452.h: 5053: unsigned :1;
[; ;pic18f452.h: 5054: unsigned INT1IP :1;
[; ;pic18f452.h: 5055: unsigned INT2IP :1;
[; ;pic18f452.h: 5056: };
[; ;pic18f452.h: 5057: struct {
[; ;pic18f452.h: 5058: unsigned INT1F :1;
[; ;pic18f452.h: 5059: unsigned INT2F :1;
[; ;pic18f452.h: 5060: unsigned :1;
[; ;pic18f452.h: 5061: unsigned INT1E :1;
[; ;pic18f452.h: 5062: unsigned INT2E :1;
[; ;pic18f452.h: 5063: unsigned :1;
[; ;pic18f452.h: 5064: unsigned INT1P :1;
[; ;pic18f452.h: 5065: unsigned INT2P :1;
[; ;pic18f452.h: 5066: };
[; ;pic18f452.h: 5067: } INTCON3bits_t;
[; ;pic18f452.h: 5068: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 5132: extern volatile unsigned char INTCON2 @ 0xFF1;
"5134
[; ;pic18f452.h: 5134: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5137: typedef union {
[; ;pic18f452.h: 5138: struct {
[; ;pic18f452.h: 5139: unsigned :7;
[; ;pic18f452.h: 5140: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5141: };
[; ;pic18f452.h: 5142: struct {
[; ;pic18f452.h: 5143: unsigned RBIP :1;
[; ;pic18f452.h: 5144: unsigned :1;
[; ;pic18f452.h: 5145: unsigned TMR0IP :1;
[; ;pic18f452.h: 5146: unsigned :1;
[; ;pic18f452.h: 5147: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5148: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5149: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5150: unsigned nRBPU :1;
[; ;pic18f452.h: 5151: };
[; ;pic18f452.h: 5152: struct {
[; ;pic18f452.h: 5153: unsigned :2;
[; ;pic18f452.h: 5154: unsigned T0IP :1;
[; ;pic18f452.h: 5155: unsigned :4;
[; ;pic18f452.h: 5156: unsigned RBPU :1;
[; ;pic18f452.h: 5157: };
[; ;pic18f452.h: 5158: } INTCON2bits_t;
[; ;pic18f452.h: 5159: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 5208: extern volatile unsigned char INTCON @ 0xFF2;
"5210
[; ;pic18f452.h: 5210: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5213: extern volatile unsigned char INTCON1 @ 0xFF2;
"5215
[; ;pic18f452.h: 5215: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5218: typedef union {
[; ;pic18f452.h: 5219: struct {
[; ;pic18f452.h: 5220: unsigned RBIF :1;
[; ;pic18f452.h: 5221: unsigned INT0IF :1;
[; ;pic18f452.h: 5222: unsigned TMR0IF :1;
[; ;pic18f452.h: 5223: unsigned RBIE :1;
[; ;pic18f452.h: 5224: unsigned INT0IE :1;
[; ;pic18f452.h: 5225: unsigned TMR0IE :1;
[; ;pic18f452.h: 5226: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5227: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5228: };
[; ;pic18f452.h: 5229: struct {
[; ;pic18f452.h: 5230: unsigned :1;
[; ;pic18f452.h: 5231: unsigned INT0F :1;
[; ;pic18f452.h: 5232: unsigned T0IF :1;
[; ;pic18f452.h: 5233: unsigned :1;
[; ;pic18f452.h: 5234: unsigned INT0E :1;
[; ;pic18f452.h: 5235: unsigned T0IE :1;
[; ;pic18f452.h: 5236: unsigned PEIE :1;
[; ;pic18f452.h: 5237: unsigned GIE :1;
[; ;pic18f452.h: 5238: };
[; ;pic18f452.h: 5239: struct {
[; ;pic18f452.h: 5240: unsigned :6;
[; ;pic18f452.h: 5241: unsigned GIEL :1;
[; ;pic18f452.h: 5242: unsigned GIEH :1;
[; ;pic18f452.h: 5243: };
[; ;pic18f452.h: 5244: } INTCONbits_t;
[; ;pic18f452.h: 5245: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f452.h: 5328: typedef union {
[; ;pic18f452.h: 5329: struct {
[; ;pic18f452.h: 5330: unsigned RBIF :1;
[; ;pic18f452.h: 5331: unsigned INT0IF :1;
[; ;pic18f452.h: 5332: unsigned TMR0IF :1;
[; ;pic18f452.h: 5333: unsigned RBIE :1;
[; ;pic18f452.h: 5334: unsigned INT0IE :1;
[; ;pic18f452.h: 5335: unsigned TMR0IE :1;
[; ;pic18f452.h: 5336: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5337: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5338: };
[; ;pic18f452.h: 5339: struct {
[; ;pic18f452.h: 5340: unsigned :1;
[; ;pic18f452.h: 5341: unsigned INT0F :1;
[; ;pic18f452.h: 5342: unsigned T0IF :1;
[; ;pic18f452.h: 5343: unsigned :1;
[; ;pic18f452.h: 5344: unsigned INT0E :1;
[; ;pic18f452.h: 5345: unsigned T0IE :1;
[; ;pic18f452.h: 5346: unsigned PEIE :1;
[; ;pic18f452.h: 5347: unsigned GIE :1;
[; ;pic18f452.h: 5348: };
[; ;pic18f452.h: 5349: struct {
[; ;pic18f452.h: 5350: unsigned :6;
[; ;pic18f452.h: 5351: unsigned GIEL :1;
[; ;pic18f452.h: 5352: unsigned GIEH :1;
[; ;pic18f452.h: 5353: };
[; ;pic18f452.h: 5354: } INTCON1bits_t;
[; ;pic18f452.h: 5355: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 5439: extern volatile unsigned short PROD @ 0xFF3;
"5441
[; ;pic18f452.h: 5441: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5445: extern volatile unsigned char PRODL @ 0xFF3;
"5447
[; ;pic18f452.h: 5447: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5451: extern volatile unsigned char PRODH @ 0xFF4;
"5453
[; ;pic18f452.h: 5453: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5457: extern volatile unsigned char TABLAT @ 0xFF5;
"5459
[; ;pic18f452.h: 5459: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5464: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5467
[; ;pic18f452.h: 5467: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5471: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5473
[; ;pic18f452.h: 5473: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5477: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5479
[; ;pic18f452.h: 5479: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5483: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5485
[; ;pic18f452.h: 5485: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5490: extern volatile unsigned short long PCLAT @ 0xFF9;
"5493
[; ;pic18f452.h: 5493: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5497: extern volatile unsigned short long PC @ 0xFF9;
"5500
[; ;pic18f452.h: 5500: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5504: extern volatile unsigned char PCL @ 0xFF9;
"5506
[; ;pic18f452.h: 5506: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5510: extern volatile unsigned char PCLATH @ 0xFFA;
"5512
[; ;pic18f452.h: 5512: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5516: extern volatile unsigned char PCLATU @ 0xFFB;
"5518
[; ;pic18f452.h: 5518: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5522: extern volatile unsigned char STKPTR @ 0xFFC;
"5524
[; ;pic18f452.h: 5524: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5527: typedef union {
[; ;pic18f452.h: 5528: struct {
[; ;pic18f452.h: 5529: unsigned STKPTR :5;
[; ;pic18f452.h: 5530: unsigned :1;
[; ;pic18f452.h: 5531: unsigned STKUNF :1;
[; ;pic18f452.h: 5532: unsigned STKFUL :1;
[; ;pic18f452.h: 5533: };
[; ;pic18f452.h: 5534: struct {
[; ;pic18f452.h: 5535: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5536: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5537: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5538: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5539: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5540: unsigned :2;
[; ;pic18f452.h: 5541: unsigned STKOVF :1;
[; ;pic18f452.h: 5542: };
[; ;pic18f452.h: 5543: struct {
[; ;pic18f452.h: 5544: unsigned SP0 :1;
[; ;pic18f452.h: 5545: unsigned SP1 :1;
[; ;pic18f452.h: 5546: unsigned SP2 :1;
[; ;pic18f452.h: 5547: unsigned SP3 :1;
[; ;pic18f452.h: 5548: unsigned SP4 :1;
[; ;pic18f452.h: 5549: };
[; ;pic18f452.h: 5550: } STKPTRbits_t;
[; ;pic18f452.h: 5551: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 5626: extern volatile unsigned short long TOS @ 0xFFD;
"5629
[; ;pic18f452.h: 5629: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 5633: extern volatile unsigned char TOSL @ 0xFFD;
"5635
[; ;pic18f452.h: 5635: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 5639: extern volatile unsigned char TOSH @ 0xFFE;
"5641
[; ;pic18f452.h: 5641: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 5645: extern volatile unsigned char TOSU @ 0xFFF;
"5647
[; ;pic18f452.h: 5647: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 5657: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 5659: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 5661: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 5663: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 5665: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 5667: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 5669: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 5671: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 5673: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 5675: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 5677: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 5679: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 5681: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 5683: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 5685: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 5687: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 5689: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 5691: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 5693: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 5695: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 5697: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5699: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 5701: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 5703: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 5705: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 5707: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 5709: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 5711: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 5713: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 5715: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 5717: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5719: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 5721: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 5723: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 5725: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 5727: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 5729: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 5731: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 5733: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 5735: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 5737: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 5739: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 5741: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 5743: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 5745: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 5747: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 5749: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 5751: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 5753: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5755: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 5757: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 5759: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 5761: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 5763: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 5765: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 5767: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 5769: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 5771: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 5773: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 5775: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 5777: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 5779: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5781: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 5783: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 5785: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5787: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5789: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 5791: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 5793: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 5795: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 5797: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5799: extern volatile __bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5801: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5803: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 5805: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5807: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5809: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5811: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f452.h: 5813: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 5815: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 5817: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 5819: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 5821: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 5823: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 5825: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 5827: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 5829: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 5831: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 5833: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 5835: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 5837: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5839: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5841: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5843: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5845: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5847: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5849: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5851: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 5853: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 5855: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 5857: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 5859: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 5861: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 5863: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 5865: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 5867: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 5869: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 5871: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 5873: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 5875: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 5877: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 5879: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 5881: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 5883: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 5885: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 5887: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 5889: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 5891: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 5893: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 5895: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 5897: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 5899: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 5901: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 5903: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 5905: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 5907: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 5909: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 5911: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 5913: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 5915: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 5917: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 5919: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 5921: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 5923: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 5925: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 5927: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 5929: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 5931: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 5933: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 5935: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 5937: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 5939: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 5941: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 5943: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 5945: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 5947: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 5949: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 5951: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 5953: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 5955: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 5957: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 5959: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 5961: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 5963: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 5965: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 5967: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 5969: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 5971: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 5973: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 5975: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 5977: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 5979: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 5981: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 5983: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 5985: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 5987: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 5989: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 5991: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 5993: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 5995: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 5997: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 5999: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6001: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6003: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6005: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6007: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6009: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6011: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6013: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6015: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6017: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6019: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6021: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6023: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6025: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6027: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6029: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6031: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6033: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6035: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6037: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6039: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6041: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6043: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6045: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 6047: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 6049: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 6051: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6053: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 6055: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 6057: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 6059: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 6061: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 6063: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 6065: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6067: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6069: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6071: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6073: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6075: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6077: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6079: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6081: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6083: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6085: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6087: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6089: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6091: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6093: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6095: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6097: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 6099: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 6101: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6103: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6105: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6107: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6109: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6111: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6113: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6115: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 6117: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 6119: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 6121: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6123: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6125: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6127: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6129: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6131: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 6133: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6135: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6137: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6139: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6141: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 6143: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6145: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6147: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6149: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6151: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6153: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6155: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6157: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6159: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 6161: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 6163: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 6165: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 6167: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6169: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6171: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6173: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6175: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6177: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6179: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6181: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6183: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6185: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6187: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6189: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 6191: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6193: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6195: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6197: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 6199: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 6201: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 6203: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6205: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6207: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6209: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6211: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6213: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6215: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6217: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6219: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6221: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6223: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6225: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6227: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6229: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6231: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6233: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 6235: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6237: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6239: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6241: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 6243: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6245: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6247: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6249: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6251: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6253: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6255: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6257: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6259: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6261: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6263: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6265: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6267: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6269: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6271: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6273: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6275: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 6277: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6279: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6281: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6283: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6285: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6287: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6289: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6291: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6293: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6295: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 6297: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6299: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6301: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6303: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 6305: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 6307: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6309: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6311: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6313: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6315: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6317: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6319: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6321: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 6323: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6325: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6327: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6329: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6331: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 6333: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 6335: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 6337: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 6339: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 6341: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 6343: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 6345: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 6347: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 6349: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6351: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6353: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6355: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6357: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6359: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6361: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6363: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6365: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 6367: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6369: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6371: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6373: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6375: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6377: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 6379: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6381: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 6383: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6385: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6387: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6389: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 6391: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 6393: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 6395: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 6397: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6399: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 6401: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 6403: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6405: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6407: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6409: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6411: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6413: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6415: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 6417: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 6419: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6421: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 6423: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 6425: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 6427: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6429: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6431: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6433: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6435: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6437: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6439: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 6441: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 6443: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 6445: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 6447: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 6449: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 6451: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 6453: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 6455: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 6457: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 6459: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 6461: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 6463: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 6465: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 6467: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 6469: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6471: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 6473: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 6475: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 6477: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 6479: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 6481: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 6483: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 6485: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 6487: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 6489: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 6491: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 6493: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 6495: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 6497: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 6499: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 6501: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 6503: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 6505: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 6507: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 6509: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 6511: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 6513: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 6515: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 6517: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 6519: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 6521: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 6523: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 6525: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 6527: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 6529: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 6531: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 6533: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 6535: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 6537: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 6539: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 6541: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 6543: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 6545: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 6547: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6549: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6551: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6553: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6555: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6557: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6559: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6561: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6563: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6565: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6567: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6569: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6571: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6573: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6575: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6577: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6579: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6581: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 6583: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6585: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6587: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6589: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f452.h: 6591: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f452.h: 6593: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 6595: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f452.h: 6597: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f452.h: 6599: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 6601: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6603: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 6605: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 6607: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 6609: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6611: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6613: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6615: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6617: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6619: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6621: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6623: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6625: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6627: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6629: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6631: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6633: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6635: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6637: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6639: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"64 newmain.c
[v _duty `uc ~T0 @X0 1 e ]
[i _duty
-> -> 0 `i `uc
]
[; ;newmain.c: 64: unsigned char duty = 0x00;
"65
[v _adc `i ~T0 @X0 1 e ]
[i _adc
-> 0 `i
]
[; ;newmain.c: 65: int adc = 0x00;
"67
[v _ADC_Read `(i ~T0 @X0 1 ef ]
{
[; ;newmain.c: 67: int ADC_Read(){
[e :U _ADC_Read ]
[f ]
"68
[v _resultado `i ~T0 @X0 1 a ]
[; ;newmain.c: 68: int resultado = 0;
[e = _resultado -> 0 `i ]
[; ;newmain.c: 69: ADCON0bits.GO_DONE = 1;
"69
[e = . . _ADCON0bits 6 1 -> -> 1 `i `uc ]
[; ;newmain.c: 70: while(ADCON0bits.GO_DONE);
"70
[e $U 234  ]
[e :U 235 ]
[e :U 234 ]
[e $ != -> . . _ADCON0bits 6 1 `i -> -> -> 0 `i `Vuc `i 235  ]
[e :U 236 ]
[; ;newmain.c: 71: resultado = ADRESH;
"71
[e = _resultado -> _ADRESH `i ]
[; ;newmain.c: 72: resultado = resultado<<8;
"72
[e = _resultado << _resultado -> 8 `i ]
[; ;newmain.c: 73: resultado = resultado | ADRESL;
"73
[e = _resultado | _resultado -> _ADRESL `i ]
[; ;newmain.c: 74: return resultado;
"74
[e ) _resultado ]
[e $UE 233  ]
[; ;newmain.c: 75: }
"75
[e :UE 233 ]
}
"78
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 78: void main(){
[e :U _main ]
[f ]
[; ;newmain.c: 79: GIE = 0x01;
"79
[e = _GIE -> -> 1 `i `b ]
[; ;newmain.c: 80: PEIE = 0x01;
"80
[e = _PEIE -> -> 1 `i `b ]
[; ;newmain.c: 81: TMR0IE = 1;
"81
[e = _TMR0IE -> -> 1 `i `b ]
[; ;newmain.c: 82: T0CON = 0xC7;
"82
[e = _T0CON -> -> 199 `i `uc ]
[; ;newmain.c: 83: ADCON0 = 0x81;
"83
[e = _ADCON0 -> -> 129 `i `uc ]
[; ;newmain.c: 84: ADCON1 = 0x8E;
"84
[e = _ADCON1 -> -> 142 `i `uc ]
[; ;newmain.c: 85: TRISA = 0x00;
"85
[e = _TRISA -> -> 0 `i `uc ]
[; ;newmain.c: 86: TRISC = 0x00;
"86
[e = _TRISC -> -> 0 `i `uc ]
[; ;newmain.c: 87: PORTA = 0x00;
"87
[e = _PORTA -> -> 0 `i `uc ]
[; ;newmain.c: 88: PORTC = 0x01;
"88
[e = _PORTC -> -> 1 `i `uc ]
[; ;newmain.c: 89: duty = 16;
"89
[e = _duty -> -> 16 `i `uc ]
[; ;newmain.c: 90: TMR0ON = 1;
"90
[e = _TMR0ON -> -> 1 `i `b ]
[; ;newmain.c: 91: TMR0 = 255;
"91
[e = _TMR0 -> -> 255 `i `us ]
[; ;newmain.c: 93: while(1){
"93
[e :U 239 ]
{
[; ;newmain.c: 94: adc = ADC_Read()/64;
"94
[e = _adc / ( _ADC_Read ..  -> 64 `i ]
[; ;newmain.c: 95: duty = adc + 16;
"95
[e = _duty -> + _adc -> 16 `i `uc ]
"96
}
[e :U 238 ]
"93
[e $U 239  ]
[e :U 240 ]
[; ;newmain.c: 96: }
[; ;newmain.c: 98: }
"98
[e :UE 237 ]
}
[v F2471 `(v ~T0 @X0 1 tf ]
"100
[v _interrupcao `ILF2471 ~T0 @X0 1 e ]
{
[; ;newmain.c: 100: void interrupt low_priority interrupcao(void){
[e :U _interrupcao ]
[f ]
[; ;newmain.c: 101: if(TMR0IF){
"101
[e $ ! _TMR0IF 242  ]
{
[; ;newmain.c: 102: TMR0IF = 0x00;
"102
[e = _TMR0IF -> -> 0 `i `b ]
[; ;newmain.c: 103: if(PORTCbits.RC0){
"103
[e $ ! != -> . . _PORTCbits 0 0 `i -> -> -> 0 `i `Vuc `i 243  ]
{
[; ;newmain.c: 104: TMR0 = duty;
"104
[e = _TMR0 -> _duty `us ]
[; ;newmain.c: 105: PORTCbits.RC0 = 0x00;
"105
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
"106
}
[; ;newmain.c: 106: }else{
[e $U 244  ]
[e :U 243 ]
{
[; ;newmain.c: 107: TMR0 = 255 - duty;
"107
[e = _TMR0 -> - -> 255 `i -> _duty `i `us ]
[; ;newmain.c: 108: PORTCbits.RC0 = 0x01;
"108
[e = . . _PORTCbits 0 0 -> -> 1 `i `uc ]
"109
}
[e :U 244 ]
"110
}
[e :U 242 ]
[; ;newmain.c: 109: }
[; ;newmain.c: 110: }
[; ;newmain.c: 111: }
"111
[e :UE 241 ]
}
