Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 17 11:34:47 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           13 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+-------------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+-------------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | u_spi/o_mosi_i_1_n_0                   | u_spi/r_mosi_buf[0]           |                1 |              1 |
|  i_clk_IBUF_BUFG | u_spi/r_sclk_en                        | u_spi/r_mosi_buf[0]           |                1 |              1 |
|  i_clk_IBUF_BUFG |                                        | u_spi/r_sclk_count[3]_i_1_n_0 |                1 |              4 |
|  i_clk_IBUF_BUFG |                                        |                               |                2 |              5 |
|  i_clk_IBUF_BUFG |                                        | u_spi/r_mosi_buf[0]           |                2 |              6 |
|  i_clk_IBUF_BUFG | u_spi/r_miso_buf[6]_i_1_n_0            |                               |                2 |              7 |
|  i_clk_IBUF_BUFG | u_spi/FSM_sequential_t_state_reg[2][0] | i_rst_IBUF                    |                3 |              8 |
|  i_clk_IBUF_BUFG | u_spi/r_mosi_buf[7]_i_1_n_0            |                               |                2 |              8 |
|  i_clk_IBUF_BUFG | u_spi/E[0]                             | i_rst_IBUF                    |                4 |              8 |
|  i_clk_IBUF_BUFG | u_spi/o_din[7]_i_1_n_0                 | u_spi/r_mosi_buf[0]           |                1 |              8 |
|  i_clk_IBUF_BUFG | temp16                                 | i_rst_IBUF                    |                6 |             16 |
|  i_clk_IBUF_BUFG | hold_cnt[19]_i_1_n_0                   | i_rst_IBUF                    |                6 |             20 |
|  i_clk_IBUF_BUFG |                                        | i_rst_IBUF                    |               10 |             27 |
+------------------+----------------------------------------+-------------------------------+------------------+----------------+


