Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 12:29:26 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file maincarParkController_timing_summary_routed.rpt -rpx maincarParkController_timing_summary_routed.rpx -warn_on_violation
| Design       : maincarParkController
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: U2/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Y_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Y_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Y_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.783        0.000                      0                   42        0.261        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.783        0.000                      0                   42        0.261        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.194%)  route 2.695ns (71.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.997     8.901    U2/clk_out
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[17]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    U2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.194%)  route 2.695ns (71.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.997     8.901    U2/clk_out
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[18]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    U2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.194%)  route 2.695ns (71.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.997     8.901    U2/clk_out
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[19]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    U2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.194%)  route 2.695ns (71.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.997     8.901    U2/clk_out
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    U2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.182ns (28.515%)  route 2.963ns (71.485%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          1.265     9.169    U2/clk_out
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.293 r  U2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.293    U2/clk_out_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  U2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  U2/clk_out_reg/C
                         clock pessimism              0.275    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029    15.120    U2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.058ns (30.899%)  route 2.366ns (69.101%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     8.572    U2/clk_out
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.852    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[5]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.660    U2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.058ns (30.899%)  route 2.366ns (69.101%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     8.572    U2/clk_out
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.852    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[6]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.660    U2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.058ns (30.899%)  route 2.366ns (69.101%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     8.572    U2/clk_out
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.852    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[7]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.660    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.058ns (30.899%)  route 2.366ns (69.101%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     8.572    U2/clk_out
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.852    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[8]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.660    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.058ns (30.960%)  route 2.359ns (69.040%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.148    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  U2/count_reg[20]/Q
                         net (fo=2, routed)           1.092     6.696    U2/count[20]
    SLICE_X62Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.848 f  U2/count[20]_i_7/O
                         net (fo=1, routed)           0.306     7.154    U2/count[20]_i_7_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.480 f  U2/count[20]_i_4/O
                         net (fo=1, routed)           0.300     7.780    U2/count[20]_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U2/count[20]_i_3/O
                         net (fo=21, routed)          0.661     8.565    U2/clk_out
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.851    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.659    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.734    U2/count[8]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  U2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    U2/data0[8]
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[8]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.735    U2/count[12]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  U2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    U2/data0[12]
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[12]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.735    U2/count[16]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  U2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    U2/data0[16]
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[16]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.475    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U2/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.734    U2/count[20]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  U2/count_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.842    U2/data0[20]
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.991    U2/mclk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  U2/count_reg[20]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105     1.580    U2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.477    U2/mclk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U2/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.739    U2/count[4]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U2/data0[4]
    SLICE_X63Y56         FDRE                                         r  U2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.993    U2/mclk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  U2/count_reg[4]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.582    U2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[5]/Q
                         net (fo=2, routed)           0.116     1.734    U2/count[5]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  U2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    U2/data0[5]
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[5]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    U2/count[7]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  U2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    U2/data0[7]
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  U2/count_reg[7]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[11]/Q
                         net (fo=2, routed)           0.121     1.738    U2/count[11]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  U2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    U2/data0[11]
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  U2/count_reg[11]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[15]/Q
                         net (fo=2, routed)           0.121     1.738    U2/count[15]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  U2/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    U2/data0[15]
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[15]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.476    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/count_reg[13]/Q
                         net (fo=2, routed)           0.117     1.735    U2/count[13]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  U2/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    U2/data0[13]
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.992    U2/mclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  U2/count_reg[13]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105     1.581    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60    U2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57    U2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58    U2/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58    U2/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58    U2/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59    U2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59    U2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59    U2/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59    U2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    U2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58    U2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58    U2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58    U2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    U2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    U2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    U2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    U2/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    U2/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    U2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60    U2/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59    U2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59    U2/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59    U2/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59    U2/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60    U2/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60    U2/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60    U2/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60    U2/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60    U2/clk_out_reg/C



