<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/D5337A10-AC8A-402A-8164-C5F9CC6B0140"><gtr:id>D5337A10-AC8A-402A-8164-C5F9CC6B0140</gtr:id><gtr:name>Queen Mary, University of London</gtr:name><gtr:address><gtr:line1>Mile End Road</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>E1 4NS</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/78778E97-5A2E-40A6-A88F-137A343A3530"><gtr:id>78778E97-5A2E-40A6-A88F-137A343A3530</gtr:id><gtr:name>University of Toronto</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/AFE5C6FD-3500-44F6-B100-184B5F2FD0D7"><gtr:id>AFE5C6FD-3500-44F6-B100-184B5F2FD0D7</gtr:id><gtr:name>Microsoft Research</gtr:name><gtr:address><gtr:line1>One Microsoft Way</gtr:line1><gtr:line4>Redmond</gtr:line4><gtr:line5>Washington 98052</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/D5337A10-AC8A-402A-8164-C5F9CC6B0140"><gtr:id>D5337A10-AC8A-402A-8164-C5F9CC6B0140</gtr:id><gtr:name>Queen Mary, University of London</gtr:name><gtr:address><gtr:line1>Mile End Road</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>E1 4NS</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/78778E97-5A2E-40A6-A88F-137A343A3530"><gtr:id>78778E97-5A2E-40A6-A88F-137A343A3530</gtr:id><gtr:name>University of Toronto</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/AFE5C6FD-3500-44F6-B100-184B5F2FD0D7"><gtr:id>AFE5C6FD-3500-44F6-B100-184B5F2FD0D7</gtr:id><gtr:name>Microsoft Research</gtr:name><gtr:address><gtr:line1>One Microsoft Way</gtr:line1><gtr:line4>Redmond</gtr:line4><gtr:line5>Washington 98052</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/8E812EA4-FF91-4260-8932-2DCD94134B3E"><gtr:id>8E812EA4-FF91-4260-8932-2DCD94134B3E</gtr:id><gtr:firstName>George</gtr:firstName><gtr:otherNames>Anthony</gtr:otherNames><gtr:surname>Constantinides</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FI020357%2F1"><gtr:id>EA7C7AE2-8F31-44B5-81A8-A677F8AA7D4D</gtr:id><gtr:title>Reliable Numerical Computation with Parallel Unreliable Technologies</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/I020357/1</gtr:grantReference><gtr:abstractText>Imagine a world where mathematical dynamical models of processes in medicine, transport, finance and energy, are routinely constructed and refined, on the fly, by personalised hardware devices. With sufficient computational power, such devices could make intelligent decisions, for example utilising advanced control techniques for real-time intervention in diabetic patients and for pacemakers or defibrilators, or to automatically re-route personalised transport options based on up-to-the-minute information. The vision is a powerful one, but highlights many limitations of today's digital technologies, limitations that will not be overcome with simple scaling of technology, but which need a fundamental rethink of the way in which massively parallel computation can be performed. The focus of this proposal is therefore not on any one of the above grand challenges, but rather on the fundamental scientific problems enabling this revolution. The proposed research could enable computation at orders of magnitude better energy/performance ratio than would be possible by extending today's techniques to tomorrow's technologies, opening up a step change in current practices at both the low power end of computation (sophisticated personal devices) and the high power end (advancements in computational physics, chemistry, biology and finance).Over the next decade, there will be a number of radical shifts to the way in which computation is performed. In particular, rather than computing with a single computational core equipped with a numerical computational unit, or with a traditional inter-processor network of such cores, two differences are becoming increasingly apparent. Firstly, if we allow process technology to scale at the rate it could, then each computational device will become increasingly unreliable. Secondly, under the same assumption, this lack of reliability will be compensated by massive parallelism. Independently, each of these issues requires considerable research effort to overcome the lack of reliability and the current inability to make efficient use of massive parallelism in a portable manner, and there is much ongoing international research in these distinct fast-moving areas.These seemingly distinct challenges, however, have an untapped common research core. Massive parallelism in numerical computation mandates a way to effectively deal with numerical imprecision in computation, even in fully reliable circuitry. One must have in mind a specification of tolerable numerical accuracy. Once such a specification exists, and can be formalised, it opens up the potential to use this specification as input to a powerful specialised optimising compiler, capable of optimising numerical hardware and software in order to achieve the specification with maximum performance within a given power envelope. Lack of reliability in future devices will propagate to numerical computation as noticeable numerical errors in the hardware. One way of overcoming these errors is to utilise parallelism in some kind of redundant fashion. A radical alternative is to `hide' the numerical errors caused by unreliable components within the tolerance specification already required. For a fixed silicon area, the emerging multi-core revolution in computational hardware brings to the fore a tension between numerical precision and computational performance; one can no longer afford to pay the price in performance for over-designed hardware.At the core of this research will therefore be the development of mathematical techniques to reason about the compilation of numerical software into parallel hardware, broadening applicability to general classes of nonlinear and control-intensive algorithms, requiring the application of nonlinear systems theory to reason about the convergence of classes of algorithm under numerical perturbation, and mechanising algebraic approaches to reasoning about accuracy in numerical algorithms.</gtr:abstractText><gtr:potentialImpactText>A full discussion of impact is included in the Pathways to Impact statement. 1. Knowledge - Fundamental scientific advances in analysis and optimization of numerical algorithms for massively parallel unreliable hardware. - Implications for the program analysis and numerical analysis communities in terms of new multi-disciplinary research programmes. - New tools and techniques released via the web. 2. Economy - Contributions to UK competitiveness in the area of parallel hardware architectures and tools. - Contributions to the knowledge-base of UK companies such as ARM and to other investors in the UK. - Potential for patents, licensing, and possibly spin-outs via Imperial Innovations. 3. People - Development of highly skilled researchers in shortage areas. 4. Society - Potential impact in personalised devices, healthcare, transport, modelling and simulation of pandemics, financial markets, and others.</gtr:potentialImpactText><gtr:fund><gtr:end>2016-12-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2011-07-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>1002461</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Queen Mary University of London</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>QMUL - ChallEng</gtr:description><gtr:id>A1B3EB42-0AAB-42E2-AB66-E31D6EAD701C</gtr:id><gtr:impact>QMUL group moved</gtr:impact><gtr:outcomeId>546372f676f8f6.33639338-1</gtr:outcomeId><gtr:partnerContribution>Workshops</gtr:partnerContribution><gtr:piContribution>Research output</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Altera</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:department>Altera Europe</gtr:department><gtr:description>Altera - ChallEng</gtr:description><gtr:id>20E7B09D-4826-45F4-AA38-1F0B937E8D5E</gtr:id><gtr:impact>Publications</gtr:impact><gtr:outcomeId>5463717d127309.00009165-1</gtr:outcomeId><gtr:partnerContribution>Design tools, licences, engineer time</gtr:partnerContribution><gtr:piContribution>Research output</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Microsoft Research</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:department>Microsoft Research Cambridge</gtr:department><gtr:description>Microsoft - ChallEng</gtr:description><gtr:id>1515D88F-7D6A-4D3E-8EEC-3BCC04753C84</gtr:id><gtr:impact>Publications</gtr:impact><gtr:outcomeId>546371e38e5998.22142458-1</gtr:outcomeId><gtr:partnerContribution>Terminator</gtr:partnerContribution><gtr:piContribution>Research output</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>ARM - ChallEng</gtr:description><gtr:id>A03C3E18-1282-4681-A1AC-45EA20436197</gtr:id><gtr:impact>None to date</gtr:impact><gtr:outcomeId>5463727e352766.08129611-1</gtr:outcomeId><gtr:partnerContribution>None to date</gtr:partnerContribution><gtr:piContribution>None to date</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>University of Toronto</gtr:collaboratingOrganisation><gtr:country>Canada</gtr:country><gtr:description>University of Toronto - Chall Eng</gtr:description><gtr:id>9752A11A-B7C9-4653-9B89-F934BB26ACDE</gtr:id><gtr:impact>Staff exchange</gtr:impact><gtr:outcomeId>546370dad213f8.06531408-1</gtr:outcomeId><gtr:partnerContribution>Staff exchange</gtr:partnerContribution><gtr:piContribution>Staff exchange</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>215536</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>RAEng Research Chair</gtr:description><gtr:end>2019-12-02</gtr:end><gtr:fundingOrg>Royal Academy of Engineering</gtr:fundingOrg><gtr:id>394ECA42-31B4-4A29-8752-3765423A83AC</gtr:id><gtr:outcomeId>546481c90de318.69177338</gtr:outcomeId><gtr:sector>Learned Society</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>170209</gtr:amountPounds><gtr:country>European Union (EU)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>FP7 STREP - DESYRE</gtr:description><gtr:end>2015-01-02</gtr:end><gtr:fundingOrg>European Commission</gtr:fundingOrg><gtr:fundingRef>DESYRE</gtr:fundingRef><gtr:id>FB793AF4-0572-422C-9AD3-309CDA189489</gtr:id><gtr:outcomeId>546483dace4957.02027430</gtr:outcomeId><gtr:sector>Public</gtr:sector><gtr:start>2011-10-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>342958</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>RAEng Research Chair (Industry)</gtr:description><gtr:end>2019-12-02</gtr:end><gtr:fundingOrg>Imagination Technologies</gtr:fundingOrg><gtr:id>5E0D9652-E6AE-4377-9338-46583C427A39</gtr:id><gtr:outcomeId>54648230a6a307.38956055</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Research has been used by a number of companies. Imagination Technologies has funded an RAEng Research Chair to take this forward.</gtr:description><gtr:firstYearOfImpact>2013</gtr:firstYearOfImpact><gtr:id>AB17ACC0-1F11-409E-B4FE-8773491471A4</gtr:id><gtr:impactTypes><gtr:impactType>Societal,Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56b4876d648104.02605046</gtr:outcomeId><gtr:sector>Creative Economy,Digital/Communication/Information Technologies (including Software),Electronics,Leisure Activities, including Sports, Recreation and Tourism</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>- That iterative algorithms are amenable to automated finite precision analysis

- That memory systems both containing regular and irregular accesses can be customised automatically to the underlying application

- That overclocking error can be bounded an treated in a similar fashion to roundoff error

- That novel data representations can improve the ability to overclock datapath</gtr:description><gtr:exploitationPathways>By applying the lessons in computer architecture design

By developing tools to fully automate the approaches developed</gtr:exploitationPathways><gtr:id>DC9B01B6-D088-4054-AF4D-A17974367DBC</gtr:id><gtr:outcomeId>56b4881cd642f2.83797726</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>73ABF312-959F-42DD-BA4A-E83A2944A9B2</gtr:id><gtr:title>Guest Editors' Introduction: Surveying the Landscape of FPGA Accelerator Research</gtr:title><gtr:parentPublicationTitle>IEEE Design &amp; Test of Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/995ec1ea987680e1c2286adba1fafd44"><gtr:id>995ec1ea987680e1c2286adba1fafd44</gtr:id><gtr:otherNames>Constantinides G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>5463572c84d558.40653611</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>541D023C-486C-4C8A-BFBA-E2D326F0E47A</gtr:id><gtr:title>A Low Complexity Scaling Method for the Lanczos Kernel in Fixed-Point Arithmetic</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/cf63d390b995a5a413e6b45620c130fd"><gtr:id>cf63d390b995a5a413e6b45620c130fd</gtr:id><gtr:otherNames>Jerez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d3e727ea</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>980410D0-5A65-4BFE-B20A-1F5EB739B133</gtr:id><gtr:title>Custom Multicache Architectures for Heap Manipulating Programs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/aa41552999e785e89add8586dc761e55"><gtr:id>aa41552999e785e89add8586dc761e55</gtr:id><gtr:otherNames>Winterstein F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>585d40508f1a27.79485920</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>44605A50-925A-4BD4-95A8-D6508E37EF73</gtr:id><gtr:title>STRIPE: Signal selection for runtime power estimation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/25a139a96e87e43d6f2626ea6adb3d88"><gtr:id>25a139a96e87e43d6f2626ea6adb3d88</gtr:id><gtr:otherNames>Davis J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a578b913cefe1.33764586</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>76AC64C5-3297-41A4-BC84-DE46EF83F7EF</gtr:id><gtr:title>Separation Logic for High-Level Synthesis</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/aa41552999e785e89add8586dc761e55"><gtr:id>aa41552999e785e89add8586dc761e55</gtr:id><gtr:otherNames>Winterstein F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d6c380fe580.70943394</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1035C115-7821-4A42-8415-CB65B54ECFCB</gtr:id><gtr:title>Mitigation of process variation effect in FPGAs with partial rerouting method</gtr:title><gtr:parentPublicationTitle>IEICE Electronics Express</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6276cd6d373b53b81d449996ea0973c2"><gtr:id>6276cd6d373b53b81d449996ea0973c2</gtr:id><gtr:otherNames>Guan Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5463576ce8cf86.87919350</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2FAAE1DC-95BB-48FE-BF64-D7C71ED23C67</gtr:id><gtr:title>Solving a positive definite system of linear equations via the matrix exponential</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c79c7e674a164875d6025abe16fca2b9"><gtr:id>c79c7e674a164875d6025abe16fca2b9</gtr:id><gtr:otherNames>Hasan A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-800-6</gtr:isbn><gtr:outcomeId>546358872b21d8.05041280</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E0EFC4D3-D7D6-4A61-A312-C0A8C3DAE98E</gtr:id><gtr:title>Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/125f2b0ff38287e36b53d565683b8bf7"><gtr:id>125f2b0ff38287e36b53d565683b8bf7</gtr:id><gtr:otherNames>Boland D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>5463572c3bae38.62544690</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B7AF7954-B5A4-4D42-9BAD-5C61328951CD</gtr:id><gtr:title>Numerical Data Representations for FPGA-Based Scientific Computing</gtr:title><gtr:parentPublicationTitle>IEEE Design &amp; Test of Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/995ec1ea987680e1c2286adba1fafd44"><gtr:id>995ec1ea987680e1c2286adba1fafd44</gtr:id><gtr:otherNames>Constantinides G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>5463572ca97dd2.90771317</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>ACE01726-CAD0-4780-8647-EFAACDD2B646</gtr:id><gtr:title>Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/30a5989f7e19cf1c404e166ef5e8b250"><gtr:id>30a5989f7e19cf1c404e166ef5e8b250</gtr:id><gtr:otherNames>Ramanathan N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a66f7bd336bc5.86024392</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DA491837-43DE-4171-9667-A14C32082635</gtr:id><gtr:title>Loop Splitting for Efficient Pipelining in High-Level Synthesis</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/242b3836ccf09f5018352f691c3cf3bd"><gtr:id>242b3836ccf09f5018352f691c3cf3bd</gtr:id><gtr:otherNames>Liu J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>588b5b96040503.87998182</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4E49E53B-C89F-4F32-AD70-638B1F1EEB93</gtr:id><gtr:title>Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage &amp;amp; Frequency Scaling</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6577fc19689252640b1a97e1f3062543"><gtr:id>6577fc19689252640b1a97e1f3062543</gtr:id><gtr:otherNames>Levine J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1605-7</gtr:isbn><gtr:outcomeId>5463588950a6f3.99939857</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C6839BD1-C9B4-4B26-99B2-33BEE6EBFE14</gtr:id><gtr:title>Imprecise Datapath Design</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/46155cffbbafe8ecb936cc79f8e1dabe"><gtr:id>46155cffbbafe8ecb936cc79f8e1dabe</gtr:id><gtr:otherNames>Shi K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675f2fe3f9f1</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A28143ED-8EAD-437B-ACCC-4851D946272A</gtr:id><gtr:title>Analytical synthesis of bandwidth-efficient SDRAM address generators</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/27a40f0607c31fa9fa9c060f188196be"><gtr:id>27a40f0607c31fa9fa9c060f188196be</gtr:id><gtr:otherNames>Bayliss S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>54636baa7febb4.09063652</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F70B6C14-D2F5-461C-81C0-C21DA2AF892B</gtr:id><gtr:title>Classification on variation maps: a new placement strategy to alleviate process variation on FPGA</gtr:title><gtr:parentPublicationTitle>IEICE Electronics Express</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6276cd6d373b53b81d449996ea0973c2"><gtr:id>6276cd6d373b53b81d449996ea0973c2</gtr:id><gtr:otherNames>Guan Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5463576d213e72.54907174</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>46AB2B89-0181-4711-AABA-0A273D4CC915</gtr:id><gtr:title>A parallel formulation for predictive control with nonuniform hold constraints</gtr:title><gtr:parentPublicationTitle>Annual Reviews in Control</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d7d4197fa7c7827ce6941ea8171e7911"><gtr:id>d7d4197fa7c7827ce6941ea8171e7911</gtr:id><gtr:otherNames>Longo S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f973973d0a9597</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5D83316C-218A-46A9-8334-B0DC825EB7E1</gtr:id><gtr:title>Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Parallel and Distributed Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fc23aa366e98a577eb9a8a3a0ab6f794"><gtr:id>fc23aa366e98a577eb9a8a3a0ab6f794</gtr:id><gtr:otherNames>Rafique A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d3f10cf7</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EE7C2BD1-920F-4D23-977A-50FB8E74F8EC</gtr:id><gtr:title>Computer architectures to close the loop in real-time optimization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/cd8e9bd2fe6a0334a9ec0f4746580522"><gtr:id>cd8e9bd2fe6a0334a9ec0f4746580522</gtr:id><gtr:otherNames>Kerrigan E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d6b6c4f1e31.33890115</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7FCD4388-6064-4380-9D1B-F33FCD004D3C</gtr:id><gtr:title>A Scalable Precision Analysis Framework</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multimedia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/125f2b0ff38287e36b53d565683b8bf7"><gtr:id>125f2b0ff38287e36b53d565683b8bf7</gtr:id><gtr:otherNames>Boland D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54636baaa96264.12710054</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EC07FDBC-871E-4195-BE86-5F4FC28B3036</gtr:id><gtr:title>KAPow: A System Identification Approach to Online Per-Module Power Estimation in FPGA Designs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e5b7388855179ec5930ce423388b9cc"><gtr:id>1e5b7388855179ec5930ce423388b9cc</gtr:id><gtr:otherNames>Hung E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d6b7f80f2b7.66241952</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EFF1E02E-5C45-4E62-BB65-290161D142E6</gtr:id><gtr:title>Bounding Variable Values and Round-Off Effects Using Handelman Representations</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/125f2b0ff38287e36b53d565683b8bf7"><gtr:id>125f2b0ff38287e36b53d565683b8bf7</gtr:id><gtr:otherNames>Boland D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>5463572c6090d5.75870831</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F1A1AD7F-6433-4295-880F-11BECC70DBB6</gtr:id><gtr:title>Efficient FPGA implementation of digit parallel online arithmetic operators</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/46155cffbbafe8ecb936cc79f8e1dabe"><gtr:id>46155cffbbafe8ecb936cc79f8e1dabe</gtr:id><gtr:otherNames>Shi K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56b4820a40d592.52519193</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D2FE3939-88E1-444B-9570-08FB12BF92BE</gtr:id><gtr:title>Optimizing Hardware Design by Composing Utility-Directed Transformations</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed08539c69d588fe33466bed7e154c1d"><gtr:id>ed08539c69d588fe33466bed7e154c1d</gtr:id><gtr:otherNames>Liu Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>54636baa45c7e4.50195632</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5E156629-354E-4A75-BB11-58BA10AD13A9</gtr:id><gtr:title>A two-stage variation-aware placement method for FPGAS exploiting variation maps classification</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6276cd6d373b53b81d449996ea0973c2"><gtr:id>6276cd6d373b53b81d449996ea0973c2</gtr:id><gtr:otherNames>Guan Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2257-7</gtr:isbn><gtr:outcomeId>5463588a4124f5.80669999</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8096E1C1-5C2F-41F5-83EF-34267A5D83AE</gtr:id><gtr:title>Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/cf63d390b995a5a413e6b45620c130fd"><gtr:id>cf63d390b995a5a413e6b45620c130fd</gtr:id><gtr:otherNames>Jerez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1605-7</gtr:isbn><gtr:outcomeId>546358892c8fa9.99389162</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5996E506-1B5B-4A78-93A8-2E4EA34CD900</gtr:id><gtr:title>Enhancing performance of Tall-Skinny QR factorization using FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fc23aa366e98a577eb9a8a3a0ab6f794"><gtr:id>fc23aa366e98a577eb9a8a3a0ab6f794</gtr:id><gtr:otherNames>Rafique A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2257-7</gtr:isbn><gtr:outcomeId>546359a626a4a6.30256849</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C68D462F-31FC-4B2F-B096-E5C4D0278B72</gtr:id><gtr:title>Accuracy-Performance Tradeoffs on an FPGA through Overclocking</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/28a6a6c85197e76e0bb81969af5ff9ee"><gtr:id>28a6a6c85197e76e0bb81969af5ff9ee</gtr:id><gtr:otherNames>Kan Shi</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4673-6005-0</gtr:isbn><gtr:outcomeId>5463588ae632f5.95965536</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A7AB8999-3CB5-46E0-9CEC-67A5EEE7ED19</gtr:id><gtr:title>Application Composition and Communication Optimization in Iterative Solvers Using FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fc23aa366e98a577eb9a8a3a0ab6f794"><gtr:id>fc23aa366e98a577eb9a8a3a0ab6f794</gtr:id><gtr:otherNames>Rafique A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4673-6005-0</gtr:isbn><gtr:outcomeId>5463588abc0019.46709134</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C26D72F9-CBBF-4970-9F8E-F86971D86800</gtr:id><gtr:title>Control-Theoretic Forward Error Analysis of Iterative Numerical Algorithms</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Automatic Control</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c79c7e674a164875d6025abe16fca2b9"><gtr:id>c79c7e674a164875d6025abe16fca2b9</gtr:id><gtr:otherNames>Hasan A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>5463572c199dd1.75118866</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5F54A4BD-7FFB-4977-B807-8AB8A7FAB686</gtr:id><gtr:title>Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/242b3836ccf09f5018352f691c3cf3bd"><gtr:id>242b3836ccf09f5018352f691c3cf3bd</gtr:id><gtr:otherNames>Liu J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b4820ac4f5f0.20468209</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FC972AE4-22E4-4B7B-95FE-CC9E90D1436B</gtr:id><gtr:title>Overclocking datapath for latency-error tradeoff</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/28a6a6c85197e76e0bb81969af5ff9ee"><gtr:id>28a6a6c85197e76e0bb81969af5ff9ee</gtr:id><gtr:otherNames>Kan Shi</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4673-5760-9</gtr:isbn><gtr:outcomeId>5463588b1c5283.71296462</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9821312C-2508-4EC1-BED3-AC0B755F39AA</gtr:id><gtr:title>Correctly rounded constant integer division via multiply-add</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/69c746937f1ae4ed63a00f80d278d20c"><gtr:id>69c746937f1ae4ed63a00f80d278d20c</gtr:id><gtr:otherNames>Drane T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0218-0</gtr:isbn><gtr:outcomeId>54635889738509.88353332</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>143FC6CF-119D-4907-91F4-9514B9CF2D14</gtr:id><gtr:title>A Stable and Efficient Method for Solving a Convex Quadratic Program with Application to Optimal Control</gtr:title><gtr:parentPublicationTitle>SIAM Journal on Optimization</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a3487be4b817ce0d99e1f674d3de269f"><gtr:id>a3487be4b817ce0d99e1f674d3de269f</gtr:id><gtr:otherNames>Shahzad A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>5463576bdf1462.27415095</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/I020357/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>