#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f8de7314580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8de7317820 .scope module, "axil_register_rd" "axil_register_rd" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_axil_araddr";
    .port_info 3 /INPUT 3 "s_axil_arprot";
    .port_info 4 /INPUT 1 "s_axil_arvalid";
    .port_info 5 /OUTPUT 1 "s_axil_arready";
    .port_info 6 /OUTPUT 32 "s_axil_rdata";
    .port_info 7 /OUTPUT 2 "s_axil_rresp";
    .port_info 8 /OUTPUT 1 "s_axil_rvalid";
    .port_info 9 /INPUT 1 "s_axil_rready";
    .port_info 10 /OUTPUT 32 "m_axil_araddr";
    .port_info 11 /OUTPUT 3 "m_axil_arprot";
    .port_info 12 /OUTPUT 1 "m_axil_arvalid";
    .port_info 13 /INPUT 1 "m_axil_arready";
    .port_info 14 /INPUT 32 "m_axil_rdata";
    .port_info 15 /INPUT 2 "m_axil_rresp";
    .port_info 16 /INPUT 1 "m_axil_rvalid";
    .port_info 17 /OUTPUT 1 "m_axil_rready";
P_0x7f8de73174c0 .param/l "ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x7f8de7317500 .param/l "AR_REG_TYPE" 0 3 44, +C4<00000000000000000000000000000001>;
P_0x7f8de7317540 .param/l "DATA_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x7f8de7317580 .param/l "R_REG_TYPE" 0 3 47, +C4<00000000000000000000000000000001>;
P_0x7f8de73175c0 .param/l "STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000100>;
o0x7f8de70322a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de7329df0_0 .net "clk", 0 0, o0x7f8de70322a8;  0 drivers
v0x7f8de7329ea0_0 .net "m_axil_araddr", 31 0, L_0x7f8de73153c0;  1 drivers
v0x7f8de7329f40_0 .net "m_axil_arprot", 2 0, L_0x7f8de732ad20;  1 drivers
o0x7f8de7032338 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de7329ff0_0 .net "m_axil_arready", 0 0, o0x7f8de7032338;  0 drivers
v0x7f8de732a090_0 .net "m_axil_arvalid", 0 0, L_0x7f8de732add0;  1 drivers
o0x7f8de7032398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8de732a170_0 .net "m_axil_rdata", 31 0, o0x7f8de7032398;  0 drivers
v0x7f8de732a220_0 .net "m_axil_rready", 0 0, L_0x7f8de732af60;  1 drivers
o0x7f8de70323f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8de732a2c0_0 .net "m_axil_rresp", 1 0, o0x7f8de70323f8;  0 drivers
o0x7f8de7032428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de732a370_0 .net "m_axil_rvalid", 0 0, o0x7f8de7032428;  0 drivers
o0x7f8de7032458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de732a480_0 .net "rst", 0 0, o0x7f8de7032458;  0 drivers
o0x7f8de7032488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8de732a510_0 .net "s_axil_araddr", 31 0, o0x7f8de7032488;  0 drivers
o0x7f8de70324b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7f8de732a5c0_0 .net "s_axil_arprot", 2 0, o0x7f8de70324b8;  0 drivers
v0x7f8de732a670_0 .net "s_axil_arready", 0 0, L_0x7f8de732a400;  1 drivers
o0x7f8de7032518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de732a710_0 .net "s_axil_arvalid", 0 0, o0x7f8de7032518;  0 drivers
v0x7f8de732a7b0_0 .net "s_axil_rdata", 31 0, L_0x7f8de732b010;  1 drivers
o0x7f8de7032578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8de732a860_0 .net "s_axil_rready", 0 0, o0x7f8de7032578;  0 drivers
v0x7f8de732a900_0 .net "s_axil_rresp", 1 0, L_0x7f8de732b0c0;  1 drivers
v0x7f8de732aa90_0 .net "s_axil_rvalid", 0 0, L_0x7f8de732b190;  1 drivers
S_0x7f8de7317160 .scope generate, "genblk1" "genblk1" 3 164, 3 164 0, S_0x7f8de7317820;
 .timescale -9 -12;
L_0x7f8de732a400 .functor BUFZ 1, v0x7f8de73295c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8de73153c0 .functor BUFZ 32, v0x7f8de7316e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8de732ad20 .functor BUFZ 3, v0x7f8de73292e0_0, C4<000>, C4<000>, C4<000>;
L_0x7f8de732add0 .functor BUFZ 1, v0x7f8de7329440_0, C4<0>, C4<0>, C4<0>;
v0x7f8de7316e80_0 .var "m_axil_araddr_reg", 31 0;
v0x7f8de73292e0_0 .var "m_axil_arprot_reg", 2 0;
v0x7f8de7329390_0 .var "m_axil_arvalid_next", 0 0;
v0x7f8de7329440_0 .var "m_axil_arvalid_reg", 0 0;
v0x7f8de73294e0_0 .net "s_axil_arready_early", 0 0, L_0x7f8de732ae80;  1 drivers
v0x7f8de73295c0_0 .var "s_axil_arready_reg", 0 0;
v0x7f8de7329660_0 .var "store_axil_ar_input_to_output", 0 0;
E_0x7f8de7316e00 .event posedge, v0x7f8de7329df0_0;
E_0x7f8de7316e40 .event anyedge, v0x7f8de7329440_0, v0x7f8de73295c0_0, v0x7f8de732a710_0, v0x7f8de7329ff0_0;
L_0x7f8de732ae80 .reduce/nor v0x7f8de7329390_0;
S_0x7f8de7329700 .scope generate, "genblk2" "genblk2" 3 310, 3 310 0, S_0x7f8de7317820;
 .timescale -9 -12;
L_0x7f8de732af60 .functor BUFZ 1, v0x7f8de73299c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8de732b010 .functor BUFZ 32, v0x7f8de7329a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8de732b0c0 .functor BUFZ 2, v0x7f8de7329b20_0, C4<00>, C4<00>, C4<00>;
L_0x7f8de732b190 .functor BUFZ 1, v0x7f8de7329cb0_0, C4<0>, C4<0>, C4<0>;
v0x7f8de7329910_0 .net "m_axil_rready_early", 0 0, L_0x7f8de732b240;  1 drivers
v0x7f8de73299c0_0 .var "m_axil_rready_reg", 0 0;
v0x7f8de7329a60_0 .var "s_axil_rdata_reg", 31 0;
v0x7f8de7329b20_0 .var "s_axil_rresp_reg", 1 0;
v0x7f8de7329bd0_0 .var "s_axil_rvalid_next", 0 0;
v0x7f8de7329cb0_0 .var "s_axil_rvalid_reg", 0 0;
v0x7f8de7329d50_0 .var "store_axil_r_input_to_output", 0 0;
E_0x7f8de73298d0 .event anyedge, v0x7f8de7329cb0_0, v0x7f8de73299c0_0, v0x7f8de732a370_0, v0x7f8de732a860_0;
L_0x7f8de732b240 .reduce/nor v0x7f8de7329bd0_0;
    .scope S_0x7f8de7317160;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de73295c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8de7316e80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8de73292e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329440_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7f8de7317160;
T_1 ;
    %wait E_0x7f8de7316e40;
    %load/vec4 v0x7f8de7329440_0;
    %store/vec4 v0x7f8de7329390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329660_0, 0, 1;
    %load/vec4 v0x7f8de73295c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8de732a710_0;
    %store/vec4 v0x7f8de7329390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de7329660_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8de7329ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329390_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8de7317160;
T_2 ;
    %wait E_0x7f8de7316e00;
    %load/vec4 v0x7f8de732a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8de73295c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8de7329440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8de73294e0_0;
    %assign/vec4 v0x7f8de73295c0_0, 0;
    %load/vec4 v0x7f8de7329390_0;
    %assign/vec4 v0x7f8de7329440_0, 0;
T_2.1 ;
    %load/vec4 v0x7f8de7329660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8de732a510_0;
    %assign/vec4 v0x7f8de7316e80_0, 0;
    %load/vec4 v0x7f8de732a5c0_0;
    %assign/vec4 v0x7f8de73292e0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8de7329700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de73299c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8de7329a60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8de7329b20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329cb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7f8de7329700;
T_4 ;
    %wait E_0x7f8de73298d0;
    %load/vec4 v0x7f8de7329cb0_0;
    %store/vec4 v0x7f8de7329bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329d50_0, 0, 1;
    %load/vec4 v0x7f8de73299c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f8de732a370_0;
    %store/vec4 v0x7f8de7329bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de7329d50_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8de732a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de7329bd0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8de7329700;
T_5 ;
    %wait E_0x7f8de7316e00;
    %load/vec4 v0x7f8de732a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8de73299c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8de7329cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8de7329910_0;
    %assign/vec4 v0x7f8de73299c0_0, 0;
    %load/vec4 v0x7f8de7329bd0_0;
    %assign/vec4 v0x7f8de7329cb0_0, 0;
T_5.1 ;
    %load/vec4 v0x7f8de7329d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f8de732a170_0;
    %assign/vec4 v0x7f8de7329a60_0, 0;
    %load/vec4 v0x7f8de732a2c0_0;
    %assign/vec4 v0x7f8de7329b20_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/fatimafarooq/Desktop/axi_LLM/responses/axil_register_rd.v";
