<stg><name>Crypto_Pipeline_VITIS_LOOP_71_18</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataInStream_V_last_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_strb_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_keep_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.2:0 %j_5 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:2 %icmp_ln71 = icmp_eq  i13 %j_5, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:3 %add_ln71 = add i13 %j_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:4 %br_ln71 = br i1 %icmp_ln71, void %for.inc.2.split, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.split:0 %j_16_cast = zext i13 %j_5

]]></Node>
<StgValue><ssdm name="j_16_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:1 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:2 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
for.inc.2.split:3 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="41">
<![CDATA[
for.inc.2.split:4 %DataStreamReg_data = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="DataStreamReg_data"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:5 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %j_16_cast

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:6 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %j_16_cast

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:7 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %j_16_cast

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:8 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %j_16_cast

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.2.split:9 %switch_ln73 = switch i2 %RAMSel_cast_read, void %arrayidx6166.2.case.3, i2 0, void %arrayidx6166.2.case.0, i2 1, void %arrayidx6166.2.case.1, i2 2, void %arrayidx6166.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6166.2.case.2:0 %store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6166.2.case.2:1 %br_ln73 = br void %arrayidx6166.2.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6166.2.case.1:0 %store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6166.2.case.1:1 %br_ln73 = br void %arrayidx6166.2.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6166.2.case.0:0 %store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6166.2.case.0:1 %br_ln73 = br void %arrayidx6166.2.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6166.2.case.3:0 %store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6166.2.case.3:1 %br_ln73 = br void %arrayidx6166.2.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6166.2.exit:0 %store_ln71 = store i13 %add_ln71, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6166.2.exit:1 %br_ln71 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="DataInStream_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataInStream_V_data_V"/></StgValue>
</port>
<port id="46" name="DataInStream_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataInStream_V_keep_V"/></StgValue>
</port>
<port id="47" name="DataInStream_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataInStream_V_strb_V"/></StgValue>
</port>
<port id="48" name="DataInStream_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataInStream_V_last_V"/></StgValue>
</port>
<port id="49" name="DataRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="DataRAM_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="DataRAM_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="DataRAM_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="RAMSel_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RAMSel_cast"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="j" fromId="54" toId="4">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="56" toId="5">
</dataflow>
<dataflow id="58" from="DataInStream_V_data_V" to="specaxissidechannel_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="59" from="DataInStream_V_keep_V" to="specaxissidechannel_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="60" from="DataInStream_V_strb_V" to="specaxissidechannel_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specaxissidechannel_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="DataInStream_V_last_V" to="specaxissidechannel_ln0" fromId="48" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_61" to="specaxissidechannel_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_61" to="specaxissidechannel_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="67" from="empty_6" to="specaxissidechannel_ln0" fromId="66" toId="5">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="DataInStream_V_last_V" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="72" from="empty_27" to="specinterface_ln0" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="77" from="empty_20" to="specinterface_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="81" from="empty_28" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="82" from="empty_28" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="83" from="empty_28" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="88" from="empty_28" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="89" from="empty_28" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="94" from="DataInStream_V_strb_V" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="95" from="empty_27" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="98" from="empty_20" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="100" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="101" from="empty_28" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="102" from="empty_28" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="103" from="empty_28" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="108" from="empty_28" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="109" from="empty_28" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="110" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="111" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="113" from="DataInStream_V_keep_V" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="114" from="empty_27" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="116" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="117" from="empty_20" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="118" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="119" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="120" from="empty_28" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="121" from="empty_28" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="122" from="empty_28" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="123" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="124" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="125" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="126" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="127" from="empty_28" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="128" from="empty_28" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="129" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="130" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="132" from="DataInStream_V_data_V" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="133" from="empty_27" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="135" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="136" from="empty_20" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="137" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="138" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="139" from="empty_28" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="140" from="empty_28" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="141" from="empty_28" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="142" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="143" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="144" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="145" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="146" from="empty_28" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="147" from="empty_28" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="148" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="9">
</dataflow>
<dataflow id="149" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.i2" to="RAMSel_cast_read" fromId="150" toId="10">
</dataflow>
<dataflow id="152" from="RAMSel_cast" to="RAMSel_cast_read" fromId="53" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_153" to="store_ln0" fromId="153" toId="11">
</dataflow>
<dataflow id="155" from="j" to="store_ln0" fromId="4" toId="11">
</dataflow>
<dataflow id="156" from="j" to="j_5" fromId="4" toId="13">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="157" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="160" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="14">
</dataflow>
<dataflow id="162" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="164" from="p_str" to="specpipeline_ln0" fromId="163" toId="14">
</dataflow>
<dataflow id="165" from="j_5" to="icmp_ln71" fromId="13" toId="15">
</dataflow>
<dataflow id="167" from="StgValue_166" to="icmp_ln71" fromId="166" toId="15">
</dataflow>
<dataflow id="168" from="j_5" to="add_ln71" fromId="13" toId="16">
</dataflow>
<dataflow id="170" from="StgValue_169" to="add_ln71" fromId="169" toId="16">
</dataflow>
<dataflow id="171" from="icmp_ln71" to="br_ln71" fromId="15" toId="17">
</dataflow>
<dataflow id="172" from="j_5" to="j_16_cast" fromId="13" toId="18">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="173" toId="19">
</dataflow>
<dataflow id="176" from="StgValue_175" to="speclooptripcount_ln71" fromId="175" toId="19">
</dataflow>
<dataflow id="177" from="StgValue_175" to="speclooptripcount_ln71" fromId="175" toId="19">
</dataflow>
<dataflow id="178" from="StgValue_175" to="speclooptripcount_ln71" fromId="175" toId="19">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="179" toId="20">
</dataflow>
<dataflow id="182" from="empty_26" to="specloopname_ln71" fromId="181" toId="20">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="empty" fromId="183" toId="21">
</dataflow>
<dataflow id="185" from="DataInStream_V_data_V" to="empty" fromId="45" toId="21">
</dataflow>
<dataflow id="186" from="DataInStream_V_keep_V" to="empty" fromId="46" toId="21">
</dataflow>
<dataflow id="187" from="DataInStream_V_strb_V" to="empty" fromId="47" toId="21">
</dataflow>
<dataflow id="188" from="DataInStream_V_last_V" to="empty" fromId="48" toId="21">
</dataflow>
<dataflow id="189" from="empty" to="DataStreamReg_data" fromId="21" toId="22">
</dataflow>
<dataflow id="190" from="DataRAM_2" to="DataRAM_2_addr" fromId="49" toId="23">
</dataflow>
<dataflow id="192" from="StgValue_191" to="DataRAM_2_addr" fromId="191" toId="23">
</dataflow>
<dataflow id="193" from="j_16_cast" to="DataRAM_2_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="194" from="DataRAM_5" to="DataRAM_5_addr" fromId="50" toId="24">
</dataflow>
<dataflow id="195" from="StgValue_191" to="DataRAM_5_addr" fromId="191" toId="24">
</dataflow>
<dataflow id="196" from="j_16_cast" to="DataRAM_5_addr" fromId="18" toId="24">
</dataflow>
<dataflow id="197" from="DataRAM_8" to="DataRAM_8_addr" fromId="51" toId="25">
</dataflow>
<dataflow id="198" from="StgValue_191" to="DataRAM_8_addr" fromId="191" toId="25">
</dataflow>
<dataflow id="199" from="j_16_cast" to="DataRAM_8_addr" fromId="18" toId="25">
</dataflow>
<dataflow id="200" from="DataRAM_11" to="DataRAM_11_addr" fromId="52" toId="26">
</dataflow>
<dataflow id="201" from="StgValue_191" to="DataRAM_11_addr" fromId="191" toId="26">
</dataflow>
<dataflow id="202" from="j_16_cast" to="DataRAM_11_addr" fromId="18" toId="26">
</dataflow>
<dataflow id="203" from="RAMSel_cast_read" to="switch_ln73" fromId="10" toId="27">
</dataflow>
<dataflow id="205" from="StgValue_204" to="switch_ln73" fromId="204" toId="27">
</dataflow>
<dataflow id="207" from="StgValue_206" to="switch_ln73" fromId="206" toId="27">
</dataflow>
<dataflow id="209" from="StgValue_208" to="switch_ln73" fromId="208" toId="27">
</dataflow>
<dataflow id="210" from="DataStreamReg_data" to="store_ln73" fromId="22" toId="28">
</dataflow>
<dataflow id="211" from="DataRAM_8_addr" to="store_ln73" fromId="25" toId="28">
</dataflow>
<dataflow id="212" from="DataStreamReg_data" to="store_ln73" fromId="22" toId="30">
</dataflow>
<dataflow id="213" from="DataRAM_5_addr" to="store_ln73" fromId="24" toId="30">
</dataflow>
<dataflow id="214" from="DataStreamReg_data" to="store_ln73" fromId="22" toId="32">
</dataflow>
<dataflow id="215" from="DataRAM_2_addr" to="store_ln73" fromId="23" toId="32">
</dataflow>
<dataflow id="216" from="DataStreamReg_data" to="store_ln73" fromId="22" toId="34">
</dataflow>
<dataflow id="217" from="DataRAM_11_addr" to="store_ln73" fromId="26" toId="34">
</dataflow>
<dataflow id="218" from="add_ln71" to="store_ln71" fromId="16" toId="36">
</dataflow>
<dataflow id="219" from="j" to="store_ln71" fromId="4" toId="36">
</dataflow>
<dataflow id="220" from="icmp_ln71" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="221" from="RAMSel_cast_read" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
