// Seed: 4114367396
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  input id_11;
  inout id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_13;
  type_0 id_14 (
      .id_0(1),
      .id_1(1),
      .id_2(id_8[1'h0]),
      .id_3(1'b0),
      .id_4(id_13),
      .id_5(id_4),
      .id_6(id_13)
  );
  assign id_5 = id_1;
endmodule
