{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599572303474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599572303474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 10:38:23 2020 " "Processing started: Tue Sep 08 10:38:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599572303474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599572303474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mean_4_clocks -c mean_4_clocks " "Command: quartus_map --read_settings_files=on --write_settings_files=off mean_4_clocks -c mean_4_clocks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599572303474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599572303836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mean_4_clocks-arch " "Found design unit 1: mean_4_clocks-arch" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599572304247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mean_4_clocks " "Found entity 1: mean_4_clocks" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599572304247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599572304247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mean_4_clocks-teste " "Found design unit 1: tb_mean_4_clocks-teste" {  } { { "tb_mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/tb_mean_4_clocks.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599572304250 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mean_4_clocks " "Found entity 1: tb_mean_4_clocks" {  } { { "tb_mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/tb_mean_4_clocks.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599572304250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599572304250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mean_4_clocks " "Elaborating entity \"mean_4_clocks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599572304281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET mean_4_clocks.vhd(49) " "VHDL Process Statement warning at mean_4_clocks.vhd(49): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1599572304283 "|mean_4_clocks"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[30\] GND " "Pin \"OUTPUT\[30\]\" is stuck at GND" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599572304632 "|mean_4_clocks|OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[31\] GND " "Pin \"OUTPUT\[31\]\" is stuck at GND" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599572304632 "|mean_4_clocks|OUTPUT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599572304632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599572304791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599572304791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599572304841 "|mean_4_clocks|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[31\] " "No output dependent on input pin \"INPUT\[31\]\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599572304841 "|mean_4_clocks|INPUT[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[30\] " "No output dependent on input pin \"INPUT\[30\]\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599572304841 "|mean_4_clocks|INPUT[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1599572304841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599572304842 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599572304842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599572304842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599572304842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599572304877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 10:38:24 2020 " "Processing ended: Tue Sep 08 10:38:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599572304877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599572304877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599572304877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599572304877 ""}
