
5. Printing statistics.

=== td_fused_top_mul_10s_9ns_16_1_1 ===

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           16

=== design hierarchy ===

   td_fused_top_mul_10s_9ns_16_1_1      1
     td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      0

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

