
*** Running vivado
    with args -log prng.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source prng.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source prng.tcl -notrace
Command: link_design -top prng -part xc7a15tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a15tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.srcs/constrs_1/new/usr_constrain.xdc]
Finished Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.srcs/constrs_1/new/usr_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 622.473 ; gain = 317.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 634.426 ; gain = 11.953
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc0b4791

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc0b4791

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: be3543b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 80 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: be3543b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: be3543b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6ea712c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1189.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 6ea712c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1189.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1502981ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1189.711 ; gain = 567.238
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file prng_drc_opted.rpt -pb prng_drc_opted.pb -rpx prng_drc_opted.rpx
Command: report_drc -file prng_drc_opted.rpt -pb prng_drc_opted.pb -rpx prng_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.711 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eccc4310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1189.711 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.660 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce4ef576

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cda30c26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cda30c26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.703 ; gain = 8.992
Phase 1 Placer Initialization | Checksum: 1cda30c26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d6bf501f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d6bf501f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 712ce0f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c9cc51c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13a70446b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13a70446b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 108d7e026

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 158e67e71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 130eb2a15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 130eb2a15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: d55a21ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.703 ; gain = 8.992
Phase 3 Detail Placement | Checksum: d55a21ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.703 ; gain = 8.992

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 187f3e082

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 187f3e082

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.527 ; gain = 33.816
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 114cf2479

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816
Phase 4.1 Post Commit Optimization | Checksum: 114cf2479

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 114cf2479

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 114cf2479

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 5b9f3e2b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5b9f3e2b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816
Ending Placer Task | Checksum: 48525ded

Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1223.527 ; gain = 33.816
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1223.527 ; gain = 33.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1231.055 ; gain = 7.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file prng_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1231.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file prng_utilization_placed.rpt -pb prng_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1231.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file prng_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1231.055 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1231.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 413e12a ConstDB: 0 ShapeSum: 443e7cc3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c3b3c133

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.141 ; gain = 98.086
Post Restoration Checksum: NetGraph: 4bced741 NumContArr: 77e4e9f2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c3b3c133

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.141 ; gain = 98.086

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c3b3c133

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1335.125 ; gain = 104.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c3b3c133

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1335.125 ; gain = 104.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15fa9c3ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1342.035 ; gain = 110.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.632  | TNS=0.000  | WHS=-0.097 | THS=-4.398 |

Phase 2 Router Initialization | Checksum: 18230cc3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 292d66041

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.029 | TNS=-0.029 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 252813ddc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.037  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c0d0271f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980
Phase 4 Rip-up And Reroute | Checksum: c0d0271f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c0d0271f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c0d0271f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980
Phase 5 Delay and Skew Optimization | Checksum: c0d0271f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cacef482

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cacef482

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980
Phase 6 Post Hold Fix | Checksum: cacef482

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.748226 %
  Global Horizontal Routing Utilization  = 0.918011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d0d9e908

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d0d9e908

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14675421d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.137  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 168cdbeee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.035 ; gain = 110.980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1342.035 ; gain = 110.980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1342.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file prng_drc_routed.rpt -pb prng_drc_routed.pb -rpx prng_drc_routed.rpx
Command: report_drc -file prng_drc_routed.rpt -pb prng_drc_routed.pb -rpx prng_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file prng_methodology_drc_routed.rpt -pb prng_methodology_drc_routed.pb -rpx prng_methodology_drc_routed.rpx
Command: report_methodology -file prng_methodology_drc_routed.rpt -pb prng_methodology_drc_routed.pb -rpx prng_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO RNG/rollo-keccak-rng/rollo-keccak-rng.runs/impl_1/prng_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file prng_power_routed.rpt -pb prng_power_summary_routed.pb -rpx prng_power_routed.rpx
Command: report_power -file prng_power_routed.rpt -pb prng_power_summary_routed.pb -rpx prng_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file prng_route_status.rpt -pb prng_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file prng_timing_summary_routed.rpt -pb prng_timing_summary_routed.pb -rpx prng_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file prng_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file prng_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 16:32:36 2020...
