# msvsd2bitcomp
# VSD Mixed Signal PD Research

| Sl. No. | Week | Topics | Status |
| ------- | ---- | ------ | ------ |
| 1 | [0](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_0) | Install Oracle Virtual Box with Ubuntu 20.04 | ✔️ |
| 2 |   | Install magic and SKY130 PDKs | ✔️ |
| 3 |   | Install ALIGN tool | ✔️ |
| 4 |   | Create Inverter and perform pre-layout using Xschem and NgSpice | ✔️ |
| 5 |   | Inverter post-layout characterization using magic and sky130 PDKs | ✔️ |
| 6 |   | Compare pre-layout and post-layout using [2] & [4] | ✔️ |
| 7 |   | Enroll in free VSD custom layout course | ✔️ |
| 8 |   | Update findings on GitHub repo with the title “Week 0” | ✔️ |
| 9 | [1](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_1) | Install ALIGN tool | ✔️ |
| 10 |   | Inverter post-layout characterization using Align tool | ✔️ |
| 11 |   | Compare Align tool post-layout and Magic tool post-layout | ✔️ |
| 12 |   | Create the design shown in section 7 of the course and perform pre-layout using xschem/ngspice using SKY130 PDKS | ✔️ |
| 13 |   | Post layout characterization using magic/ngspice and SKY130 PDKs (xschem technique) | ✔️ |
| 14 |   | Post layout characterization using ALIGN | ✔️ |
| 15 |   | Compare [14] and [13] | ✔️ |
| 16 |   | Update findings on GitHub repo with the title “Week 1” | ✔️ |
| 17 | [2](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_2) | Yosys Installation | ✔️ |
| 18 |   | OpenROAD Installation | ✔️ |
| 19 |   | OpenFASOC Installation | ✔️ |
| 20 |   | OpenFASOC flow for Temperature Sensor Generation | ✔️ |
| 21 | [3](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_3) | Xschem: Pre-layout simulation for Ring Oscillator | ✔️ |
| 22 |   | ALIGN: Post-layout simulation for Ring Oscillator | ✔️ |
| 23 | [4](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_4) | Xschem: Pre-layout simulation for 1-bit ADC | ✔️ |
| 24 |   | ALIGN: Post-layout simulation for 1-bit ADC | ✔️ |
| 25 |   | Xschem: Pre-layout simulation for 1-bit ADC with Ring Oscillator | ✔️ |
| 26 | [5](https://github.com/Swagatika-Meher/msvsd2bitcomp/tree/main/Week_5) | OpenFASOC: Asynchronous up counter | ✔️ |
