= Middle C Sine Wave =

* FPGA clock is 50 MHz
* Prescale 50 MHz by 3 to get to 16.667 KHz
* 256 samples in the table - one full wave
* 256 clocks for PWM
* Middle C is 261.6256 Hz
* 50,000,0000 / (256 x 256 x 3) = 254.31 Hz
* Measured at speaker connection
* ~1V p-p

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/Middle-C_BlockDiagram.png"></img>

* Scope cap

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/MiddleC_Scope_Cap.png"></img>

* 64 KHz mute measurement
* ~0.1V p-p, well above audio frequency = inaudible with amplifier turned up
* Idle at 0x7F so eliminate DC "clicking"

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/MuteNoise.png"></img>
