# CA_project 
Cycle accurate simulator for a 5 staged pipelined RISC-V CPU.

# How to Run
1) Pick any testcase and its binary from Testcases folder (or u can make your own testcase) 
2) Output binary destination of binary is in Assembler/Output/Output.bin
3) Result generated from Evaluation af binary generated by Assembler is placed in Assembler/Result/Assembler_Evaluation.txt
4) Logs Generated from simulator are placed in logs/logfile.log
5) Place your assembly language code in Input/Input.txt and its corresponding binary text file in Input/binary.txt
6) Now type in make
7) Tada!!! Results from Assembler and its Cycle accurate Simulator are ready to view