#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002630d9c8930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002630da5b870_0 .net "PC", 31 0, L_000002630dae04e0;  1 drivers
v000002630da5b910_0 .net "cycles_consumed", 31 0, v000002630da5d2b0_0;  1 drivers
v000002630da5d710_0 .var "input_clk", 0 0;
v000002630da5d7b0_0 .var "rst", 0 0;
S_000002630d7d9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002630d9c8930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002630d99a160 .functor NOR 1, v000002630da5d710_0, v000002630da4d320_0, C4<0>, C4<0>;
L_000002630d99a1d0 .functor AND 1, v000002630da30ba0_0, v000002630da30740_0, C4<1>, C4<1>;
L_000002630d9994b0 .functor AND 1, L_000002630d99a1d0, L_000002630da5be10, C4<1>, C4<1>;
L_000002630d999f30 .functor AND 1, v000002630da1e480_0, v000002630da1f100_0, C4<1>, C4<1>;
L_000002630d999a60 .functor AND 1, L_000002630d999f30, L_000002630da5c310, C4<1>, C4<1>;
L_000002630d999ad0 .functor AND 1, v000002630da4d1e0_0, v000002630da4d000_0, C4<1>, C4<1>;
L_000002630d999520 .functor AND 1, L_000002630d999ad0, L_000002630da5c450, C4<1>, C4<1>;
L_000002630d999750 .functor AND 1, v000002630da30ba0_0, v000002630da30740_0, C4<1>, C4<1>;
L_000002630d9986b0 .functor AND 1, L_000002630d999750, L_000002630da5d8f0, C4<1>, C4<1>;
L_000002630d999de0 .functor AND 1, v000002630da1e480_0, v000002630da1f100_0, C4<1>, C4<1>;
L_000002630d999600 .functor AND 1, L_000002630d999de0, L_000002630da5c4f0, C4<1>, C4<1>;
L_000002630d999210 .functor AND 1, v000002630da4d1e0_0, v000002630da4d000_0, C4<1>, C4<1>;
L_000002630d999fa0 .functor AND 1, L_000002630d999210, L_000002630da5c590, C4<1>, C4<1>;
L_000002630da65390 .functor NOT 1, L_000002630d99a160, C4<0>, C4<0>, C4<0>;
L_000002630da652b0 .functor NOT 1, L_000002630d99a160, C4<0>, C4<0>, C4<0>;
L_000002630da7bd50 .functor NOT 1, L_000002630d99a160, C4<0>, C4<0>, C4<0>;
L_000002630da7d020 .functor NOT 1, L_000002630d99a160, C4<0>, C4<0>, C4<0>;
L_000002630da7cf40 .functor NOT 1, L_000002630d99a160, C4<0>, C4<0>, C4<0>;
L_000002630dae04e0 .functor BUFZ 32, v000002630da49a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da4e900_0 .net "EX1_ALU_OPER1", 31 0, L_000002630da66c80;  1 drivers
v000002630da4e4a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002630da7c220;  1 drivers
v000002630da4e2c0_0 .net "EX1_PC", 31 0, v000002630da2f8e0_0;  1 drivers
v000002630da4e400_0 .net "EX1_PFC", 31 0, v000002630da2f700_0;  1 drivers
v000002630da4e9a0_0 .net "EX1_PFC_to_IF", 31 0, L_000002630da5b550;  1 drivers
v000002630da4e360_0 .net "EX1_forward_to_B", 31 0, v000002630da30060_0;  1 drivers
v000002630da4e720_0 .net "EX1_is_beq", 0 0, v000002630da2db80_0;  1 drivers
v000002630da4e680_0 .net "EX1_is_bne", 0 0, v000002630da2fb60_0;  1 drivers
v000002630da47b00_0 .net "EX1_is_jal", 0 0, v000002630da2f980_0;  1 drivers
v000002630da48b40_0 .net "EX1_is_jr", 0 0, v000002630da2de00_0;  1 drivers
v000002630da46fc0_0 .net "EX1_is_oper2_immed", 0 0, v000002630da2dc20_0;  1 drivers
v000002630da48d20_0 .net "EX1_memread", 0 0, v000002630da2dfe0_0;  1 drivers
v000002630da47920_0 .net "EX1_memwrite", 0 0, v000002630da2e120_0;  1 drivers
v000002630da47e20_0 .net "EX1_opcode", 11 0, v000002630da2f200_0;  1 drivers
v000002630da49180_0 .net "EX1_predicted", 0 0, v000002630da2ffc0_0;  1 drivers
v000002630da48000_0 .net "EX1_rd_ind", 4 0, v000002630da2f0c0_0;  1 drivers
v000002630da47560_0 .net "EX1_rd_indzero", 0 0, v000002630da2ee40_0;  1 drivers
v000002630da471a0_0 .net "EX1_regwrite", 0 0, v000002630da2e4e0_0;  1 drivers
v000002630da46ca0_0 .net "EX1_rs1", 31 0, v000002630da2e800_0;  1 drivers
v000002630da479c0_0 .net "EX1_rs1_ind", 4 0, v000002630da2e6c0_0;  1 drivers
v000002630da47880_0 .net "EX1_rs2", 31 0, v000002630da2f480_0;  1 drivers
v000002630da48960_0 .net "EX1_rs2_ind", 4 0, v000002630da2dea0_0;  1 drivers
v000002630da480a0_0 .net "EX1_rs2_out", 31 0, L_000002630da7b340;  1 drivers
v000002630da47060_0 .net "EX2_ALU_OPER1", 31 0, v000002630da30d80_0;  1 drivers
v000002630da47100_0 .net "EX2_ALU_OPER2", 31 0, v000002630da30c40_0;  1 drivers
v000002630da49040_0 .net "EX2_ALU_OUT", 31 0, L_000002630da5b690;  1 drivers
v000002630da47380_0 .net "EX2_PC", 31 0, v000002630da30420_0;  1 drivers
v000002630da48c80_0 .net "EX2_PFC_to_IF", 31 0, v000002630da313c0_0;  1 drivers
v000002630da46d40_0 .net "EX2_forward_to_B", 31 0, v000002630da30ec0_0;  1 drivers
v000002630da46e80_0 .net "EX2_is_beq", 0 0, v000002630da31640_0;  1 drivers
v000002630da474c0_0 .net "EX2_is_bne", 0 0, v000002630da30100_0;  1 drivers
v000002630da48a00_0 .net "EX2_is_jal", 0 0, v000002630da30560_0;  1 drivers
v000002630da483c0_0 .net "EX2_is_jr", 0 0, v000002630da31500_0;  1 drivers
v000002630da47240_0 .net "EX2_is_oper2_immed", 0 0, v000002630da30880_0;  1 drivers
v000002630da48780_0 .net "EX2_memread", 0 0, v000002630da30600_0;  1 drivers
v000002630da472e0_0 .net "EX2_memwrite", 0 0, v000002630da31000_0;  1 drivers
v000002630da48460_0 .net "EX2_opcode", 11 0, v000002630da310a0_0;  1 drivers
v000002630da47ba0_0 .net "EX2_predicted", 0 0, v000002630da306a0_0;  1 drivers
v000002630da48aa0_0 .net "EX2_rd_ind", 4 0, v000002630da315a0_0;  1 drivers
v000002630da48dc0_0 .net "EX2_rd_indzero", 0 0, v000002630da30740_0;  1 drivers
v000002630da46de0_0 .net "EX2_regwrite", 0 0, v000002630da30ba0_0;  1 drivers
v000002630da47420_0 .net "EX2_rs1", 31 0, v000002630da307e0_0;  1 drivers
v000002630da47600_0 .net "EX2_rs1_ind", 4 0, v000002630da309c0_0;  1 drivers
v000002630da48140_0 .net "EX2_rs2_ind", 4 0, v000002630da30ce0_0;  1 drivers
v000002630da476a0_0 .net "EX2_rs2_out", 31 0, v000002630da31140_0;  1 drivers
v000002630da47740_0 .net "ID_INST", 31 0, v000002630da32ff0_0;  1 drivers
v000002630da46f20_0 .net "ID_PC", 31 0, v000002630da33f90_0;  1 drivers
v000002630da47ec0_0 .net "ID_PFC_to_EX", 31 0, L_000002630da5f470;  1 drivers
v000002630da477e0_0 .net "ID_PFC_to_IF", 31 0, L_000002630da600f0;  1 drivers
v000002630da47a60_0 .net "ID_forward_to_B", 31 0, L_000002630da5fab0;  1 drivers
v000002630da48640_0 .net "ID_is_beq", 0 0, L_000002630da60730;  1 drivers
v000002630da481e0_0 .net "ID_is_bne", 0 0, L_000002630da5ecf0;  1 drivers
v000002630da48be0_0 .net "ID_is_j", 0 0, L_000002630da60b90;  1 drivers
v000002630da490e0_0 .net "ID_is_jal", 0 0, L_000002630da60870;  1 drivers
v000002630da47c40_0 .net "ID_is_jr", 0 0, L_000002630da5ed90;  1 drivers
v000002630da46b60_0 .net "ID_is_oper2_immed", 0 0, L_000002630da66510;  1 drivers
v000002630da49220_0 .net "ID_memread", 0 0, L_000002630da60d70;  1 drivers
v000002630da48fa0_0 .net "ID_memwrite", 0 0, L_000002630da60910;  1 drivers
v000002630da47ce0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  1 drivers
v000002630da47d80_0 .net "ID_predicted", 0 0, v000002630da370f0_0;  1 drivers
v000002630da46ac0_0 .net "ID_rd_ind", 4 0, v000002630da49ae0_0;  1 drivers
v000002630da47f60_0 .net "ID_regwrite", 0 0, L_000002630da60eb0;  1 drivers
v000002630da48280_0 .net "ID_rs1", 31 0, v000002630da3a250_0;  1 drivers
v000002630da48e60_0 .net "ID_rs1_ind", 4 0, v000002630da49540_0;  1 drivers
v000002630da48320_0 .net "ID_rs2", 31 0, v000002630da3a2f0_0;  1 drivers
v000002630da48f00_0 .net "ID_rs2_ind", 4 0, v000002630da4b7a0_0;  1 drivers
v000002630da48500_0 .net "IF_INST", 31 0, L_000002630da651d0;  1 drivers
v000002630da485a0_0 .net "IF_pc", 31 0, v000002630da49a40_0;  1 drivers
v000002630da46c00_0 .net "MEM_ALU_OUT", 31 0, v000002630da1f1a0_0;  1 drivers
v000002630da486e0_0 .net "MEM_Data_mem_out", 31 0, v000002630da4c600_0;  1 drivers
v000002630da48820_0 .net "MEM_memread", 0 0, v000002630da1f600_0;  1 drivers
v000002630da488c0_0 .net "MEM_memwrite", 0 0, v000002630da1dc60_0;  1 drivers
v000002630da5dad0_0 .net "MEM_opcode", 11 0, v000002630da1fb00_0;  1 drivers
v000002630da5d5d0_0 .net "MEM_rd_ind", 4 0, v000002630da1e3e0_0;  1 drivers
v000002630da5ddf0_0 .net "MEM_rd_indzero", 0 0, v000002630da1f100_0;  1 drivers
v000002630da5d490_0 .net "MEM_regwrite", 0 0, v000002630da1e480_0;  1 drivers
v000002630da5c810_0 .net "MEM_rs2", 31 0, v000002630da1e520_0;  1 drivers
v000002630da5de90_0 .net "PC", 31 0, L_000002630dae04e0;  alias, 1 drivers
v000002630da5db70_0 .net "STALL_ID1_FLUSH", 0 0, v000002630da34df0_0;  1 drivers
v000002630da5cb30_0 .net "STALL_ID2_FLUSH", 0 0, v000002630da36010_0;  1 drivers
v000002630da5b9b0_0 .net "STALL_IF_FLUSH", 0 0, v000002630da37af0_0;  1 drivers
v000002630da5ce50_0 .net "WB_ALU_OUT", 31 0, v000002630da4d140_0;  1 drivers
v000002630da5ba50_0 .net "WB_Data_mem_out", 31 0, v000002630da4da00_0;  1 drivers
v000002630da5cd10_0 .net "WB_memread", 0 0, v000002630da4c9c0_0;  1 drivers
v000002630da5bcd0_0 .net "WB_rd_ind", 4 0, v000002630da4ddc0_0;  1 drivers
v000002630da5cbd0_0 .net "WB_rd_indzero", 0 0, v000002630da4d000_0;  1 drivers
v000002630da5d0d0_0 .net "WB_regwrite", 0 0, v000002630da4d1e0_0;  1 drivers
v000002630da5c630_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  1 drivers
v000002630da5c270_0 .net *"_ivl_1", 0 0, L_000002630d99a1d0;  1 drivers
v000002630da5c6d0_0 .net *"_ivl_13", 0 0, L_000002630d999ad0;  1 drivers
v000002630da5da30_0 .net *"_ivl_14", 0 0, L_000002630da5c450;  1 drivers
v000002630da5c8b0_0 .net *"_ivl_19", 0 0, L_000002630d999750;  1 drivers
v000002630da5cc70_0 .net *"_ivl_2", 0 0, L_000002630da5be10;  1 drivers
v000002630da5d170_0 .net *"_ivl_20", 0 0, L_000002630da5d8f0;  1 drivers
v000002630da5bf50_0 .net *"_ivl_25", 0 0, L_000002630d999de0;  1 drivers
v000002630da5cef0_0 .net *"_ivl_26", 0 0, L_000002630da5c4f0;  1 drivers
v000002630da5d990_0 .net *"_ivl_31", 0 0, L_000002630d999210;  1 drivers
v000002630da5c770_0 .net *"_ivl_32", 0 0, L_000002630da5c590;  1 drivers
v000002630da5ca90_0 .net *"_ivl_40", 31 0, L_000002630da60f50;  1 drivers
L_000002630da80c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da5c950_0 .net *"_ivl_43", 26 0, L_000002630da80c58;  1 drivers
L_000002630da80ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da5bb90_0 .net/2u *"_ivl_44", 31 0, L_000002630da80ca0;  1 drivers
v000002630da5d210_0 .net *"_ivl_52", 31 0, L_000002630dad2d30;  1 drivers
L_000002630da80d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da5cdb0_0 .net *"_ivl_55", 26 0, L_000002630da80d30;  1 drivers
L_000002630da80d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da5bc30_0 .net/2u *"_ivl_56", 31 0, L_000002630da80d78;  1 drivers
v000002630da5bff0_0 .net *"_ivl_7", 0 0, L_000002630d999f30;  1 drivers
v000002630da5dc10_0 .net *"_ivl_8", 0 0, L_000002630da5c310;  1 drivers
v000002630da5c9f0_0 .net "alu_selA", 1 0, L_000002630da5d850;  1 drivers
v000002630da5dcb0_0 .net "alu_selB", 1 0, L_000002630da5f5b0;  1 drivers
v000002630da5cf90_0 .net "clk", 0 0, L_000002630d99a160;  1 drivers
v000002630da5d2b0_0 .var "cycles_consumed", 31 0;
v000002630da5c3b0_0 .net "exhaz", 0 0, L_000002630d999a60;  1 drivers
v000002630da5c090_0 .net "exhaz2", 0 0, L_000002630d999600;  1 drivers
v000002630da5d030_0 .net "hlt", 0 0, v000002630da4d320_0;  1 drivers
v000002630da5d350_0 .net "idhaz", 0 0, L_000002630d9994b0;  1 drivers
v000002630da5bd70_0 .net "idhaz2", 0 0, L_000002630d9986b0;  1 drivers
v000002630da5c1d0_0 .net "if_id_write", 0 0, v000002630da37870_0;  1 drivers
v000002630da5beb0_0 .net "input_clk", 0 0, v000002630da5d710_0;  1 drivers
v000002630da5dd50_0 .net "is_branch_and_taken", 0 0, L_000002630da66190;  1 drivers
v000002630da5d530_0 .net "memhaz", 0 0, L_000002630d999520;  1 drivers
v000002630da5df30_0 .net "memhaz2", 0 0, L_000002630d999fa0;  1 drivers
v000002630da5c130_0 .net "pc_src", 2 0, L_000002630da5e6b0;  1 drivers
v000002630da5baf0_0 .net "pc_write", 0 0, v000002630da389f0_0;  1 drivers
v000002630da5d3f0_0 .net "rst", 0 0, v000002630da5d7b0_0;  1 drivers
v000002630da5d670_0 .net "store_rs2_forward", 1 0, L_000002630da5ec50;  1 drivers
v000002630da5dfd0_0 .net "wdata_to_reg_file", 31 0, L_000002630da7d1e0;  1 drivers
E_000002630d9b98f0/0 .event negedge, v000002630da359d0_0;
E_000002630d9b98f0/1 .event posedge, v000002630da20140_0;
E_000002630d9b98f0 .event/or E_000002630d9b98f0/0, E_000002630d9b98f0/1;
L_000002630da5be10 .cmp/eq 5, v000002630da315a0_0, v000002630da2e6c0_0;
L_000002630da5c310 .cmp/eq 5, v000002630da1e3e0_0, v000002630da2e6c0_0;
L_000002630da5c450 .cmp/eq 5, v000002630da4ddc0_0, v000002630da2e6c0_0;
L_000002630da5d8f0 .cmp/eq 5, v000002630da315a0_0, v000002630da2dea0_0;
L_000002630da5c4f0 .cmp/eq 5, v000002630da1e3e0_0, v000002630da2dea0_0;
L_000002630da5c590 .cmp/eq 5, v000002630da4ddc0_0, v000002630da2dea0_0;
L_000002630da60f50 .concat [ 5 27 0 0], v000002630da49ae0_0, L_000002630da80c58;
L_000002630da60a50 .cmp/ne 32, L_000002630da60f50, L_000002630da80ca0;
L_000002630dad2d30 .concat [ 5 27 0 0], v000002630da315a0_0, L_000002630da80d30;
L_000002630dad2790 .cmp/ne 32, L_000002630dad2d30, L_000002630da80d78;
S_000002630d87d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002630d998720 .functor NOT 1, L_000002630d999a60, C4<0>, C4<0>, C4<0>;
L_000002630d999c90 .functor AND 1, L_000002630d999520, L_000002630d998720, C4<1>, C4<1>;
L_000002630d998fe0 .functor OR 1, L_000002630d9994b0, L_000002630d999c90, C4<0>, C4<0>;
L_000002630d999d70 .functor OR 1, L_000002630d9994b0, L_000002630d999a60, C4<0>, C4<0>;
v000002630d9b6f60_0 .net *"_ivl_12", 0 0, L_000002630d999d70;  1 drivers
v000002630d9b6ce0_0 .net *"_ivl_2", 0 0, L_000002630d998720;  1 drivers
v000002630d9b6d80_0 .net *"_ivl_5", 0 0, L_000002630d999c90;  1 drivers
v000002630d9b6b00_0 .net *"_ivl_7", 0 0, L_000002630d998fe0;  1 drivers
v000002630d9b8400_0 .net "alu_selA", 1 0, L_000002630da5d850;  alias, 1 drivers
v000002630d9b69c0_0 .net "exhaz", 0 0, L_000002630d999a60;  alias, 1 drivers
v000002630d9b7640_0 .net "idhaz", 0 0, L_000002630d9994b0;  alias, 1 drivers
v000002630d9b84a0_0 .net "memhaz", 0 0, L_000002630d999520;  alias, 1 drivers
L_000002630da5d850 .concat8 [ 1 1 0 0], L_000002630d998fe0, L_000002630d999d70;
S_000002630d87d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002630d998950 .functor NOT 1, L_000002630d999600, C4<0>, C4<0>, C4<0>;
L_000002630d999280 .functor AND 1, L_000002630d999fa0, L_000002630d998950, C4<1>, C4<1>;
L_000002630d998800 .functor OR 1, L_000002630d9986b0, L_000002630d999280, C4<0>, C4<0>;
L_000002630d999ec0 .functor NOT 1, v000002630da2dc20_0, C4<0>, C4<0>, C4<0>;
L_000002630d9993d0 .functor AND 1, L_000002630d998800, L_000002630d999ec0, C4<1>, C4<1>;
L_000002630d999670 .functor OR 1, L_000002630d9986b0, L_000002630d999600, C4<0>, C4<0>;
L_000002630d9989c0 .functor NOT 1, v000002630da2dc20_0, C4<0>, C4<0>, C4<0>;
L_000002630d998a30 .functor AND 1, L_000002630d999670, L_000002630d9989c0, C4<1>, C4<1>;
v000002630d9b6740_0 .net "EX1_is_oper2_immed", 0 0, v000002630da2dc20_0;  alias, 1 drivers
v000002630d9b6ba0_0 .net *"_ivl_11", 0 0, L_000002630d9993d0;  1 drivers
v000002630d9b7000_0 .net *"_ivl_16", 0 0, L_000002630d999670;  1 drivers
v000002630d9b80e0_0 .net *"_ivl_17", 0 0, L_000002630d9989c0;  1 drivers
v000002630d9b7b40_0 .net *"_ivl_2", 0 0, L_000002630d998950;  1 drivers
v000002630d9b7aa0_0 .net *"_ivl_20", 0 0, L_000002630d998a30;  1 drivers
v000002630d9b7140_0 .net *"_ivl_5", 0 0, L_000002630d999280;  1 drivers
v000002630d9b71e0_0 .net *"_ivl_7", 0 0, L_000002630d998800;  1 drivers
v000002630d9b7e60_0 .net *"_ivl_8", 0 0, L_000002630d999ec0;  1 drivers
v000002630d9b7d20_0 .net "alu_selB", 1 0, L_000002630da5f5b0;  alias, 1 drivers
v000002630d9b7280_0 .net "exhaz", 0 0, L_000002630d999600;  alias, 1 drivers
v000002630d9b76e0_0 .net "idhaz", 0 0, L_000002630d9986b0;  alias, 1 drivers
v000002630d9b7320_0 .net "memhaz", 0 0, L_000002630d999fa0;  alias, 1 drivers
L_000002630da5f5b0 .concat8 [ 1 1 0 0], L_000002630d9993d0, L_000002630d998a30;
S_000002630d8769c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002630d99a4e0 .functor NOT 1, L_000002630d999600, C4<0>, C4<0>, C4<0>;
L_000002630d99a240 .functor AND 1, L_000002630d999fa0, L_000002630d99a4e0, C4<1>, C4<1>;
L_000002630d99a550 .functor OR 1, L_000002630d9986b0, L_000002630d99a240, C4<0>, C4<0>;
L_000002630d99a470 .functor OR 1, L_000002630d9986b0, L_000002630d999600, C4<0>, C4<0>;
v000002630d9b7be0_0 .net *"_ivl_12", 0 0, L_000002630d99a470;  1 drivers
v000002630d9b8180_0 .net *"_ivl_2", 0 0, L_000002630d99a4e0;  1 drivers
v000002630d9b7c80_0 .net *"_ivl_5", 0 0, L_000002630d99a240;  1 drivers
v000002630d9b8220_0 .net *"_ivl_7", 0 0, L_000002630d99a550;  1 drivers
v000002630d9b82c0_0 .net "exhaz", 0 0, L_000002630d999600;  alias, 1 drivers
v000002630d9b73c0_0 .net "idhaz", 0 0, L_000002630d9986b0;  alias, 1 drivers
v000002630d943250_0 .net "memhaz", 0 0, L_000002630d999fa0;  alias, 1 drivers
v000002630d941f90_0 .net "store_rs2_forward", 1 0, L_000002630da5ec50;  alias, 1 drivers
L_000002630da5ec50 .concat8 [ 1 1 0 0], L_000002630d99a550, L_000002630d99a470;
S_000002630d876b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002630d942210_0 .net "EX_ALU_OUT", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630d942850_0 .net "EX_memread", 0 0, v000002630da30600_0;  alias, 1 drivers
v000002630d91f310_0 .net "EX_memwrite", 0 0, v000002630da31000_0;  alias, 1 drivers
v000002630d91d510_0 .net "EX_opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
v000002630da1fc40_0 .net "EX_rd_ind", 4 0, v000002630da315a0_0;  alias, 1 drivers
v000002630da1fce0_0 .net "EX_rd_indzero", 0 0, L_000002630dad2790;  1 drivers
v000002630da1dda0_0 .net "EX_regwrite", 0 0, v000002630da30ba0_0;  alias, 1 drivers
v000002630da1f6a0_0 .net "EX_rs2_out", 31 0, v000002630da31140_0;  alias, 1 drivers
v000002630da1f1a0_0 .var "MEM_ALU_OUT", 31 0;
v000002630da1f600_0 .var "MEM_memread", 0 0;
v000002630da1dc60_0 .var "MEM_memwrite", 0 0;
v000002630da1fb00_0 .var "MEM_opcode", 11 0;
v000002630da1e3e0_0 .var "MEM_rd_ind", 4 0;
v000002630da1f100_0 .var "MEM_rd_indzero", 0 0;
v000002630da1e480_0 .var "MEM_regwrite", 0 0;
v000002630da1e520_0 .var "MEM_rs2", 31 0;
v000002630da1dd00_0 .net "clk", 0 0, L_000002630da7d020;  1 drivers
v000002630da20140_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9b8d70 .event posedge, v000002630da20140_0, v000002630da1dd00_0;
S_000002630d7c9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002630d7b1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630d7b14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630d7b1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630d7b1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630d7b1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630d7b15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630d7b15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630d7b1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630d7b1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630d7b1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630d7b16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630d7b16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630d7b1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630d7b1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630d7b17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630d7b17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630d7b1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630d7b1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630d7b1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630d7b18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630d7b18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630d7b1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630d7b1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630d7b1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630d7b19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002630da7ca00 .functor XOR 1, L_000002630da7c7d0, v000002630da306a0_0, C4<0>, C4<0>;
L_000002630da7ca70 .functor NOT 1, L_000002630da7ca00, C4<0>, C4<0>, C4<0>;
L_000002630da7d100 .functor OR 1, v000002630da5d7b0_0, L_000002630da7ca70, C4<0>, C4<0>;
L_000002630da7d250 .functor NOT 1, L_000002630da7d100, C4<0>, C4<0>, C4<0>;
v000002630da23750_0 .net "ALU_OP", 3 0, v000002630da236b0_0;  1 drivers
v000002630da24b50_0 .net "BranchDecision", 0 0, L_000002630da7c7d0;  1 drivers
v000002630da25370_0 .net "CF", 0 0, v000002630da232f0_0;  1 drivers
v000002630da24bf0_0 .net "EX_opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
v000002630da25190_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  alias, 1 drivers
v000002630da25870_0 .net "ZF", 0 0, L_000002630da7c840;  1 drivers
L_000002630da80ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002630da246f0_0 .net/2u *"_ivl_0", 31 0, L_000002630da80ce8;  1 drivers
v000002630da24c90_0 .net *"_ivl_11", 0 0, L_000002630da7d100;  1 drivers
v000002630da24f10_0 .net *"_ivl_2", 31 0, L_000002630da594d0;  1 drivers
v000002630da24a10_0 .net *"_ivl_6", 0 0, L_000002630da7ca00;  1 drivers
v000002630da24dd0_0 .net *"_ivl_8", 0 0, L_000002630da7ca70;  1 drivers
v000002630da25410_0 .net "alu_out", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630da24790_0 .net "alu_outw", 31 0, v000002630da23890_0;  1 drivers
v000002630da254b0_0 .net "is_beq", 0 0, v000002630da31640_0;  alias, 1 drivers
v000002630da25910_0 .net "is_bne", 0 0, v000002630da30100_0;  alias, 1 drivers
v000002630da24fb0_0 .net "is_jal", 0 0, v000002630da30560_0;  alias, 1 drivers
v000002630da257d0_0 .net "oper1", 31 0, v000002630da30d80_0;  alias, 1 drivers
v000002630da24d30_0 .net "oper2", 31 0, v000002630da30c40_0;  alias, 1 drivers
v000002630da25050_0 .net "pc", 31 0, v000002630da30420_0;  alias, 1 drivers
v000002630da259b0_0 .net "predicted", 0 0, v000002630da306a0_0;  alias, 1 drivers
v000002630da250f0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
L_000002630da594d0 .arith/sum 32, v000002630da30420_0, L_000002630da80ce8;
L_000002630da5b690 .functor MUXZ 32, v000002630da23890_0, L_000002630da594d0, v000002630da30560_0, C4<>;
S_000002630d7c9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002630d7c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002630da7bab0 .functor AND 1, v000002630da31640_0, L_000002630da7ba40, C4<1>, C4<1>;
L_000002630da7cb50 .functor NOT 1, L_000002630da7ba40, C4<0>, C4<0>, C4<0>;
L_000002630da7c760 .functor AND 1, v000002630da30100_0, L_000002630da7cb50, C4<1>, C4<1>;
L_000002630da7c7d0 .functor OR 1, L_000002630da7bab0, L_000002630da7c760, C4<0>, C4<0>;
v000002630da231b0_0 .net "BranchDecision", 0 0, L_000002630da7c7d0;  alias, 1 drivers
v000002630da23f70_0 .net *"_ivl_2", 0 0, L_000002630da7cb50;  1 drivers
v000002630da21ef0_0 .net "is_beq", 0 0, v000002630da31640_0;  alias, 1 drivers
v000002630da23250_0 .net "is_beq_taken", 0 0, L_000002630da7bab0;  1 drivers
v000002630da21e50_0 .net "is_bne", 0 0, v000002630da30100_0;  alias, 1 drivers
v000002630da23610_0 .net "is_bne_taken", 0 0, L_000002630da7c760;  1 drivers
v000002630da22cb0_0 .net "is_eq", 0 0, L_000002630da7ba40;  1 drivers
v000002630da21db0_0 .net "oper1", 31 0, v000002630da30d80_0;  alias, 1 drivers
v000002630da21b30_0 .net "oper2", 31 0, v000002630da30c40_0;  alias, 1 drivers
S_000002630d810140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002630d7c9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002630da7c990 .functor XOR 1, L_000002630da5a8d0, L_000002630da59750, C4<0>, C4<0>;
L_000002630da7b490 .functor XOR 1, L_000002630da59890, L_000002630da59a70, C4<0>, C4<0>;
L_000002630da7c0d0 .functor XOR 1, L_000002630da5a970, L_000002630da59cf0, C4<0>, C4<0>;
L_000002630da7bb90 .functor XOR 1, L_000002630da5aa10, L_000002630da5abf0, C4<0>, C4<0>;
L_000002630da7b6c0 .functor XOR 1, L_000002630da59d90, L_000002630da5aab0, C4<0>, C4<0>;
L_000002630da7b570 .functor XOR 1, L_000002630da5ab50, L_000002630da5ac90, C4<0>, C4<0>;
L_000002630da7bf80 .functor XOR 1, L_000002630dad07b0, L_000002630dad08f0, C4<0>, C4<0>;
L_000002630da7c300 .functor XOR 1, L_000002630dad1bb0, L_000002630dad0530, C4<0>, C4<0>;
L_000002630da7cbc0 .functor XOR 1, L_000002630dad2150, L_000002630dad2650, C4<0>, C4<0>;
L_000002630da7b880 .functor XOR 1, L_000002630dad0990, L_000002630dad0f30, C4<0>, C4<0>;
L_000002630da7bf10 .functor XOR 1, L_000002630dad0670, L_000002630dad0490, C4<0>, C4<0>;
L_000002630da7cc30 .functor XOR 1, L_000002630dad0d50, L_000002630dad0210, C4<0>, C4<0>;
L_000002630da7b8f0 .functor XOR 1, L_000002630dad02b0, L_000002630dad0350, C4<0>, C4<0>;
L_000002630da7bff0 .functor XOR 1, L_000002630dad26f0, L_000002630dad0fd0, C4<0>, C4<0>;
L_000002630da7c450 .functor XOR 1, L_000002630dad0df0, L_000002630dad03f0, C4<0>, C4<0>;
L_000002630da7c060 .functor XOR 1, L_000002630dad12f0, L_000002630dad1430, C4<0>, C4<0>;
L_000002630da7b960 .functor XOR 1, L_000002630dad0a30, L_000002630dad0e90, C4<0>, C4<0>;
L_000002630da7cae0 .functor XOR 1, L_000002630dad17f0, L_000002630dad0710, C4<0>, C4<0>;
L_000002630da7c370 .functor XOR 1, L_000002630dad1070, L_000002630dad05d0, C4<0>, C4<0>;
L_000002630da7bc00 .functor XOR 1, L_000002630dad21f0, L_000002630dad14d0, C4<0>, C4<0>;
L_000002630da7b3b0 .functor XOR 1, L_000002630dad2330, L_000002630dad1110, C4<0>, C4<0>;
L_000002630da7b420 .functor XOR 1, L_000002630dad1890, L_000002630dad0cb0, C4<0>, C4<0>;
L_000002630da7c140 .functor XOR 1, L_000002630dad0850, L_000002630dad0ad0, C4<0>, C4<0>;
L_000002630da7b9d0 .functor XOR 1, L_000002630dad25b0, L_000002630dad11b0, C4<0>, C4<0>;
L_000002630da7c3e0 .functor XOR 1, L_000002630dad1cf0, L_000002630dad1250, C4<0>, C4<0>;
L_000002630da7c5a0 .functor XOR 1, L_000002630dad0b70, L_000002630dad1390, C4<0>, C4<0>;
L_000002630da7bb20 .functor XOR 1, L_000002630dad0c10, L_000002630dad1570, C4<0>, C4<0>;
L_000002630da7c610 .functor XOR 1, L_000002630dad1610, L_000002630dad1930, C4<0>, C4<0>;
L_000002630da7b5e0 .functor XOR 1, L_000002630dad23d0, L_000002630dad16b0, C4<0>, C4<0>;
L_000002630da7c8b0 .functor XOR 1, L_000002630dad1d90, L_000002630dad1f70, C4<0>, C4<0>;
L_000002630da7c680 .functor XOR 1, L_000002630dad1750, L_000002630dad2290, C4<0>, C4<0>;
L_000002630da7c6f0 .functor XOR 1, L_000002630dad1a70, L_000002630dad1b10, C4<0>, C4<0>;
L_000002630da7ba40/0/0 .functor OR 1, L_000002630dad0030, L_000002630dad1c50, L_000002630dad1e30, L_000002630dad1ed0;
L_000002630da7ba40/0/4 .functor OR 1, L_000002630dad2010, L_000002630dad20b0, L_000002630dad2510, L_000002630dad2470;
L_000002630da7ba40/0/8 .functor OR 1, L_000002630dacff90, L_000002630dad00d0, L_000002630dad0170, L_000002630dad3870;
L_000002630da7ba40/0/12 .functor OR 1, L_000002630dad4b30, L_000002630dad3230, L_000002630dad2970, L_000002630dad2830;
L_000002630da7ba40/0/16 .functor OR 1, L_000002630dad30f0, L_000002630dad46d0, L_000002630dad2b50, L_000002630dad4a90;
L_000002630da7ba40/0/20 .functor OR 1, L_000002630dad4d10, L_000002630dad28d0, L_000002630dad4c70, L_000002630dad2fb0;
L_000002630da7ba40/0/24 .functor OR 1, L_000002630dad4310, L_000002630dad4630, L_000002630dad3d70, L_000002630dad2ab0;
L_000002630da7ba40/0/28 .functor OR 1, L_000002630dad4db0, L_000002630dad43b0, L_000002630dad3730, L_000002630dad3af0;
L_000002630da7ba40/1/0 .functor OR 1, L_000002630da7ba40/0/0, L_000002630da7ba40/0/4, L_000002630da7ba40/0/8, L_000002630da7ba40/0/12;
L_000002630da7ba40/1/4 .functor OR 1, L_000002630da7ba40/0/16, L_000002630da7ba40/0/20, L_000002630da7ba40/0/24, L_000002630da7ba40/0/28;
L_000002630da7ba40 .functor NOR 1, L_000002630da7ba40/1/0, L_000002630da7ba40/1/4, C4<0>, C4<0>;
v000002630da1e2a0_0 .net *"_ivl_0", 0 0, L_000002630da7c990;  1 drivers
v000002630da1ed40_0 .net *"_ivl_101", 0 0, L_000002630dad0e90;  1 drivers
v000002630da1eac0_0 .net *"_ivl_102", 0 0, L_000002630da7cae0;  1 drivers
v000002630da1e980_0 .net *"_ivl_105", 0 0, L_000002630dad17f0;  1 drivers
v000002630da1e5c0_0 .net *"_ivl_107", 0 0, L_000002630dad0710;  1 drivers
v000002630da1ee80_0 .net *"_ivl_108", 0 0, L_000002630da7c370;  1 drivers
v000002630da1e660_0 .net *"_ivl_11", 0 0, L_000002630da59a70;  1 drivers
v000002630da200a0_0 .net *"_ivl_111", 0 0, L_000002630dad1070;  1 drivers
v000002630da1fe20_0 .net *"_ivl_113", 0 0, L_000002630dad05d0;  1 drivers
v000002630da201e0_0 .net *"_ivl_114", 0 0, L_000002630da7bc00;  1 drivers
v000002630da1ef20_0 .net *"_ivl_117", 0 0, L_000002630dad21f0;  1 drivers
v000002630da1fd80_0 .net *"_ivl_119", 0 0, L_000002630dad14d0;  1 drivers
v000002630da1ede0_0 .net *"_ivl_12", 0 0, L_000002630da7c0d0;  1 drivers
v000002630da1e8e0_0 .net *"_ivl_120", 0 0, L_000002630da7b3b0;  1 drivers
v000002630da1ea20_0 .net *"_ivl_123", 0 0, L_000002630dad2330;  1 drivers
v000002630da1df80_0 .net *"_ivl_125", 0 0, L_000002630dad1110;  1 drivers
v000002630da1e340_0 .net *"_ivl_126", 0 0, L_000002630da7b420;  1 drivers
v000002630da1e200_0 .net *"_ivl_129", 0 0, L_000002630dad1890;  1 drivers
v000002630da1e020_0 .net *"_ivl_131", 0 0, L_000002630dad0cb0;  1 drivers
v000002630da1eb60_0 .net *"_ivl_132", 0 0, L_000002630da7c140;  1 drivers
v000002630da1dee0_0 .net *"_ivl_135", 0 0, L_000002630dad0850;  1 drivers
v000002630da1f060_0 .net *"_ivl_137", 0 0, L_000002630dad0ad0;  1 drivers
v000002630da1ec00_0 .net *"_ivl_138", 0 0, L_000002630da7b9d0;  1 drivers
v000002630da1fec0_0 .net *"_ivl_141", 0 0, L_000002630dad25b0;  1 drivers
v000002630da1de40_0 .net *"_ivl_143", 0 0, L_000002630dad11b0;  1 drivers
v000002630da20280_0 .net *"_ivl_144", 0 0, L_000002630da7c3e0;  1 drivers
v000002630da1db20_0 .net *"_ivl_147", 0 0, L_000002630dad1cf0;  1 drivers
v000002630da1eca0_0 .net *"_ivl_149", 0 0, L_000002630dad1250;  1 drivers
v000002630da1e700_0 .net *"_ivl_15", 0 0, L_000002630da5a970;  1 drivers
v000002630da1e7a0_0 .net *"_ivl_150", 0 0, L_000002630da7c5a0;  1 drivers
v000002630da1e0c0_0 .net *"_ivl_153", 0 0, L_000002630dad0b70;  1 drivers
v000002630da1f240_0 .net *"_ivl_155", 0 0, L_000002630dad1390;  1 drivers
v000002630da1f9c0_0 .net *"_ivl_156", 0 0, L_000002630da7bb20;  1 drivers
v000002630da1e840_0 .net *"_ivl_159", 0 0, L_000002630dad0c10;  1 drivers
v000002630da1ff60_0 .net *"_ivl_161", 0 0, L_000002630dad1570;  1 drivers
v000002630da1efc0_0 .net *"_ivl_162", 0 0, L_000002630da7c610;  1 drivers
v000002630da1f2e0_0 .net *"_ivl_165", 0 0, L_000002630dad1610;  1 drivers
v000002630da1e160_0 .net *"_ivl_167", 0 0, L_000002630dad1930;  1 drivers
v000002630da1f380_0 .net *"_ivl_168", 0 0, L_000002630da7b5e0;  1 drivers
v000002630da1f420_0 .net *"_ivl_17", 0 0, L_000002630da59cf0;  1 drivers
v000002630da1f4c0_0 .net *"_ivl_171", 0 0, L_000002630dad23d0;  1 drivers
v000002630da1f560_0 .net *"_ivl_173", 0 0, L_000002630dad16b0;  1 drivers
v000002630da1f740_0 .net *"_ivl_174", 0 0, L_000002630da7c8b0;  1 drivers
v000002630da1f7e0_0 .net *"_ivl_177", 0 0, L_000002630dad1d90;  1 drivers
v000002630da1f880_0 .net *"_ivl_179", 0 0, L_000002630dad1f70;  1 drivers
v000002630da1f920_0 .net *"_ivl_18", 0 0, L_000002630da7bb90;  1 drivers
v000002630da1fa60_0 .net *"_ivl_180", 0 0, L_000002630da7c680;  1 drivers
v000002630da1fba0_0 .net *"_ivl_183", 0 0, L_000002630dad1750;  1 drivers
v000002630da20000_0 .net *"_ivl_185", 0 0, L_000002630dad2290;  1 drivers
v000002630da20dc0_0 .net *"_ivl_186", 0 0, L_000002630da7c6f0;  1 drivers
v000002630da21180_0 .net *"_ivl_190", 0 0, L_000002630dad1a70;  1 drivers
v000002630da20be0_0 .net *"_ivl_192", 0 0, L_000002630dad1b10;  1 drivers
v000002630da20c80_0 .net *"_ivl_194", 0 0, L_000002630dad0030;  1 drivers
v000002630da20aa0_0 .net *"_ivl_196", 0 0, L_000002630dad1c50;  1 drivers
v000002630da21220_0 .net *"_ivl_198", 0 0, L_000002630dad1e30;  1 drivers
v000002630da21540_0 .net *"_ivl_200", 0 0, L_000002630dad1ed0;  1 drivers
v000002630da212c0_0 .net *"_ivl_202", 0 0, L_000002630dad2010;  1 drivers
v000002630da20b40_0 .net *"_ivl_204", 0 0, L_000002630dad20b0;  1 drivers
v000002630da21680_0 .net *"_ivl_206", 0 0, L_000002630dad2510;  1 drivers
v000002630da21400_0 .net *"_ivl_208", 0 0, L_000002630dad2470;  1 drivers
v000002630da208c0_0 .net *"_ivl_21", 0 0, L_000002630da5aa10;  1 drivers
v000002630da21360_0 .net *"_ivl_210", 0 0, L_000002630dacff90;  1 drivers
v000002630da219a0_0 .net *"_ivl_212", 0 0, L_000002630dad00d0;  1 drivers
v000002630da20640_0 .net *"_ivl_214", 0 0, L_000002630dad0170;  1 drivers
v000002630da21720_0 .net *"_ivl_216", 0 0, L_000002630dad3870;  1 drivers
v000002630da215e0_0 .net *"_ivl_218", 0 0, L_000002630dad4b30;  1 drivers
v000002630da217c0_0 .net *"_ivl_220", 0 0, L_000002630dad3230;  1 drivers
v000002630da206e0_0 .net *"_ivl_222", 0 0, L_000002630dad2970;  1 drivers
v000002630da20780_0 .net *"_ivl_224", 0 0, L_000002630dad2830;  1 drivers
v000002630da20f00_0 .net *"_ivl_226", 0 0, L_000002630dad30f0;  1 drivers
v000002630da20960_0 .net *"_ivl_228", 0 0, L_000002630dad46d0;  1 drivers
v000002630da20820_0 .net *"_ivl_23", 0 0, L_000002630da5abf0;  1 drivers
v000002630da20a00_0 .net *"_ivl_230", 0 0, L_000002630dad2b50;  1 drivers
v000002630da20d20_0 .net *"_ivl_232", 0 0, L_000002630dad4a90;  1 drivers
v000002630da214a0_0 .net *"_ivl_234", 0 0, L_000002630dad4d10;  1 drivers
v000002630da20e60_0 .net *"_ivl_236", 0 0, L_000002630dad28d0;  1 drivers
v000002630da205a0_0 .net *"_ivl_238", 0 0, L_000002630dad4c70;  1 drivers
v000002630da20320_0 .net *"_ivl_24", 0 0, L_000002630da7b6c0;  1 drivers
v000002630da20fa0_0 .net *"_ivl_240", 0 0, L_000002630dad2fb0;  1 drivers
v000002630da21040_0 .net *"_ivl_242", 0 0, L_000002630dad4310;  1 drivers
v000002630da21860_0 .net *"_ivl_244", 0 0, L_000002630dad4630;  1 drivers
v000002630da210e0_0 .net *"_ivl_246", 0 0, L_000002630dad3d70;  1 drivers
v000002630da21900_0 .net *"_ivl_248", 0 0, L_000002630dad2ab0;  1 drivers
v000002630da203c0_0 .net *"_ivl_250", 0 0, L_000002630dad4db0;  1 drivers
v000002630da20460_0 .net *"_ivl_252", 0 0, L_000002630dad43b0;  1 drivers
v000002630da20500_0 .net *"_ivl_254", 0 0, L_000002630dad3730;  1 drivers
v000002630d943890_0 .net *"_ivl_256", 0 0, L_000002630dad3af0;  1 drivers
v000002630da22ad0_0 .net *"_ivl_27", 0 0, L_000002630da59d90;  1 drivers
v000002630da23cf0_0 .net *"_ivl_29", 0 0, L_000002630da5aab0;  1 drivers
v000002630da23930_0 .net *"_ivl_3", 0 0, L_000002630da5a8d0;  1 drivers
v000002630da22530_0 .net *"_ivl_30", 0 0, L_000002630da7b570;  1 drivers
v000002630da23430_0 .net *"_ivl_33", 0 0, L_000002630da5ab50;  1 drivers
v000002630da24290_0 .net *"_ivl_35", 0 0, L_000002630da5ac90;  1 drivers
v000002630da220d0_0 .net *"_ivl_36", 0 0, L_000002630da7bf80;  1 drivers
v000002630da23d90_0 .net *"_ivl_39", 0 0, L_000002630dad07b0;  1 drivers
v000002630da23a70_0 .net *"_ivl_41", 0 0, L_000002630dad08f0;  1 drivers
v000002630da23e30_0 .net *"_ivl_42", 0 0, L_000002630da7c300;  1 drivers
v000002630da22210_0 .net *"_ivl_45", 0 0, L_000002630dad1bb0;  1 drivers
v000002630da22350_0 .net *"_ivl_47", 0 0, L_000002630dad0530;  1 drivers
v000002630da23070_0 .net *"_ivl_48", 0 0, L_000002630da7cbc0;  1 drivers
v000002630da225d0_0 .net *"_ivl_5", 0 0, L_000002630da59750;  1 drivers
v000002630da222b0_0 .net *"_ivl_51", 0 0, L_000002630dad2150;  1 drivers
v000002630da22710_0 .net *"_ivl_53", 0 0, L_000002630dad2650;  1 drivers
v000002630da223f0_0 .net *"_ivl_54", 0 0, L_000002630da7b880;  1 drivers
v000002630da234d0_0 .net *"_ivl_57", 0 0, L_000002630dad0990;  1 drivers
v000002630da22030_0 .net *"_ivl_59", 0 0, L_000002630dad0f30;  1 drivers
v000002630da22170_0 .net *"_ivl_6", 0 0, L_000002630da7b490;  1 drivers
v000002630da21bd0_0 .net *"_ivl_60", 0 0, L_000002630da7bf10;  1 drivers
v000002630da22490_0 .net *"_ivl_63", 0 0, L_000002630dad0670;  1 drivers
v000002630da22670_0 .net *"_ivl_65", 0 0, L_000002630dad0490;  1 drivers
v000002630da23c50_0 .net *"_ivl_66", 0 0, L_000002630da7cc30;  1 drivers
v000002630da227b0_0 .net *"_ivl_69", 0 0, L_000002630dad0d50;  1 drivers
v000002630da239d0_0 .net *"_ivl_71", 0 0, L_000002630dad0210;  1 drivers
v000002630da23bb0_0 .net *"_ivl_72", 0 0, L_000002630da7b8f0;  1 drivers
v000002630da22a30_0 .net *"_ivl_75", 0 0, L_000002630dad02b0;  1 drivers
v000002630da23b10_0 .net *"_ivl_77", 0 0, L_000002630dad0350;  1 drivers
v000002630da22850_0 .net *"_ivl_78", 0 0, L_000002630da7bff0;  1 drivers
v000002630da22f30_0 .net *"_ivl_81", 0 0, L_000002630dad26f0;  1 drivers
v000002630da23570_0 .net *"_ivl_83", 0 0, L_000002630dad0fd0;  1 drivers
v000002630da24010_0 .net *"_ivl_84", 0 0, L_000002630da7c450;  1 drivers
v000002630da228f0_0 .net *"_ivl_87", 0 0, L_000002630dad0df0;  1 drivers
v000002630da21c70_0 .net *"_ivl_89", 0 0, L_000002630dad03f0;  1 drivers
v000002630da22e90_0 .net *"_ivl_9", 0 0, L_000002630da59890;  1 drivers
v000002630da22df0_0 .net *"_ivl_90", 0 0, L_000002630da7c060;  1 drivers
v000002630da241f0_0 .net *"_ivl_93", 0 0, L_000002630dad12f0;  1 drivers
v000002630da22fd0_0 .net *"_ivl_95", 0 0, L_000002630dad1430;  1 drivers
v000002630da23ed0_0 .net *"_ivl_96", 0 0, L_000002630da7b960;  1 drivers
v000002630da23110_0 .net *"_ivl_99", 0 0, L_000002630dad0a30;  1 drivers
v000002630da22990_0 .net "a", 31 0, v000002630da30d80_0;  alias, 1 drivers
v000002630da22b70_0 .net "b", 31 0, v000002630da30c40_0;  alias, 1 drivers
v000002630da21f90_0 .net "out", 0 0, L_000002630da7ba40;  alias, 1 drivers
v000002630da22c10_0 .net "temp", 31 0, L_000002630dad19d0;  1 drivers
L_000002630da5a8d0 .part v000002630da30d80_0, 0, 1;
L_000002630da59750 .part v000002630da30c40_0, 0, 1;
L_000002630da59890 .part v000002630da30d80_0, 1, 1;
L_000002630da59a70 .part v000002630da30c40_0, 1, 1;
L_000002630da5a970 .part v000002630da30d80_0, 2, 1;
L_000002630da59cf0 .part v000002630da30c40_0, 2, 1;
L_000002630da5aa10 .part v000002630da30d80_0, 3, 1;
L_000002630da5abf0 .part v000002630da30c40_0, 3, 1;
L_000002630da59d90 .part v000002630da30d80_0, 4, 1;
L_000002630da5aab0 .part v000002630da30c40_0, 4, 1;
L_000002630da5ab50 .part v000002630da30d80_0, 5, 1;
L_000002630da5ac90 .part v000002630da30c40_0, 5, 1;
L_000002630dad07b0 .part v000002630da30d80_0, 6, 1;
L_000002630dad08f0 .part v000002630da30c40_0, 6, 1;
L_000002630dad1bb0 .part v000002630da30d80_0, 7, 1;
L_000002630dad0530 .part v000002630da30c40_0, 7, 1;
L_000002630dad2150 .part v000002630da30d80_0, 8, 1;
L_000002630dad2650 .part v000002630da30c40_0, 8, 1;
L_000002630dad0990 .part v000002630da30d80_0, 9, 1;
L_000002630dad0f30 .part v000002630da30c40_0, 9, 1;
L_000002630dad0670 .part v000002630da30d80_0, 10, 1;
L_000002630dad0490 .part v000002630da30c40_0, 10, 1;
L_000002630dad0d50 .part v000002630da30d80_0, 11, 1;
L_000002630dad0210 .part v000002630da30c40_0, 11, 1;
L_000002630dad02b0 .part v000002630da30d80_0, 12, 1;
L_000002630dad0350 .part v000002630da30c40_0, 12, 1;
L_000002630dad26f0 .part v000002630da30d80_0, 13, 1;
L_000002630dad0fd0 .part v000002630da30c40_0, 13, 1;
L_000002630dad0df0 .part v000002630da30d80_0, 14, 1;
L_000002630dad03f0 .part v000002630da30c40_0, 14, 1;
L_000002630dad12f0 .part v000002630da30d80_0, 15, 1;
L_000002630dad1430 .part v000002630da30c40_0, 15, 1;
L_000002630dad0a30 .part v000002630da30d80_0, 16, 1;
L_000002630dad0e90 .part v000002630da30c40_0, 16, 1;
L_000002630dad17f0 .part v000002630da30d80_0, 17, 1;
L_000002630dad0710 .part v000002630da30c40_0, 17, 1;
L_000002630dad1070 .part v000002630da30d80_0, 18, 1;
L_000002630dad05d0 .part v000002630da30c40_0, 18, 1;
L_000002630dad21f0 .part v000002630da30d80_0, 19, 1;
L_000002630dad14d0 .part v000002630da30c40_0, 19, 1;
L_000002630dad2330 .part v000002630da30d80_0, 20, 1;
L_000002630dad1110 .part v000002630da30c40_0, 20, 1;
L_000002630dad1890 .part v000002630da30d80_0, 21, 1;
L_000002630dad0cb0 .part v000002630da30c40_0, 21, 1;
L_000002630dad0850 .part v000002630da30d80_0, 22, 1;
L_000002630dad0ad0 .part v000002630da30c40_0, 22, 1;
L_000002630dad25b0 .part v000002630da30d80_0, 23, 1;
L_000002630dad11b0 .part v000002630da30c40_0, 23, 1;
L_000002630dad1cf0 .part v000002630da30d80_0, 24, 1;
L_000002630dad1250 .part v000002630da30c40_0, 24, 1;
L_000002630dad0b70 .part v000002630da30d80_0, 25, 1;
L_000002630dad1390 .part v000002630da30c40_0, 25, 1;
L_000002630dad0c10 .part v000002630da30d80_0, 26, 1;
L_000002630dad1570 .part v000002630da30c40_0, 26, 1;
L_000002630dad1610 .part v000002630da30d80_0, 27, 1;
L_000002630dad1930 .part v000002630da30c40_0, 27, 1;
L_000002630dad23d0 .part v000002630da30d80_0, 28, 1;
L_000002630dad16b0 .part v000002630da30c40_0, 28, 1;
L_000002630dad1d90 .part v000002630da30d80_0, 29, 1;
L_000002630dad1f70 .part v000002630da30c40_0, 29, 1;
L_000002630dad1750 .part v000002630da30d80_0, 30, 1;
L_000002630dad2290 .part v000002630da30c40_0, 30, 1;
LS_000002630dad19d0_0_0 .concat8 [ 1 1 1 1], L_000002630da7c990, L_000002630da7b490, L_000002630da7c0d0, L_000002630da7bb90;
LS_000002630dad19d0_0_4 .concat8 [ 1 1 1 1], L_000002630da7b6c0, L_000002630da7b570, L_000002630da7bf80, L_000002630da7c300;
LS_000002630dad19d0_0_8 .concat8 [ 1 1 1 1], L_000002630da7cbc0, L_000002630da7b880, L_000002630da7bf10, L_000002630da7cc30;
LS_000002630dad19d0_0_12 .concat8 [ 1 1 1 1], L_000002630da7b8f0, L_000002630da7bff0, L_000002630da7c450, L_000002630da7c060;
LS_000002630dad19d0_0_16 .concat8 [ 1 1 1 1], L_000002630da7b960, L_000002630da7cae0, L_000002630da7c370, L_000002630da7bc00;
LS_000002630dad19d0_0_20 .concat8 [ 1 1 1 1], L_000002630da7b3b0, L_000002630da7b420, L_000002630da7c140, L_000002630da7b9d0;
LS_000002630dad19d0_0_24 .concat8 [ 1 1 1 1], L_000002630da7c3e0, L_000002630da7c5a0, L_000002630da7bb20, L_000002630da7c610;
LS_000002630dad19d0_0_28 .concat8 [ 1 1 1 1], L_000002630da7b5e0, L_000002630da7c8b0, L_000002630da7c680, L_000002630da7c6f0;
LS_000002630dad19d0_1_0 .concat8 [ 4 4 4 4], LS_000002630dad19d0_0_0, LS_000002630dad19d0_0_4, LS_000002630dad19d0_0_8, LS_000002630dad19d0_0_12;
LS_000002630dad19d0_1_4 .concat8 [ 4 4 4 4], LS_000002630dad19d0_0_16, LS_000002630dad19d0_0_20, LS_000002630dad19d0_0_24, LS_000002630dad19d0_0_28;
L_000002630dad19d0 .concat8 [ 16 16 0 0], LS_000002630dad19d0_1_0, LS_000002630dad19d0_1_4;
L_000002630dad1a70 .part v000002630da30d80_0, 31, 1;
L_000002630dad1b10 .part v000002630da30c40_0, 31, 1;
L_000002630dad0030 .part L_000002630dad19d0, 0, 1;
L_000002630dad1c50 .part L_000002630dad19d0, 1, 1;
L_000002630dad1e30 .part L_000002630dad19d0, 2, 1;
L_000002630dad1ed0 .part L_000002630dad19d0, 3, 1;
L_000002630dad2010 .part L_000002630dad19d0, 4, 1;
L_000002630dad20b0 .part L_000002630dad19d0, 5, 1;
L_000002630dad2510 .part L_000002630dad19d0, 6, 1;
L_000002630dad2470 .part L_000002630dad19d0, 7, 1;
L_000002630dacff90 .part L_000002630dad19d0, 8, 1;
L_000002630dad00d0 .part L_000002630dad19d0, 9, 1;
L_000002630dad0170 .part L_000002630dad19d0, 10, 1;
L_000002630dad3870 .part L_000002630dad19d0, 11, 1;
L_000002630dad4b30 .part L_000002630dad19d0, 12, 1;
L_000002630dad3230 .part L_000002630dad19d0, 13, 1;
L_000002630dad2970 .part L_000002630dad19d0, 14, 1;
L_000002630dad2830 .part L_000002630dad19d0, 15, 1;
L_000002630dad30f0 .part L_000002630dad19d0, 16, 1;
L_000002630dad46d0 .part L_000002630dad19d0, 17, 1;
L_000002630dad2b50 .part L_000002630dad19d0, 18, 1;
L_000002630dad4a90 .part L_000002630dad19d0, 19, 1;
L_000002630dad4d10 .part L_000002630dad19d0, 20, 1;
L_000002630dad28d0 .part L_000002630dad19d0, 21, 1;
L_000002630dad4c70 .part L_000002630dad19d0, 22, 1;
L_000002630dad2fb0 .part L_000002630dad19d0, 23, 1;
L_000002630dad4310 .part L_000002630dad19d0, 24, 1;
L_000002630dad4630 .part L_000002630dad19d0, 25, 1;
L_000002630dad3d70 .part L_000002630dad19d0, 26, 1;
L_000002630dad2ab0 .part L_000002630dad19d0, 27, 1;
L_000002630dad4db0 .part L_000002630dad19d0, 28, 1;
L_000002630dad43b0 .part L_000002630dad19d0, 29, 1;
L_000002630dad3730 .part L_000002630dad19d0, 30, 1;
L_000002630dad3af0 .part L_000002630dad19d0, 31, 1;
S_000002630d8102d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002630d7c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002630d9b8ef0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002630da7c840 .functor NOT 1, L_000002630da599d0, C4<0>, C4<0>, C4<0>;
v000002630da240b0_0 .net "A", 31 0, v000002630da30d80_0;  alias, 1 drivers
v000002630da22d50_0 .net "ALUOP", 3 0, v000002630da236b0_0;  alias, 1 drivers
v000002630da237f0_0 .net "B", 31 0, v000002630da30c40_0;  alias, 1 drivers
v000002630da232f0_0 .var "CF", 0 0;
v000002630da24150_0 .net "ZF", 0 0, L_000002630da7c840;  alias, 1 drivers
v000002630da23390_0 .net *"_ivl_1", 0 0, L_000002630da599d0;  1 drivers
v000002630da23890_0 .var "res", 31 0;
E_000002630d9b93b0 .event anyedge, v000002630da22d50_0, v000002630da22990_0, v000002630da22b70_0, v000002630da232f0_0;
L_000002630da599d0 .reduce/or v000002630da23890_0;
S_000002630d80d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002630d7c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002630da262f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da26328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da26360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da26398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da263d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da26408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da26440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da26478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da264b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da264e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da26520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da26558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da26590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da265c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da26600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da26638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da26670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da266a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da266e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da26718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da26750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da26788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da267c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da267f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da26830 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da236b0_0 .var "ALU_OP", 3 0;
v000002630da21d10_0 .net "opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
E_000002630d9b93f0 .event anyedge, v000002630d91d510_0;
S_000002630d80da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002630da2f840_0 .net "EX1_forward_to_B", 31 0, v000002630da30060_0;  alias, 1 drivers
v000002630da2dae0_0 .net "EX_PFC", 31 0, v000002630da2f700_0;  alias, 1 drivers
v000002630da2e300_0 .net "EX_PFC_to_IF", 31 0, L_000002630da5b550;  alias, 1 drivers
v000002630da2ec60_0 .net "alu_selA", 1 0, L_000002630da5d850;  alias, 1 drivers
v000002630da2ebc0_0 .net "alu_selB", 1 0, L_000002630da5f5b0;  alias, 1 drivers
v000002630da2d900_0 .net "ex_haz", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da2f660_0 .net "id_haz", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630da2fa20_0 .net "is_jr", 0 0, v000002630da2de00_0;  alias, 1 drivers
v000002630da2f7a0_0 .net "mem_haz", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da2f160_0 .net "oper1", 31 0, L_000002630da66c80;  alias, 1 drivers
v000002630da2ed00_0 .net "oper2", 31 0, L_000002630da7c220;  alias, 1 drivers
v000002630da2f020_0 .net "pc", 31 0, v000002630da2f8e0_0;  alias, 1 drivers
v000002630da2e620_0 .net "rs1", 31 0, v000002630da2e800_0;  alias, 1 drivers
v000002630da2dd60_0 .net "rs2_in", 31 0, v000002630da2f480_0;  alias, 1 drivers
v000002630da2f520_0 .net "rs2_out", 31 0, L_000002630da7b340;  alias, 1 drivers
v000002630da2fac0_0 .net "store_rs2_forward", 1 0, L_000002630da5ec50;  alias, 1 drivers
L_000002630da5b550 .functor MUXZ 32, v000002630da2f700_0, L_000002630da66c80, v000002630da2de00_0, C4<>;
S_000002630d7c8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002630d80da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002630d9b8ff0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002630da65860 .functor NOT 1, L_000002630da59ed0, C4<0>, C4<0>, C4<0>;
L_000002630da66580 .functor NOT 1, L_000002630da59f70, C4<0>, C4<0>, C4<0>;
L_000002630da66890 .functor NOT 1, L_000002630da5b730, C4<0>, C4<0>, C4<0>;
L_000002630da666d0 .functor NOT 1, L_000002630da59570, C4<0>, C4<0>, C4<0>;
L_000002630da65710 .functor AND 32, L_000002630da664a0, v000002630da2e800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da65780 .functor AND 32, L_000002630da655c0, L_000002630da7d1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da66740 .functor OR 32, L_000002630da65710, L_000002630da65780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da658d0 .functor AND 32, L_000002630da665f0, v000002630da1f1a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da65940 .functor OR 32, L_000002630da66740, L_000002630da658d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da66f20 .functor AND 32, L_000002630da65630, L_000002630da5b690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da66c80 .functor OR 32, L_000002630da65940, L_000002630da66f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da245b0_0 .net *"_ivl_1", 0 0, L_000002630da59ed0;  1 drivers
v000002630da24650_0 .net *"_ivl_13", 0 0, L_000002630da5b730;  1 drivers
v000002630da24830_0 .net *"_ivl_14", 0 0, L_000002630da66890;  1 drivers
v000002630da248d0_0 .net *"_ivl_19", 0 0, L_000002630da5add0;  1 drivers
v000002630da24ab0_0 .net *"_ivl_2", 0 0, L_000002630da65860;  1 drivers
v000002630da295a0_0 .net *"_ivl_23", 0 0, L_000002630da5ad30;  1 drivers
v000002630da28920_0 .net *"_ivl_27", 0 0, L_000002630da59570;  1 drivers
v000002630da28c40_0 .net *"_ivl_28", 0 0, L_000002630da666d0;  1 drivers
v000002630da282e0_0 .net *"_ivl_33", 0 0, L_000002630da5a010;  1 drivers
v000002630da28ce0_0 .net *"_ivl_37", 0 0, L_000002630da59610;  1 drivers
v000002630da28ba0_0 .net *"_ivl_40", 31 0, L_000002630da65710;  1 drivers
v000002630da29fa0_0 .net *"_ivl_42", 31 0, L_000002630da65780;  1 drivers
v000002630da28d80_0 .net *"_ivl_44", 31 0, L_000002630da66740;  1 drivers
v000002630da29a00_0 .net *"_ivl_46", 31 0, L_000002630da658d0;  1 drivers
v000002630da28e20_0 .net *"_ivl_48", 31 0, L_000002630da65940;  1 drivers
v000002630da290a0_0 .net *"_ivl_50", 31 0, L_000002630da66f20;  1 drivers
v000002630da296e0_0 .net *"_ivl_7", 0 0, L_000002630da59f70;  1 drivers
v000002630da29640_0 .net *"_ivl_8", 0 0, L_000002630da66580;  1 drivers
v000002630da29320_0 .net "ina", 31 0, v000002630da2e800_0;  alias, 1 drivers
v000002630da289c0_0 .net "inb", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da28740_0 .net "inc", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da27f20_0 .net "ind", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630da28240_0 .net "out", 31 0, L_000002630da66c80;  alias, 1 drivers
v000002630da29dc0_0 .net "s0", 31 0, L_000002630da664a0;  1 drivers
v000002630da287e0_0 .net "s1", 31 0, L_000002630da655c0;  1 drivers
v000002630da29780_0 .net "s2", 31 0, L_000002630da665f0;  1 drivers
v000002630da28600_0 .net "s3", 31 0, L_000002630da65630;  1 drivers
v000002630da27b60_0 .net "sel", 1 0, L_000002630da5d850;  alias, 1 drivers
L_000002630da59ed0 .part L_000002630da5d850, 1, 1;
LS_000002630da5b4b0_0_0 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_4 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_8 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_12 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_16 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_20 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_24 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_0_28 .concat [ 1 1 1 1], L_000002630da65860, L_000002630da65860, L_000002630da65860, L_000002630da65860;
LS_000002630da5b4b0_1_0 .concat [ 4 4 4 4], LS_000002630da5b4b0_0_0, LS_000002630da5b4b0_0_4, LS_000002630da5b4b0_0_8, LS_000002630da5b4b0_0_12;
LS_000002630da5b4b0_1_4 .concat [ 4 4 4 4], LS_000002630da5b4b0_0_16, LS_000002630da5b4b0_0_20, LS_000002630da5b4b0_0_24, LS_000002630da5b4b0_0_28;
L_000002630da5b4b0 .concat [ 16 16 0 0], LS_000002630da5b4b0_1_0, LS_000002630da5b4b0_1_4;
L_000002630da59f70 .part L_000002630da5d850, 0, 1;
LS_000002630da5ae70_0_0 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_4 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_8 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_12 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_16 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_20 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_24 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_0_28 .concat [ 1 1 1 1], L_000002630da66580, L_000002630da66580, L_000002630da66580, L_000002630da66580;
LS_000002630da5ae70_1_0 .concat [ 4 4 4 4], LS_000002630da5ae70_0_0, LS_000002630da5ae70_0_4, LS_000002630da5ae70_0_8, LS_000002630da5ae70_0_12;
LS_000002630da5ae70_1_4 .concat [ 4 4 4 4], LS_000002630da5ae70_0_16, LS_000002630da5ae70_0_20, LS_000002630da5ae70_0_24, LS_000002630da5ae70_0_28;
L_000002630da5ae70 .concat [ 16 16 0 0], LS_000002630da5ae70_1_0, LS_000002630da5ae70_1_4;
L_000002630da5b730 .part L_000002630da5d850, 1, 1;
LS_000002630da5af10_0_0 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_4 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_8 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_12 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_16 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_20 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_24 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_0_28 .concat [ 1 1 1 1], L_000002630da66890, L_000002630da66890, L_000002630da66890, L_000002630da66890;
LS_000002630da5af10_1_0 .concat [ 4 4 4 4], LS_000002630da5af10_0_0, LS_000002630da5af10_0_4, LS_000002630da5af10_0_8, LS_000002630da5af10_0_12;
LS_000002630da5af10_1_4 .concat [ 4 4 4 4], LS_000002630da5af10_0_16, LS_000002630da5af10_0_20, LS_000002630da5af10_0_24, LS_000002630da5af10_0_28;
L_000002630da5af10 .concat [ 16 16 0 0], LS_000002630da5af10_1_0, LS_000002630da5af10_1_4;
L_000002630da5add0 .part L_000002630da5d850, 0, 1;
LS_000002630da5b230_0_0 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_4 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_8 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_12 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_16 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_20 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_24 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_0_28 .concat [ 1 1 1 1], L_000002630da5add0, L_000002630da5add0, L_000002630da5add0, L_000002630da5add0;
LS_000002630da5b230_1_0 .concat [ 4 4 4 4], LS_000002630da5b230_0_0, LS_000002630da5b230_0_4, LS_000002630da5b230_0_8, LS_000002630da5b230_0_12;
LS_000002630da5b230_1_4 .concat [ 4 4 4 4], LS_000002630da5b230_0_16, LS_000002630da5b230_0_20, LS_000002630da5b230_0_24, LS_000002630da5b230_0_28;
L_000002630da5b230 .concat [ 16 16 0 0], LS_000002630da5b230_1_0, LS_000002630da5b230_1_4;
L_000002630da5ad30 .part L_000002630da5d850, 1, 1;
LS_000002630da59250_0_0 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_4 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_8 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_12 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_16 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_20 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_24 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_0_28 .concat [ 1 1 1 1], L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30, L_000002630da5ad30;
LS_000002630da59250_1_0 .concat [ 4 4 4 4], LS_000002630da59250_0_0, LS_000002630da59250_0_4, LS_000002630da59250_0_8, LS_000002630da59250_0_12;
LS_000002630da59250_1_4 .concat [ 4 4 4 4], LS_000002630da59250_0_16, LS_000002630da59250_0_20, LS_000002630da59250_0_24, LS_000002630da59250_0_28;
L_000002630da59250 .concat [ 16 16 0 0], LS_000002630da59250_1_0, LS_000002630da59250_1_4;
L_000002630da59570 .part L_000002630da5d850, 0, 1;
LS_000002630da5b7d0_0_0 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_4 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_8 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_12 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_16 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_20 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_24 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_0_28 .concat [ 1 1 1 1], L_000002630da666d0, L_000002630da666d0, L_000002630da666d0, L_000002630da666d0;
LS_000002630da5b7d0_1_0 .concat [ 4 4 4 4], LS_000002630da5b7d0_0_0, LS_000002630da5b7d0_0_4, LS_000002630da5b7d0_0_8, LS_000002630da5b7d0_0_12;
LS_000002630da5b7d0_1_4 .concat [ 4 4 4 4], LS_000002630da5b7d0_0_16, LS_000002630da5b7d0_0_20, LS_000002630da5b7d0_0_24, LS_000002630da5b7d0_0_28;
L_000002630da5b7d0 .concat [ 16 16 0 0], LS_000002630da5b7d0_1_0, LS_000002630da5b7d0_1_4;
L_000002630da5a010 .part L_000002630da5d850, 1, 1;
LS_000002630da59e30_0_0 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_4 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_8 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_12 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_16 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_20 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_24 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_0_28 .concat [ 1 1 1 1], L_000002630da5a010, L_000002630da5a010, L_000002630da5a010, L_000002630da5a010;
LS_000002630da59e30_1_0 .concat [ 4 4 4 4], LS_000002630da59e30_0_0, LS_000002630da59e30_0_4, LS_000002630da59e30_0_8, LS_000002630da59e30_0_12;
LS_000002630da59e30_1_4 .concat [ 4 4 4 4], LS_000002630da59e30_0_16, LS_000002630da59e30_0_20, LS_000002630da59e30_0_24, LS_000002630da59e30_0_28;
L_000002630da59e30 .concat [ 16 16 0 0], LS_000002630da59e30_1_0, LS_000002630da59e30_1_4;
L_000002630da59610 .part L_000002630da5d850, 0, 1;
LS_000002630da59110_0_0 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_4 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_8 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_12 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_16 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_20 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_24 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_0_28 .concat [ 1 1 1 1], L_000002630da59610, L_000002630da59610, L_000002630da59610, L_000002630da59610;
LS_000002630da59110_1_0 .concat [ 4 4 4 4], LS_000002630da59110_0_0, LS_000002630da59110_0_4, LS_000002630da59110_0_8, LS_000002630da59110_0_12;
LS_000002630da59110_1_4 .concat [ 4 4 4 4], LS_000002630da59110_0_16, LS_000002630da59110_0_20, LS_000002630da59110_0_24, LS_000002630da59110_0_28;
L_000002630da59110 .concat [ 16 16 0 0], LS_000002630da59110_1_0, LS_000002630da59110_1_4;
S_000002630d7c8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002630d7c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da664a0 .functor AND 32, L_000002630da5b4b0, L_000002630da5ae70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da24e70_0 .net "in1", 31 0, L_000002630da5b4b0;  1 drivers
v000002630da25550_0 .net "in2", 31 0, L_000002630da5ae70;  1 drivers
v000002630da25690_0 .net "out", 31 0, L_000002630da664a0;  alias, 1 drivers
S_000002630d800940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002630d7c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da655c0 .functor AND 32, L_000002630da5af10, L_000002630da5b230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da24330_0 .net "in1", 31 0, L_000002630da5af10;  1 drivers
v000002630da24510_0 .net "in2", 31 0, L_000002630da5b230;  1 drivers
v000002630da25230_0 .net "out", 31 0, L_000002630da655c0;  alias, 1 drivers
S_000002630d800ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002630d7c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da665f0 .functor AND 32, L_000002630da59250, L_000002630da5b7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da252d0_0 .net "in1", 31 0, L_000002630da59250;  1 drivers
v000002630da24970_0 .net "in2", 31 0, L_000002630da5b7d0;  1 drivers
v000002630da255f0_0 .net "out", 31 0, L_000002630da665f0;  alias, 1 drivers
S_000002630da273b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002630d7c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da65630 .functor AND 32, L_000002630da59e30, L_000002630da59110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da25730_0 .net "in1", 31 0, L_000002630da59e30;  1 drivers
v000002630da243d0_0 .net "in2", 31 0, L_000002630da59110;  1 drivers
v000002630da24470_0 .net "out", 31 0, L_000002630da65630;  alias, 1 drivers
S_000002630da276d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002630d80da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002630d9b8c30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002630da66cf0 .functor NOT 1, L_000002630da5a330, C4<0>, C4<0>, C4<0>;
L_000002630da66eb0 .functor NOT 1, L_000002630da5a0b0, C4<0>, C4<0>, C4<0>;
L_000002630da66d60 .functor NOT 1, L_000002630da592f0, C4<0>, C4<0>, C4<0>;
L_000002630d998790 .functor NOT 1, L_000002630da5b5f0, C4<0>, C4<0>, C4<0>;
L_000002630da7be30 .functor AND 32, L_000002630da66e40, v000002630da30060_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7b730 .functor AND 32, L_000002630da66f90, L_000002630da7d1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7bea0 .functor OR 32, L_000002630da7be30, L_000002630da7b730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da7b500 .functor AND 32, L_000002630da66dd0, v000002630da1f1a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7c4c0 .functor OR 32, L_000002630da7bea0, L_000002630da7b500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da7ce60 .functor AND 32, L_000002630da7b7a0, L_000002630da5b690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7c220 .functor OR 32, L_000002630da7c4c0, L_000002630da7ce60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da29be0_0 .net *"_ivl_1", 0 0, L_000002630da5a330;  1 drivers
v000002630da2a040_0 .net *"_ivl_13", 0 0, L_000002630da592f0;  1 drivers
v000002630da298c0_0 .net *"_ivl_14", 0 0, L_000002630da66d60;  1 drivers
v000002630da29960_0 .net *"_ivl_19", 0 0, L_000002630da5a3d0;  1 drivers
v000002630da29140_0 .net *"_ivl_2", 0 0, L_000002630da66cf0;  1 drivers
v000002630da28ec0_0 .net *"_ivl_23", 0 0, L_000002630da59bb0;  1 drivers
v000002630da27d40_0 .net *"_ivl_27", 0 0, L_000002630da5b5f0;  1 drivers
v000002630da28060_0 .net *"_ivl_28", 0 0, L_000002630d998790;  1 drivers
v000002630da28380_0 .net *"_ivl_33", 0 0, L_000002630da5b050;  1 drivers
v000002630da27de0_0 .net *"_ivl_37", 0 0, L_000002630da5b2d0;  1 drivers
v000002630da28f60_0 .net *"_ivl_40", 31 0, L_000002630da7be30;  1 drivers
v000002630da27ca0_0 .net *"_ivl_42", 31 0, L_000002630da7b730;  1 drivers
v000002630da29000_0 .net *"_ivl_44", 31 0, L_000002630da7bea0;  1 drivers
v000002630da291e0_0 .net *"_ivl_46", 31 0, L_000002630da7b500;  1 drivers
v000002630da29b40_0 .net *"_ivl_48", 31 0, L_000002630da7c4c0;  1 drivers
v000002630da27e80_0 .net *"_ivl_50", 31 0, L_000002630da7ce60;  1 drivers
v000002630da278e0_0 .net *"_ivl_7", 0 0, L_000002630da5a0b0;  1 drivers
v000002630da29c80_0 .net *"_ivl_8", 0 0, L_000002630da66eb0;  1 drivers
v000002630da27980_0 .net "ina", 31 0, v000002630da30060_0;  alias, 1 drivers
v000002630da29d20_0 .net "inb", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da27fc0_0 .net "inc", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da28420_0 .net "ind", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630da29280_0 .net "out", 31 0, L_000002630da7c220;  alias, 1 drivers
v000002630da29aa0_0 .net "s0", 31 0, L_000002630da66e40;  1 drivers
v000002630da284c0_0 .net "s1", 31 0, L_000002630da66f90;  1 drivers
v000002630da27a20_0 .net "s2", 31 0, L_000002630da66dd0;  1 drivers
v000002630da293c0_0 .net "s3", 31 0, L_000002630da7b7a0;  1 drivers
v000002630da29500_0 .net "sel", 1 0, L_000002630da5f5b0;  alias, 1 drivers
L_000002630da5a330 .part L_000002630da5f5b0, 1, 1;
LS_000002630da5a510_0_0 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_4 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_8 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_12 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_16 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_20 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_24 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_0_28 .concat [ 1 1 1 1], L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0, L_000002630da66cf0;
LS_000002630da5a510_1_0 .concat [ 4 4 4 4], LS_000002630da5a510_0_0, LS_000002630da5a510_0_4, LS_000002630da5a510_0_8, LS_000002630da5a510_0_12;
LS_000002630da5a510_1_4 .concat [ 4 4 4 4], LS_000002630da5a510_0_16, LS_000002630da5a510_0_20, LS_000002630da5a510_0_24, LS_000002630da5a510_0_28;
L_000002630da5a510 .concat [ 16 16 0 0], LS_000002630da5a510_1_0, LS_000002630da5a510_1_4;
L_000002630da5a0b0 .part L_000002630da5f5b0, 0, 1;
LS_000002630da5a150_0_0 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_4 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_8 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_12 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_16 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_20 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_24 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_0_28 .concat [ 1 1 1 1], L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0, L_000002630da66eb0;
LS_000002630da5a150_1_0 .concat [ 4 4 4 4], LS_000002630da5a150_0_0, LS_000002630da5a150_0_4, LS_000002630da5a150_0_8, LS_000002630da5a150_0_12;
LS_000002630da5a150_1_4 .concat [ 4 4 4 4], LS_000002630da5a150_0_16, LS_000002630da5a150_0_20, LS_000002630da5a150_0_24, LS_000002630da5a150_0_28;
L_000002630da5a150 .concat [ 16 16 0 0], LS_000002630da5a150_1_0, LS_000002630da5a150_1_4;
L_000002630da592f0 .part L_000002630da5f5b0, 1, 1;
LS_000002630da5b370_0_0 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_4 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_8 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_12 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_16 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_20 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_24 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_0_28 .concat [ 1 1 1 1], L_000002630da66d60, L_000002630da66d60, L_000002630da66d60, L_000002630da66d60;
LS_000002630da5b370_1_0 .concat [ 4 4 4 4], LS_000002630da5b370_0_0, LS_000002630da5b370_0_4, LS_000002630da5b370_0_8, LS_000002630da5b370_0_12;
LS_000002630da5b370_1_4 .concat [ 4 4 4 4], LS_000002630da5b370_0_16, LS_000002630da5b370_0_20, LS_000002630da5b370_0_24, LS_000002630da5b370_0_28;
L_000002630da5b370 .concat [ 16 16 0 0], LS_000002630da5b370_1_0, LS_000002630da5b370_1_4;
L_000002630da5a3d0 .part L_000002630da5f5b0, 0, 1;
LS_000002630da5afb0_0_0 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_4 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_8 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_12 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_16 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_20 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_24 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_0_28 .concat [ 1 1 1 1], L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0, L_000002630da5a3d0;
LS_000002630da5afb0_1_0 .concat [ 4 4 4 4], LS_000002630da5afb0_0_0, LS_000002630da5afb0_0_4, LS_000002630da5afb0_0_8, LS_000002630da5afb0_0_12;
LS_000002630da5afb0_1_4 .concat [ 4 4 4 4], LS_000002630da5afb0_0_16, LS_000002630da5afb0_0_20, LS_000002630da5afb0_0_24, LS_000002630da5afb0_0_28;
L_000002630da5afb0 .concat [ 16 16 0 0], LS_000002630da5afb0_1_0, LS_000002630da5afb0_1_4;
L_000002630da59bb0 .part L_000002630da5f5b0, 1, 1;
LS_000002630da5a6f0_0_0 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_4 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_8 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_12 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_16 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_20 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_24 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_0_28 .concat [ 1 1 1 1], L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0, L_000002630da59bb0;
LS_000002630da5a6f0_1_0 .concat [ 4 4 4 4], LS_000002630da5a6f0_0_0, LS_000002630da5a6f0_0_4, LS_000002630da5a6f0_0_8, LS_000002630da5a6f0_0_12;
LS_000002630da5a6f0_1_4 .concat [ 4 4 4 4], LS_000002630da5a6f0_0_16, LS_000002630da5a6f0_0_20, LS_000002630da5a6f0_0_24, LS_000002630da5a6f0_0_28;
L_000002630da5a6f0 .concat [ 16 16 0 0], LS_000002630da5a6f0_1_0, LS_000002630da5a6f0_1_4;
L_000002630da5b5f0 .part L_000002630da5f5b0, 0, 1;
LS_000002630da5a5b0_0_0 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_4 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_8 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_12 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_16 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_20 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_24 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_0_28 .concat [ 1 1 1 1], L_000002630d998790, L_000002630d998790, L_000002630d998790, L_000002630d998790;
LS_000002630da5a5b0_1_0 .concat [ 4 4 4 4], LS_000002630da5a5b0_0_0, LS_000002630da5a5b0_0_4, LS_000002630da5a5b0_0_8, LS_000002630da5a5b0_0_12;
LS_000002630da5a5b0_1_4 .concat [ 4 4 4 4], LS_000002630da5a5b0_0_16, LS_000002630da5a5b0_0_20, LS_000002630da5a5b0_0_24, LS_000002630da5a5b0_0_28;
L_000002630da5a5b0 .concat [ 16 16 0 0], LS_000002630da5a5b0_1_0, LS_000002630da5a5b0_1_4;
L_000002630da5b050 .part L_000002630da5f5b0, 1, 1;
LS_000002630da5a290_0_0 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_4 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_8 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_12 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_16 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_20 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_24 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_0_28 .concat [ 1 1 1 1], L_000002630da5b050, L_000002630da5b050, L_000002630da5b050, L_000002630da5b050;
LS_000002630da5a290_1_0 .concat [ 4 4 4 4], LS_000002630da5a290_0_0, LS_000002630da5a290_0_4, LS_000002630da5a290_0_8, LS_000002630da5a290_0_12;
LS_000002630da5a290_1_4 .concat [ 4 4 4 4], LS_000002630da5a290_0_16, LS_000002630da5a290_0_20, LS_000002630da5a290_0_24, LS_000002630da5a290_0_28;
L_000002630da5a290 .concat [ 16 16 0 0], LS_000002630da5a290_1_0, LS_000002630da5a290_1_4;
L_000002630da5b2d0 .part L_000002630da5f5b0, 0, 1;
LS_000002630da5b0f0_0_0 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_4 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_8 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_12 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_16 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_20 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_24 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_0_28 .concat [ 1 1 1 1], L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0, L_000002630da5b2d0;
LS_000002630da5b0f0_1_0 .concat [ 4 4 4 4], LS_000002630da5b0f0_0_0, LS_000002630da5b0f0_0_4, LS_000002630da5b0f0_0_8, LS_000002630da5b0f0_0_12;
LS_000002630da5b0f0_1_4 .concat [ 4 4 4 4], LS_000002630da5b0f0_0_16, LS_000002630da5b0f0_0_20, LS_000002630da5b0f0_0_24, LS_000002630da5b0f0_0_28;
L_000002630da5b0f0 .concat [ 16 16 0 0], LS_000002630da5b0f0_1_0, LS_000002630da5b0f0_1_4;
S_000002630da27540 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002630da276d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da66e40 .functor AND 32, L_000002630da5a510, L_000002630da5a150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da28880_0 .net "in1", 31 0, L_000002630da5a510;  1 drivers
v000002630da28100_0 .net "in2", 31 0, L_000002630da5a150;  1 drivers
v000002630da28b00_0 .net "out", 31 0, L_000002630da66e40;  alias, 1 drivers
S_000002630da26d70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002630da276d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da66f90 .functor AND 32, L_000002630da5b370, L_000002630da5afb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da286a0_0 .net "in1", 31 0, L_000002630da5b370;  1 drivers
v000002630da29460_0 .net "in2", 31 0, L_000002630da5afb0;  1 drivers
v000002630da29e60_0 .net "out", 31 0, L_000002630da66f90;  alias, 1 drivers
S_000002630da26a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002630da276d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da66dd0 .functor AND 32, L_000002630da5a6f0, L_000002630da5a5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da27c00_0 .net "in1", 31 0, L_000002630da5a6f0;  1 drivers
v000002630da29820_0 .net "in2", 31 0, L_000002630da5a5b0;  1 drivers
v000002630da29f00_0 .net "out", 31 0, L_000002630da66dd0;  alias, 1 drivers
S_000002630da26be0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002630da276d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da7b7a0 .functor AND 32, L_000002630da5a290, L_000002630da5b0f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da28560_0 .net "in1", 31 0, L_000002630da5a290;  1 drivers
v000002630da28a60_0 .net "in2", 31 0, L_000002630da5b0f0;  1 drivers
v000002630da281a0_0 .net "out", 31 0, L_000002630da7b7a0;  alias, 1 drivers
S_000002630da26f00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002630d80da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002630d9b9770 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002630da7cd80 .functor NOT 1, L_000002630da5a650, C4<0>, C4<0>, C4<0>;
L_000002630da7c920 .functor NOT 1, L_000002630da591b0, C4<0>, C4<0>, C4<0>;
L_000002630da7cdf0 .functor NOT 1, L_000002630da5b190, C4<0>, C4<0>, C4<0>;
L_000002630da7cd10 .functor NOT 1, L_000002630da5b410, C4<0>, C4<0>, C4<0>;
L_000002630da7cca0 .functor AND 32, L_000002630da7b650, v000002630da2f480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7bdc0 .functor AND 32, L_000002630da7bc70, L_000002630da7d1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7c290 .functor OR 32, L_000002630da7cca0, L_000002630da7bdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da7c530 .functor AND 32, L_000002630da7bce0, v000002630da1f1a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7ced0 .functor OR 32, L_000002630da7c290, L_000002630da7c530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da7b810 .functor AND 32, L_000002630da7c1b0, L_000002630da5b690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7b340 .functor OR 32, L_000002630da7ced0, L_000002630da7b810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da2aae0_0 .net *"_ivl_1", 0 0, L_000002630da5a650;  1 drivers
v000002630da2ab80_0 .net *"_ivl_13", 0 0, L_000002630da5b190;  1 drivers
v000002630da2a180_0 .net *"_ivl_14", 0 0, L_000002630da7cdf0;  1 drivers
v000002630da2a2c0_0 .net *"_ivl_19", 0 0, L_000002630da59070;  1 drivers
v000002630da2b1c0_0 .net *"_ivl_2", 0 0, L_000002630da7cd80;  1 drivers
v000002630da2b760_0 .net *"_ivl_23", 0 0, L_000002630da59b10;  1 drivers
v000002630da2a400_0 .net *"_ivl_27", 0 0, L_000002630da5b410;  1 drivers
v000002630da2b440_0 .net *"_ivl_28", 0 0, L_000002630da7cd10;  1 drivers
v000002630da2b300_0 .net *"_ivl_33", 0 0, L_000002630da597f0;  1 drivers
v000002630da2a220_0 .net *"_ivl_37", 0 0, L_000002630da5a790;  1 drivers
v000002630da2ac20_0 .net *"_ivl_40", 31 0, L_000002630da7cca0;  1 drivers
v000002630da2b6c0_0 .net *"_ivl_42", 31 0, L_000002630da7bdc0;  1 drivers
v000002630da2ad60_0 .net *"_ivl_44", 31 0, L_000002630da7c290;  1 drivers
v000002630da2aea0_0 .net *"_ivl_46", 31 0, L_000002630da7c530;  1 drivers
v000002630da2b080_0 .net *"_ivl_48", 31 0, L_000002630da7ced0;  1 drivers
v000002630da2b120_0 .net *"_ivl_50", 31 0, L_000002630da7b810;  1 drivers
v000002630da2a360_0 .net *"_ivl_7", 0 0, L_000002630da591b0;  1 drivers
v000002630da2b620_0 .net *"_ivl_8", 0 0, L_000002630da7c920;  1 drivers
v000002630da2b3a0_0 .net "ina", 31 0, v000002630da2f480_0;  alias, 1 drivers
v000002630da2a540_0 .net "inb", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da2a0e0_0 .net "inc", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da2b4e0_0 .net "ind", 31 0, L_000002630da5b690;  alias, 1 drivers
v000002630da2a5e0_0 .net "out", 31 0, L_000002630da7b340;  alias, 1 drivers
v000002630da2b580_0 .net "s0", 31 0, L_000002630da7b650;  1 drivers
v000002630da2a680_0 .net "s1", 31 0, L_000002630da7bc70;  1 drivers
v000002630da2a720_0 .net "s2", 31 0, L_000002630da7bce0;  1 drivers
v000002630da2e940_0 .net "s3", 31 0, L_000002630da7c1b0;  1 drivers
v000002630da2f5c0_0 .net "sel", 1 0, L_000002630da5ec50;  alias, 1 drivers
L_000002630da5a650 .part L_000002630da5ec50, 1, 1;
LS_000002630da59930_0_0 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_4 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_8 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_12 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_16 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_20 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_24 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_0_28 .concat [ 1 1 1 1], L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80, L_000002630da7cd80;
LS_000002630da59930_1_0 .concat [ 4 4 4 4], LS_000002630da59930_0_0, LS_000002630da59930_0_4, LS_000002630da59930_0_8, LS_000002630da59930_0_12;
LS_000002630da59930_1_4 .concat [ 4 4 4 4], LS_000002630da59930_0_16, LS_000002630da59930_0_20, LS_000002630da59930_0_24, LS_000002630da59930_0_28;
L_000002630da59930 .concat [ 16 16 0 0], LS_000002630da59930_1_0, LS_000002630da59930_1_4;
L_000002630da591b0 .part L_000002630da5ec50, 0, 1;
LS_000002630da5a1f0_0_0 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_4 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_8 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_12 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_16 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_20 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_24 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_0_28 .concat [ 1 1 1 1], L_000002630da7c920, L_000002630da7c920, L_000002630da7c920, L_000002630da7c920;
LS_000002630da5a1f0_1_0 .concat [ 4 4 4 4], LS_000002630da5a1f0_0_0, LS_000002630da5a1f0_0_4, LS_000002630da5a1f0_0_8, LS_000002630da5a1f0_0_12;
LS_000002630da5a1f0_1_4 .concat [ 4 4 4 4], LS_000002630da5a1f0_0_16, LS_000002630da5a1f0_0_20, LS_000002630da5a1f0_0_24, LS_000002630da5a1f0_0_28;
L_000002630da5a1f0 .concat [ 16 16 0 0], LS_000002630da5a1f0_1_0, LS_000002630da5a1f0_1_4;
L_000002630da5b190 .part L_000002630da5ec50, 1, 1;
LS_000002630da596b0_0_0 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_4 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_8 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_12 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_16 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_20 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_24 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_0_28 .concat [ 1 1 1 1], L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0, L_000002630da7cdf0;
LS_000002630da596b0_1_0 .concat [ 4 4 4 4], LS_000002630da596b0_0_0, LS_000002630da596b0_0_4, LS_000002630da596b0_0_8, LS_000002630da596b0_0_12;
LS_000002630da596b0_1_4 .concat [ 4 4 4 4], LS_000002630da596b0_0_16, LS_000002630da596b0_0_20, LS_000002630da596b0_0_24, LS_000002630da596b0_0_28;
L_000002630da596b0 .concat [ 16 16 0 0], LS_000002630da596b0_1_0, LS_000002630da596b0_1_4;
L_000002630da59070 .part L_000002630da5ec50, 0, 1;
LS_000002630da59390_0_0 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_4 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_8 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_12 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_16 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_20 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_24 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_0_28 .concat [ 1 1 1 1], L_000002630da59070, L_000002630da59070, L_000002630da59070, L_000002630da59070;
LS_000002630da59390_1_0 .concat [ 4 4 4 4], LS_000002630da59390_0_0, LS_000002630da59390_0_4, LS_000002630da59390_0_8, LS_000002630da59390_0_12;
LS_000002630da59390_1_4 .concat [ 4 4 4 4], LS_000002630da59390_0_16, LS_000002630da59390_0_20, LS_000002630da59390_0_24, LS_000002630da59390_0_28;
L_000002630da59390 .concat [ 16 16 0 0], LS_000002630da59390_1_0, LS_000002630da59390_1_4;
L_000002630da59b10 .part L_000002630da5ec50, 1, 1;
LS_000002630da5a470_0_0 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_4 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_8 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_12 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_16 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_20 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_24 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_0_28 .concat [ 1 1 1 1], L_000002630da59b10, L_000002630da59b10, L_000002630da59b10, L_000002630da59b10;
LS_000002630da5a470_1_0 .concat [ 4 4 4 4], LS_000002630da5a470_0_0, LS_000002630da5a470_0_4, LS_000002630da5a470_0_8, LS_000002630da5a470_0_12;
LS_000002630da5a470_1_4 .concat [ 4 4 4 4], LS_000002630da5a470_0_16, LS_000002630da5a470_0_20, LS_000002630da5a470_0_24, LS_000002630da5a470_0_28;
L_000002630da5a470 .concat [ 16 16 0 0], LS_000002630da5a470_1_0, LS_000002630da5a470_1_4;
L_000002630da5b410 .part L_000002630da5ec50, 0, 1;
LS_000002630da59c50_0_0 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_4 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_8 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_12 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_16 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_20 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_24 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_0_28 .concat [ 1 1 1 1], L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10, L_000002630da7cd10;
LS_000002630da59c50_1_0 .concat [ 4 4 4 4], LS_000002630da59c50_0_0, LS_000002630da59c50_0_4, LS_000002630da59c50_0_8, LS_000002630da59c50_0_12;
LS_000002630da59c50_1_4 .concat [ 4 4 4 4], LS_000002630da59c50_0_16, LS_000002630da59c50_0_20, LS_000002630da59c50_0_24, LS_000002630da59c50_0_28;
L_000002630da59c50 .concat [ 16 16 0 0], LS_000002630da59c50_1_0, LS_000002630da59c50_1_4;
L_000002630da597f0 .part L_000002630da5ec50, 1, 1;
LS_000002630da59430_0_0 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_4 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_8 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_12 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_16 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_20 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_24 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_0_28 .concat [ 1 1 1 1], L_000002630da597f0, L_000002630da597f0, L_000002630da597f0, L_000002630da597f0;
LS_000002630da59430_1_0 .concat [ 4 4 4 4], LS_000002630da59430_0_0, LS_000002630da59430_0_4, LS_000002630da59430_0_8, LS_000002630da59430_0_12;
LS_000002630da59430_1_4 .concat [ 4 4 4 4], LS_000002630da59430_0_16, LS_000002630da59430_0_20, LS_000002630da59430_0_24, LS_000002630da59430_0_28;
L_000002630da59430 .concat [ 16 16 0 0], LS_000002630da59430_1_0, LS_000002630da59430_1_4;
L_000002630da5a790 .part L_000002630da5ec50, 0, 1;
LS_000002630da5a830_0_0 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_4 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_8 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_12 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_16 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_20 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_24 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_0_28 .concat [ 1 1 1 1], L_000002630da5a790, L_000002630da5a790, L_000002630da5a790, L_000002630da5a790;
LS_000002630da5a830_1_0 .concat [ 4 4 4 4], LS_000002630da5a830_0_0, LS_000002630da5a830_0_4, LS_000002630da5a830_0_8, LS_000002630da5a830_0_12;
LS_000002630da5a830_1_4 .concat [ 4 4 4 4], LS_000002630da5a830_0_16, LS_000002630da5a830_0_20, LS_000002630da5a830_0_24, LS_000002630da5a830_0_28;
L_000002630da5a830 .concat [ 16 16 0 0], LS_000002630da5a830_1_0, LS_000002630da5a830_1_4;
S_000002630da268c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002630da26f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da7b650 .functor AND 32, L_000002630da59930, L_000002630da5a1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da27ac0_0 .net "in1", 31 0, L_000002630da59930;  1 drivers
v000002630da2a4a0_0 .net "in2", 31 0, L_000002630da5a1f0;  1 drivers
v000002630da2b260_0 .net "out", 31 0, L_000002630da7b650;  alias, 1 drivers
S_000002630da27090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002630da26f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da7bc70 .functor AND 32, L_000002630da596b0, L_000002630da59390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da2a7c0_0 .net "in1", 31 0, L_000002630da596b0;  1 drivers
v000002630da2ae00_0 .net "in2", 31 0, L_000002630da59390;  1 drivers
v000002630da2acc0_0 .net "out", 31 0, L_000002630da7bc70;  alias, 1 drivers
S_000002630da27220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002630da26f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da7bce0 .functor AND 32, L_000002630da5a470, L_000002630da59c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da2a9a0_0 .net "in1", 31 0, L_000002630da5a470;  1 drivers
v000002630da2a900_0 .net "in2", 31 0, L_000002630da59c50;  1 drivers
v000002630da2af40_0 .net "out", 31 0, L_000002630da7bce0;  alias, 1 drivers
S_000002630da2c560 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002630da26f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002630da7c1b0 .functor AND 32, L_000002630da59430, L_000002630da5a830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002630da2afe0_0 .net "in1", 31 0, L_000002630da59430;  1 drivers
v000002630da2aa40_0 .net "in2", 31 0, L_000002630da5a830;  1 drivers
v000002630da2a860_0 .net "out", 31 0, L_000002630da7c1b0;  alias, 1 drivers
S_000002630da2d690 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002630da318b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da318e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da31920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da31958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da31990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da319c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da31a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da31a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da31a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da31aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da31ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da31b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da31b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da31b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da31bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da31bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da31c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da31c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da31ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da31cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da31d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da31d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da31d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da31db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da31df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da2f8e0_0 .var "EX1_PC", 31 0;
v000002630da2f700_0 .var "EX1_PFC", 31 0;
v000002630da30060_0 .var "EX1_forward_to_B", 31 0;
v000002630da2db80_0 .var "EX1_is_beq", 0 0;
v000002630da2fb60_0 .var "EX1_is_bne", 0 0;
v000002630da2f980_0 .var "EX1_is_jal", 0 0;
v000002630da2de00_0 .var "EX1_is_jr", 0 0;
v000002630da2dc20_0 .var "EX1_is_oper2_immed", 0 0;
v000002630da2dfe0_0 .var "EX1_memread", 0 0;
v000002630da2e120_0 .var "EX1_memwrite", 0 0;
v000002630da2f200_0 .var "EX1_opcode", 11 0;
v000002630da2ffc0_0 .var "EX1_predicted", 0 0;
v000002630da2f0c0_0 .var "EX1_rd_ind", 4 0;
v000002630da2ee40_0 .var "EX1_rd_indzero", 0 0;
v000002630da2e4e0_0 .var "EX1_regwrite", 0 0;
v000002630da2e800_0 .var "EX1_rs1", 31 0;
v000002630da2e6c0_0 .var "EX1_rs1_ind", 4 0;
v000002630da2f480_0 .var "EX1_rs2", 31 0;
v000002630da2dea0_0 .var "EX1_rs2_ind", 4 0;
v000002630da2d9a0_0 .net "FLUSH", 0 0, v000002630da34df0_0;  alias, 1 drivers
v000002630da2fde0_0 .net "ID_PC", 31 0, v000002630da33f90_0;  alias, 1 drivers
v000002630da2fc00_0 .net "ID_PFC_to_EX", 31 0, L_000002630da5f470;  alias, 1 drivers
v000002630da2ff20_0 .net "ID_forward_to_B", 31 0, L_000002630da5fab0;  alias, 1 drivers
v000002630da2dcc0_0 .net "ID_is_beq", 0 0, L_000002630da60730;  alias, 1 drivers
v000002630da2fca0_0 .net "ID_is_bne", 0 0, L_000002630da5ecf0;  alias, 1 drivers
v000002630da2fd40_0 .net "ID_is_jal", 0 0, L_000002630da60870;  alias, 1 drivers
v000002630da2e9e0_0 .net "ID_is_jr", 0 0, L_000002630da5ed90;  alias, 1 drivers
v000002630da2fe80_0 .net "ID_is_oper2_immed", 0 0, L_000002630da66510;  alias, 1 drivers
v000002630da2e080_0 .net "ID_memread", 0 0, L_000002630da60d70;  alias, 1 drivers
v000002630da2da40_0 .net "ID_memwrite", 0 0, L_000002630da60910;  alias, 1 drivers
v000002630da2e8a0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
v000002630da2eda0_0 .net "ID_predicted", 0 0, v000002630da370f0_0;  alias, 1 drivers
v000002630da2df40_0 .net "ID_rd_ind", 4 0, v000002630da49ae0_0;  alias, 1 drivers
v000002630da2e1c0_0 .net "ID_rd_indzero", 0 0, L_000002630da60a50;  1 drivers
v000002630da2ea80_0 .net "ID_regwrite", 0 0, L_000002630da60eb0;  alias, 1 drivers
v000002630da2e260_0 .net "ID_rs1", 31 0, v000002630da3a250_0;  alias, 1 drivers
v000002630da2e3a0_0 .net "ID_rs1_ind", 4 0, v000002630da49540_0;  alias, 1 drivers
v000002630da2e440_0 .net "ID_rs2", 31 0, v000002630da3a2f0_0;  alias, 1 drivers
v000002630da2e580_0 .net "ID_rs2_ind", 4 0, v000002630da4b7a0_0;  alias, 1 drivers
v000002630da2e760_0 .net "clk", 0 0, L_000002630da652b0;  1 drivers
v000002630da2eb20_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9b9170 .event posedge, v000002630da20140_0, v000002630da2e760_0;
S_000002630da2d370 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002630da31e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da31e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da31ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da31ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da31f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da31f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da31f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da31fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da31ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da32028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da32060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da32098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da320d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da32108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da32140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da32178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da321b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da321e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da32220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da32258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da32290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da322c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da32300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da32338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da32370 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da2eee0_0 .net "EX1_ALU_OPER1", 31 0, L_000002630da66c80;  alias, 1 drivers
v000002630da2ef80_0 .net "EX1_ALU_OPER2", 31 0, L_000002630da7c220;  alias, 1 drivers
v000002630da2f2a0_0 .net "EX1_PC", 31 0, v000002630da2f8e0_0;  alias, 1 drivers
v000002630da2f340_0 .net "EX1_PFC_to_IF", 31 0, L_000002630da5b550;  alias, 1 drivers
v000002630da2f3e0_0 .net "EX1_forward_to_B", 31 0, v000002630da30060_0;  alias, 1 drivers
v000002630da301a0_0 .net "EX1_is_beq", 0 0, v000002630da2db80_0;  alias, 1 drivers
v000002630da311e0_0 .net "EX1_is_bne", 0 0, v000002630da2fb60_0;  alias, 1 drivers
v000002630da302e0_0 .net "EX1_is_jal", 0 0, v000002630da2f980_0;  alias, 1 drivers
v000002630da31280_0 .net "EX1_is_jr", 0 0, v000002630da2de00_0;  alias, 1 drivers
v000002630da304c0_0 .net "EX1_is_oper2_immed", 0 0, v000002630da2dc20_0;  alias, 1 drivers
v000002630da31780_0 .net "EX1_memread", 0 0, v000002630da2dfe0_0;  alias, 1 drivers
v000002630da30380_0 .net "EX1_memwrite", 0 0, v000002630da2e120_0;  alias, 1 drivers
v000002630da30240_0 .net "EX1_opcode", 11 0, v000002630da2f200_0;  alias, 1 drivers
v000002630da30a60_0 .net "EX1_predicted", 0 0, v000002630da2ffc0_0;  alias, 1 drivers
v000002630da31320_0 .net "EX1_rd_ind", 4 0, v000002630da2f0c0_0;  alias, 1 drivers
v000002630da31460_0 .net "EX1_rd_indzero", 0 0, v000002630da2ee40_0;  alias, 1 drivers
v000002630da30920_0 .net "EX1_regwrite", 0 0, v000002630da2e4e0_0;  alias, 1 drivers
v000002630da30f60_0 .net "EX1_rs1", 31 0, v000002630da2e800_0;  alias, 1 drivers
v000002630da316e0_0 .net "EX1_rs1_ind", 4 0, v000002630da2e6c0_0;  alias, 1 drivers
v000002630da30b00_0 .net "EX1_rs2_ind", 4 0, v000002630da2dea0_0;  alias, 1 drivers
v000002630da30e20_0 .net "EX1_rs2_out", 31 0, L_000002630da7b340;  alias, 1 drivers
v000002630da30d80_0 .var "EX2_ALU_OPER1", 31 0;
v000002630da30c40_0 .var "EX2_ALU_OPER2", 31 0;
v000002630da30420_0 .var "EX2_PC", 31 0;
v000002630da313c0_0 .var "EX2_PFC_to_IF", 31 0;
v000002630da30ec0_0 .var "EX2_forward_to_B", 31 0;
v000002630da31640_0 .var "EX2_is_beq", 0 0;
v000002630da30100_0 .var "EX2_is_bne", 0 0;
v000002630da30560_0 .var "EX2_is_jal", 0 0;
v000002630da31500_0 .var "EX2_is_jr", 0 0;
v000002630da30880_0 .var "EX2_is_oper2_immed", 0 0;
v000002630da30600_0 .var "EX2_memread", 0 0;
v000002630da31000_0 .var "EX2_memwrite", 0 0;
v000002630da310a0_0 .var "EX2_opcode", 11 0;
v000002630da306a0_0 .var "EX2_predicted", 0 0;
v000002630da315a0_0 .var "EX2_rd_ind", 4 0;
v000002630da30740_0 .var "EX2_rd_indzero", 0 0;
v000002630da30ba0_0 .var "EX2_regwrite", 0 0;
v000002630da307e0_0 .var "EX2_rs1", 31 0;
v000002630da309c0_0 .var "EX2_rs1_ind", 4 0;
v000002630da30ce0_0 .var "EX2_rs2_ind", 4 0;
v000002630da31140_0 .var "EX2_rs2_out", 31 0;
v000002630da34f30_0 .net "FLUSH", 0 0, v000002630da36010_0;  alias, 1 drivers
v000002630da37190_0 .net "clk", 0 0, L_000002630da7bd50;  1 drivers
v000002630da36830_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9b9230 .event posedge, v000002630da20140_0, v000002630da37190_0;
S_000002630da2ba70 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002630da3a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da3a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da3a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da3a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da3a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da3a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da3a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da3a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da3a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da3a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da3a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da3a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da3a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da3a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da3a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da3a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da3a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da3a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da3a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da3a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da3a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da3a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da3a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da3a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da3a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002630da66820 .functor OR 1, L_000002630da60730, L_000002630da5ecf0, C4<0>, C4<0>;
L_000002630da66190 .functor AND 1, L_000002630da66820, L_000002630da65d30, C4<1>, C4<1>;
L_000002630da65400 .functor OR 1, L_000002630da60730, L_000002630da5ecf0, C4<0>, C4<0>;
L_000002630da66b30 .functor AND 1, L_000002630da65400, L_000002630da65d30, C4<1>, C4<1>;
L_000002630da66270 .functor OR 1, L_000002630da60730, L_000002630da5ecf0, C4<0>, C4<0>;
L_000002630da65cc0 .functor AND 1, L_000002630da66270, v000002630da370f0_0, C4<1>, C4<1>;
v000002630da33ef0_0 .net "EX1_memread", 0 0, v000002630da2dfe0_0;  alias, 1 drivers
v000002630da348f0_0 .net "EX1_opcode", 11 0, v000002630da2f200_0;  alias, 1 drivers
v000002630da33310_0 .net "EX1_rd_ind", 4 0, v000002630da2f0c0_0;  alias, 1 drivers
v000002630da34170_0 .net "EX1_rd_indzero", 0 0, v000002630da2ee40_0;  alias, 1 drivers
v000002630da33270_0 .net "EX2_memread", 0 0, v000002630da30600_0;  alias, 1 drivers
v000002630da33130_0 .net "EX2_opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
v000002630da32550_0 .net "EX2_rd_ind", 4 0, v000002630da315a0_0;  alias, 1 drivers
v000002630da34210_0 .net "EX2_rd_indzero", 0 0, v000002630da30740_0;  alias, 1 drivers
v000002630da327d0_0 .net "ID_EX1_flush", 0 0, v000002630da34df0_0;  alias, 1 drivers
v000002630da342b0_0 .net "ID_EX2_flush", 0 0, v000002630da36010_0;  alias, 1 drivers
v000002630da32b90_0 .net "ID_is_beq", 0 0, L_000002630da60730;  alias, 1 drivers
v000002630da34b70_0 .net "ID_is_bne", 0 0, L_000002630da5ecf0;  alias, 1 drivers
v000002630da32910_0 .net "ID_is_j", 0 0, L_000002630da60b90;  alias, 1 drivers
v000002630da325f0_0 .net "ID_is_jal", 0 0, L_000002630da60870;  alias, 1 drivers
v000002630da345d0_0 .net "ID_is_jr", 0 0, L_000002630da5ed90;  alias, 1 drivers
v000002630da33bd0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
v000002630da34490_0 .net "ID_rs1_ind", 4 0, v000002630da49540_0;  alias, 1 drivers
v000002630da32690_0 .net "ID_rs2_ind", 4 0, v000002630da4b7a0_0;  alias, 1 drivers
v000002630da32af0_0 .net "IF_ID_flush", 0 0, v000002630da37af0_0;  alias, 1 drivers
v000002630da33d10_0 .net "IF_ID_write", 0 0, v000002630da37870_0;  alias, 1 drivers
v000002630da34ad0_0 .net "PC_src", 2 0, L_000002630da5e6b0;  alias, 1 drivers
v000002630da33630_0 .net "PFC_to_EX", 31 0, L_000002630da5f470;  alias, 1 drivers
v000002630da33b30_0 .net "PFC_to_IF", 31 0, L_000002630da600f0;  alias, 1 drivers
v000002630da33950_0 .net "WB_rd_ind", 4 0, v000002630da4ddc0_0;  alias, 1 drivers
v000002630da33810_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  alias, 1 drivers
v000002630da32cd0_0 .net *"_ivl_11", 0 0, L_000002630da66b30;  1 drivers
v000002630da331d0_0 .net *"_ivl_13", 9 0, L_000002630da5e390;  1 drivers
v000002630da34990_0 .net *"_ivl_15", 9 0, L_000002630da5fb50;  1 drivers
v000002630da34350_0 .net *"_ivl_16", 9 0, L_000002630da5e430;  1 drivers
v000002630da329b0_0 .net *"_ivl_19", 9 0, L_000002630da5e1b0;  1 drivers
v000002630da34a30_0 .net *"_ivl_20", 9 0, L_000002630da5eed0;  1 drivers
v000002630da34530_0 .net *"_ivl_25", 0 0, L_000002630da66270;  1 drivers
v000002630da32410_0 .net *"_ivl_27", 0 0, L_000002630da65cc0;  1 drivers
v000002630da34670_0 .net *"_ivl_29", 9 0, L_000002630da5e4d0;  1 drivers
v000002630da33090_0 .net *"_ivl_3", 0 0, L_000002630da66820;  1 drivers
L_000002630da801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002630da347b0_0 .net/2u *"_ivl_30", 9 0, L_000002630da801f0;  1 drivers
v000002630da334f0_0 .net *"_ivl_32", 9 0, L_000002630da5e570;  1 drivers
v000002630da33450_0 .net *"_ivl_35", 9 0, L_000002630da5e610;  1 drivers
v000002630da340d0_0 .net *"_ivl_37", 9 0, L_000002630da60050;  1 drivers
v000002630da324b0_0 .net *"_ivl_38", 9 0, L_000002630da5fbf0;  1 drivers
v000002630da33590_0 .net *"_ivl_40", 9 0, L_000002630da5ef70;  1 drivers
L_000002630da80238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da343f0_0 .net/2s *"_ivl_45", 21 0, L_000002630da80238;  1 drivers
L_000002630da80280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da336d0_0 .net/2s *"_ivl_50", 21 0, L_000002630da80280;  1 drivers
v000002630da32730_0 .net *"_ivl_9", 0 0, L_000002630da65400;  1 drivers
v000002630da34030_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da34850_0 .net "forward_to_B", 31 0, L_000002630da5fab0;  alias, 1 drivers
v000002630da32870_0 .net "imm", 31 0, v000002630da39490_0;  1 drivers
v000002630da34710_0 .net "inst", 31 0, v000002630da32ff0_0;  alias, 1 drivers
v000002630da339f0_0 .net "is_branch_and_taken", 0 0, L_000002630da66190;  alias, 1 drivers
v000002630da32a50_0 .net "is_oper2_immed", 0 0, L_000002630da66510;  alias, 1 drivers
v000002630da33770_0 .net "mem_read", 0 0, L_000002630da60d70;  alias, 1 drivers
v000002630da338b0_0 .net "mem_write", 0 0, L_000002630da60910;  alias, 1 drivers
v000002630da32c30_0 .net "pc", 31 0, v000002630da33f90_0;  alias, 1 drivers
v000002630da32d70_0 .net "pc_write", 0 0, v000002630da389f0_0;  alias, 1 drivers
v000002630da333b0_0 .net "predicted", 0 0, L_000002630da65d30;  1 drivers
v000002630da33a90_0 .net "predicted_to_EX", 0 0, v000002630da370f0_0;  alias, 1 drivers
v000002630da33c70_0 .net "reg_write", 0 0, L_000002630da60eb0;  alias, 1 drivers
v000002630da33db0_0 .net "reg_write_from_wb", 0 0, v000002630da4d1e0_0;  alias, 1 drivers
v000002630da33e50_0 .net "rs1", 31 0, v000002630da3a250_0;  alias, 1 drivers
v000002630da32e10_0 .net "rs2", 31 0, v000002630da3a2f0_0;  alias, 1 drivers
v000002630da32eb0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
v000002630da32f50_0 .net "wr_reg_data", 31 0, L_000002630da7d1e0;  alias, 1 drivers
L_000002630da5fab0 .functor MUXZ 32, v000002630da3a2f0_0, v000002630da39490_0, L_000002630da66510, C4<>;
L_000002630da5e390 .part v000002630da33f90_0, 0, 10;
L_000002630da5fb50 .part v000002630da32ff0_0, 0, 10;
L_000002630da5e430 .arith/sum 10, L_000002630da5e390, L_000002630da5fb50;
L_000002630da5e1b0 .part v000002630da32ff0_0, 0, 10;
L_000002630da5eed0 .functor MUXZ 10, L_000002630da5e1b0, L_000002630da5e430, L_000002630da66b30, C4<>;
L_000002630da5e4d0 .part v000002630da33f90_0, 0, 10;
L_000002630da5e570 .arith/sum 10, L_000002630da5e4d0, L_000002630da801f0;
L_000002630da5e610 .part v000002630da33f90_0, 0, 10;
L_000002630da60050 .part v000002630da32ff0_0, 0, 10;
L_000002630da5fbf0 .arith/sum 10, L_000002630da5e610, L_000002630da60050;
L_000002630da5ef70 .functor MUXZ 10, L_000002630da5fbf0, L_000002630da5e570, L_000002630da65cc0, C4<>;
L_000002630da600f0 .concat8 [ 10 22 0 0], L_000002630da5eed0, L_000002630da80238;
L_000002630da5f470 .concat8 [ 10 22 0 0], L_000002630da5ef70, L_000002630da80280;
S_000002630da2c880 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002630da2ba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002630da3a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da3a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da3a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da3a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da3aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da3aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da3aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da3aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da3ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da3ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da3ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da3aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da3abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da3ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da3ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da3ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da3acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da3acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da3ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da3ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da3ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da3add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da3ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da3ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da3ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002630da65fd0 .functor OR 1, L_000002630da65d30, L_000002630da60370, C4<0>, C4<0>;
L_000002630da65da0 .functor OR 1, L_000002630da65fd0, L_000002630da5fdd0, C4<0>, C4<0>;
v000002630da35610_0 .net "EX1_opcode", 11 0, v000002630da2f200_0;  alias, 1 drivers
v000002630da35430_0 .net "EX2_opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
v000002630da36ab0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
v000002630da36650_0 .net "PC_src", 2 0, L_000002630da5e6b0;  alias, 1 drivers
v000002630da36e70_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  alias, 1 drivers
L_000002630da803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002630da354d0_0 .net/2u *"_ivl_0", 2 0, L_000002630da803e8;  1 drivers
v000002630da36330_0 .net *"_ivl_10", 0 0, L_000002630da5fd30;  1 drivers
L_000002630da80508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002630da37050_0 .net/2u *"_ivl_12", 2 0, L_000002630da80508;  1 drivers
L_000002630da80550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002630da35bb0_0 .net/2u *"_ivl_14", 11 0, L_000002630da80550;  1 drivers
v000002630da35c50_0 .net *"_ivl_16", 0 0, L_000002630da60370;  1 drivers
v000002630da35570_0 .net *"_ivl_19", 0 0, L_000002630da65fd0;  1 drivers
L_000002630da80430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002630da36790_0 .net/2u *"_ivl_2", 11 0, L_000002630da80430;  1 drivers
L_000002630da80598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002630da35250_0 .net/2u *"_ivl_20", 11 0, L_000002630da80598;  1 drivers
v000002630da356b0_0 .net *"_ivl_22", 0 0, L_000002630da5fdd0;  1 drivers
v000002630da36b50_0 .net *"_ivl_25", 0 0, L_000002630da65da0;  1 drivers
L_000002630da805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002630da35cf0_0 .net/2u *"_ivl_26", 2 0, L_000002630da805e0;  1 drivers
L_000002630da80628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002630da360b0_0 .net/2u *"_ivl_28", 2 0, L_000002630da80628;  1 drivers
v000002630da35d90_0 .net *"_ivl_30", 2 0, L_000002630da60230;  1 drivers
v000002630da357f0_0 .net *"_ivl_32", 2 0, L_000002630da5f150;  1 drivers
v000002630da35890_0 .net *"_ivl_34", 2 0, L_000002630da5f290;  1 drivers
v000002630da37230_0 .net *"_ivl_4", 0 0, L_000002630da60690;  1 drivers
L_000002630da80478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002630da35ed0_0 .net/2u *"_ivl_6", 2 0, L_000002630da80478;  1 drivers
L_000002630da804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002630da34e90_0 .net/2u *"_ivl_8", 11 0, L_000002630da804c0;  1 drivers
v000002630da34fd0_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da36dd0_0 .net "predicted", 0 0, L_000002630da65d30;  alias, 1 drivers
v000002630da35070_0 .net "predicted_to_EX", 0 0, v000002630da370f0_0;  alias, 1 drivers
v000002630da36bf0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
v000002630da35110_0 .net "state", 1 0, v000002630da365b0_0;  1 drivers
L_000002630da60690 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80430;
L_000002630da5fd30 .cmp/eq 12, v000002630da2f200_0, L_000002630da804c0;
L_000002630da60370 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80550;
L_000002630da5fdd0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80598;
L_000002630da60230 .functor MUXZ 3, L_000002630da80628, L_000002630da805e0, L_000002630da65da0, C4<>;
L_000002630da5f150 .functor MUXZ 3, L_000002630da60230, L_000002630da80508, L_000002630da5fd30, C4<>;
L_000002630da5f290 .functor MUXZ 3, L_000002630da5f150, L_000002630da80478, L_000002630da60690, C4<>;
L_000002630da5e6b0 .functor MUXZ 3, L_000002630da5f290, L_000002630da803e8, L_000002630da7d250, C4<>;
S_000002630da2ca10 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002630da2c880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002630da3aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da3aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da3af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da3af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da3afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da3afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da3b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da3b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da3b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da3b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da3b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da3b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da3b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da3b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da3b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da3b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da3b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da3b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da3b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da3b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da3b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da3b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da3b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da3b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da3b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002630da656a0 .functor OR 1, L_000002630da5ebb0, L_000002630da5e250, C4<0>, C4<0>;
L_000002630da667b0 .functor OR 1, L_000002630da5fc90, L_000002630da605f0, C4<0>, C4<0>;
L_000002630da65240 .functor AND 1, L_000002630da656a0, L_000002630da667b0, C4<1>, C4<1>;
L_000002630da66ba0 .functor NOT 1, L_000002630da65240, C4<0>, C4<0>, C4<0>;
L_000002630da66040 .functor OR 1, v000002630da5d7b0_0, L_000002630da66ba0, C4<0>, C4<0>;
L_000002630da65d30 .functor NOT 1, L_000002630da66040, C4<0>, C4<0>, C4<0>;
v000002630da36470_0 .net "EX_opcode", 11 0, v000002630da310a0_0;  alias, 1 drivers
v000002630da352f0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
v000002630da35390_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  alias, 1 drivers
L_000002630da802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002630da361f0_0 .net/2u *"_ivl_0", 11 0, L_000002630da802c8;  1 drivers
L_000002630da80358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002630da35750_0 .net/2u *"_ivl_10", 1 0, L_000002630da80358;  1 drivers
v000002630da36290_0 .net *"_ivl_12", 0 0, L_000002630da5fc90;  1 drivers
L_000002630da803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002630da35a70_0 .net/2u *"_ivl_14", 1 0, L_000002630da803a0;  1 drivers
v000002630da363d0_0 .net *"_ivl_16", 0 0, L_000002630da605f0;  1 drivers
v000002630da36510_0 .net *"_ivl_19", 0 0, L_000002630da667b0;  1 drivers
v000002630da36a10_0 .net *"_ivl_2", 0 0, L_000002630da5ebb0;  1 drivers
v000002630da351b0_0 .net *"_ivl_21", 0 0, L_000002630da65240;  1 drivers
v000002630da36970_0 .net *"_ivl_22", 0 0, L_000002630da66ba0;  1 drivers
v000002630da36c90_0 .net *"_ivl_25", 0 0, L_000002630da66040;  1 drivers
L_000002630da80310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002630da34d50_0 .net/2u *"_ivl_4", 11 0, L_000002630da80310;  1 drivers
v000002630da35b10_0 .net *"_ivl_6", 0 0, L_000002630da5e250;  1 drivers
v000002630da35930_0 .net *"_ivl_9", 0 0, L_000002630da656a0;  1 drivers
v000002630da359d0_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da366f0_0 .net "predicted", 0 0, L_000002630da65d30;  alias, 1 drivers
v000002630da370f0_0 .var "predicted_to_EX", 0 0;
v000002630da35e30_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
v000002630da365b0_0 .var "state", 1 0;
E_000002630d9b94f0 .event posedge, v000002630da359d0_0, v000002630da20140_0;
L_000002630da5ebb0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da802c8;
L_000002630da5e250 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80310;
L_000002630da5fc90 .cmp/eq 2, v000002630da365b0_0, L_000002630da80358;
L_000002630da605f0 .cmp/eq 2, v000002630da365b0_0, L_000002630da803a0;
S_000002630da2d1e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002630da2ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002630da3d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da3d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da3d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da3d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da3d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da3d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da3d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da3d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da3d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da3d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da3d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da3d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da3d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da3d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da3d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da3d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da3d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da3d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da3d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da3d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da3d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da3d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da3d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da3d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da3d990 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da35f70_0 .net "EX1_memread", 0 0, v000002630da2dfe0_0;  alias, 1 drivers
v000002630da36f10_0 .net "EX1_rd_ind", 4 0, v000002630da2f0c0_0;  alias, 1 drivers
v000002630da36d30_0 .net "EX1_rd_indzero", 0 0, v000002630da2ee40_0;  alias, 1 drivers
v000002630da36fb0_0 .net "EX2_memread", 0 0, v000002630da30600_0;  alias, 1 drivers
v000002630da372d0_0 .net "EX2_rd_ind", 4 0, v000002630da315a0_0;  alias, 1 drivers
v000002630da37370_0 .net "EX2_rd_indzero", 0 0, v000002630da30740_0;  alias, 1 drivers
v000002630da34df0_0 .var "ID_EX1_flush", 0 0;
v000002630da36010_0 .var "ID_EX2_flush", 0 0;
v000002630da36150_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
v000002630da34c10_0 .net "ID_rs1_ind", 4 0, v000002630da49540_0;  alias, 1 drivers
v000002630da34cb0_0 .net "ID_rs2_ind", 4 0, v000002630da4b7a0_0;  alias, 1 drivers
v000002630da37870_0 .var "IF_ID_Write", 0 0;
v000002630da37af0_0 .var "IF_ID_flush", 0 0;
v000002630da389f0_0 .var "PC_Write", 0 0;
v000002630da39530_0 .net "Wrong_prediction", 0 0, L_000002630da7d250;  alias, 1 drivers
E_000002630d9b9930/0 .event anyedge, v000002630da25190_0, v000002630da2dfe0_0, v000002630da2ee40_0, v000002630da2e3a0_0;
E_000002630d9b9930/1 .event anyedge, v000002630da2f0c0_0, v000002630da2e580_0, v000002630d942850_0, v000002630da30740_0;
E_000002630d9b9930/2 .event anyedge, v000002630da1fc40_0, v000002630da2e8a0_0;
E_000002630d9b9930 .event/or E_000002630d9b9930/0, E_000002630d9b9930/1, E_000002630d9b9930/2;
S_000002630da2bc00 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002630da2ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002630da3d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da3da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da3da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da3da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da3dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da3dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da3db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da3db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da3db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da3dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da3dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da3dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da3dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da3dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da3dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da3dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da3dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da3dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da3ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da3ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da3de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da3de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da3dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da3ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da3df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002630da66970 .functor OR 1, L_000002630da5f330, L_000002630da607d0, C4<0>, C4<0>;
L_000002630da660b0 .functor OR 1, L_000002630da66970, L_000002630da5fe70, C4<0>, C4<0>;
L_000002630da65550 .functor OR 1, L_000002630da660b0, L_000002630da5e890, C4<0>, C4<0>;
L_000002630da662e0 .functor OR 1, L_000002630da65550, L_000002630da5e9d0, C4<0>, C4<0>;
L_000002630da66c10 .functor OR 1, L_000002630da662e0, L_000002630da60190, C4<0>, C4<0>;
L_000002630da66350 .functor OR 1, L_000002630da66c10, L_000002630da602d0, C4<0>, C4<0>;
L_000002630da65080 .functor OR 1, L_000002630da66350, L_000002630da5ea70, C4<0>, C4<0>;
L_000002630da66510 .functor OR 1, L_000002630da65080, L_000002630da60410, C4<0>, C4<0>;
L_000002630da663c0 .functor OR 1, L_000002630da60cd0, L_000002630da609b0, C4<0>, C4<0>;
L_000002630da669e0 .functor OR 1, L_000002630da663c0, L_000002630da60e10, C4<0>, C4<0>;
L_000002630da66430 .functor OR 1, L_000002630da669e0, L_000002630da60af0, C4<0>, C4<0>;
L_000002630da650f0 .functor OR 1, L_000002630da66430, L_000002630da60c30, C4<0>, C4<0>;
v000002630da383b0_0 .net "ID_opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
L_000002630da80670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002630da38590_0 .net/2u *"_ivl_0", 11 0, L_000002630da80670;  1 drivers
L_000002630da80700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002630da39350_0 .net/2u *"_ivl_10", 11 0, L_000002630da80700;  1 drivers
L_000002630da80bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002630da381d0_0 .net/2u *"_ivl_102", 11 0, L_000002630da80bc8;  1 drivers
L_000002630da80c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002630da39030_0 .net/2u *"_ivl_106", 11 0, L_000002630da80c10;  1 drivers
v000002630da39990_0 .net *"_ivl_12", 0 0, L_000002630da5fe70;  1 drivers
v000002630da39710_0 .net *"_ivl_15", 0 0, L_000002630da660b0;  1 drivers
L_000002630da80748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002630da386d0_0 .net/2u *"_ivl_16", 11 0, L_000002630da80748;  1 drivers
v000002630da39ad0_0 .net *"_ivl_18", 0 0, L_000002630da5e890;  1 drivers
v000002630da38810_0 .net *"_ivl_2", 0 0, L_000002630da5f330;  1 drivers
v000002630da38a90_0 .net *"_ivl_21", 0 0, L_000002630da65550;  1 drivers
L_000002630da80790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002630da38270_0 .net/2u *"_ivl_22", 11 0, L_000002630da80790;  1 drivers
v000002630da38c70_0 .net *"_ivl_24", 0 0, L_000002630da5e9d0;  1 drivers
v000002630da37e10_0 .net *"_ivl_27", 0 0, L_000002630da662e0;  1 drivers
L_000002630da807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002630da38310_0 .net/2u *"_ivl_28", 11 0, L_000002630da807d8;  1 drivers
v000002630da37910_0 .net *"_ivl_30", 0 0, L_000002630da60190;  1 drivers
v000002630da38130_0 .net *"_ivl_33", 0 0, L_000002630da66c10;  1 drivers
L_000002630da80820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da379b0_0 .net/2u *"_ivl_34", 11 0, L_000002630da80820;  1 drivers
v000002630da390d0_0 .net *"_ivl_36", 0 0, L_000002630da602d0;  1 drivers
v000002630da37a50_0 .net *"_ivl_39", 0 0, L_000002630da66350;  1 drivers
L_000002630da806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002630da397b0_0 .net/2u *"_ivl_4", 11 0, L_000002630da806b8;  1 drivers
L_000002630da80868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002630da38630_0 .net/2u *"_ivl_40", 11 0, L_000002630da80868;  1 drivers
v000002630da384f0_0 .net *"_ivl_42", 0 0, L_000002630da5ea70;  1 drivers
v000002630da39a30_0 .net *"_ivl_45", 0 0, L_000002630da65080;  1 drivers
L_000002630da808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002630da38450_0 .net/2u *"_ivl_46", 11 0, L_000002630da808b0;  1 drivers
v000002630da39670_0 .net *"_ivl_48", 0 0, L_000002630da60410;  1 drivers
L_000002630da808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002630da388b0_0 .net/2u *"_ivl_52", 11 0, L_000002630da808f8;  1 drivers
L_000002630da80940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002630da377d0_0 .net/2u *"_ivl_56", 11 0, L_000002630da80940;  1 drivers
v000002630da37b90_0 .net *"_ivl_6", 0 0, L_000002630da607d0;  1 drivers
L_000002630da80988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002630da39850_0 .net/2u *"_ivl_60", 11 0, L_000002630da80988;  1 drivers
L_000002630da809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002630da39b70_0 .net/2u *"_ivl_64", 11 0, L_000002630da809d0;  1 drivers
L_000002630da80a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002630da398f0_0 .net/2u *"_ivl_68", 11 0, L_000002630da80a18;  1 drivers
L_000002630da80a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002630da37690_0 .net/2u *"_ivl_72", 11 0, L_000002630da80a60;  1 drivers
v000002630da37c30_0 .net *"_ivl_74", 0 0, L_000002630da60cd0;  1 drivers
L_000002630da80aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002630da38b30_0 .net/2u *"_ivl_76", 11 0, L_000002630da80aa8;  1 drivers
v000002630da392b0_0 .net *"_ivl_78", 0 0, L_000002630da609b0;  1 drivers
v000002630da37410_0 .net *"_ivl_81", 0 0, L_000002630da663c0;  1 drivers
L_000002630da80af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002630da37cd0_0 .net/2u *"_ivl_82", 11 0, L_000002630da80af0;  1 drivers
v000002630da38770_0 .net *"_ivl_84", 0 0, L_000002630da60e10;  1 drivers
v000002630da38950_0 .net *"_ivl_87", 0 0, L_000002630da669e0;  1 drivers
L_000002630da80b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002630da37d70_0 .net/2u *"_ivl_88", 11 0, L_000002630da80b38;  1 drivers
v000002630da393f0_0 .net *"_ivl_9", 0 0, L_000002630da66970;  1 drivers
v000002630da38bd0_0 .net *"_ivl_90", 0 0, L_000002630da60af0;  1 drivers
v000002630da38d10_0 .net *"_ivl_93", 0 0, L_000002630da66430;  1 drivers
L_000002630da80b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002630da38db0_0 .net/2u *"_ivl_94", 11 0, L_000002630da80b80;  1 drivers
v000002630da374b0_0 .net *"_ivl_96", 0 0, L_000002630da60c30;  1 drivers
v000002630da39210_0 .net *"_ivl_99", 0 0, L_000002630da650f0;  1 drivers
v000002630da37550_0 .net "is_beq", 0 0, L_000002630da60730;  alias, 1 drivers
v000002630da38e50_0 .net "is_bne", 0 0, L_000002630da5ecf0;  alias, 1 drivers
v000002630da375f0_0 .net "is_j", 0 0, L_000002630da60b90;  alias, 1 drivers
v000002630da37f50_0 .net "is_jal", 0 0, L_000002630da60870;  alias, 1 drivers
v000002630da38ef0_0 .net "is_jr", 0 0, L_000002630da5ed90;  alias, 1 drivers
v000002630da37eb0_0 .net "is_oper2_immed", 0 0, L_000002630da66510;  alias, 1 drivers
v000002630da37730_0 .net "memread", 0 0, L_000002630da60d70;  alias, 1 drivers
v000002630da38f90_0 .net "memwrite", 0 0, L_000002630da60910;  alias, 1 drivers
v000002630da39170_0 .net "regwrite", 0 0, L_000002630da60eb0;  alias, 1 drivers
L_000002630da5f330 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80670;
L_000002630da607d0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da806b8;
L_000002630da5fe70 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80700;
L_000002630da5e890 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80748;
L_000002630da5e9d0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80790;
L_000002630da60190 .cmp/eq 12, v000002630da4ab20_0, L_000002630da807d8;
L_000002630da602d0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80820;
L_000002630da5ea70 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80868;
L_000002630da60410 .cmp/eq 12, v000002630da4ab20_0, L_000002630da808b0;
L_000002630da60730 .cmp/eq 12, v000002630da4ab20_0, L_000002630da808f8;
L_000002630da5ecf0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80940;
L_000002630da5ed90 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80988;
L_000002630da60870 .cmp/eq 12, v000002630da4ab20_0, L_000002630da809d0;
L_000002630da60b90 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80a18;
L_000002630da60cd0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80a60;
L_000002630da609b0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80aa8;
L_000002630da60e10 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80af0;
L_000002630da60af0 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80b38;
L_000002630da60c30 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80b80;
L_000002630da60eb0 .reduce/nor L_000002630da650f0;
L_000002630da60d70 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80bc8;
L_000002630da60910 .cmp/eq 12, v000002630da4ab20_0, L_000002630da80c10;
S_000002630da2b8e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002630da2ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002630da45f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da45f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da45fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da46008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da46040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da46078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da460b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da460e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da46120 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da46158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da46190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da461c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da46200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da46238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da46270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da462a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da462e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da46318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da46350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da46388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da463c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da463f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da46430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da46468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da464a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da39490_0 .var "Immed", 31 0;
v000002630da395d0_0 .net "Inst", 31 0, v000002630da32ff0_0;  alias, 1 drivers
v000002630da37ff0_0 .net "opcode", 11 0, v000002630da4ab20_0;  alias, 1 drivers
E_000002630d9b9ff0 .event anyedge, v000002630da2e8a0_0, v000002630da395d0_0;
S_000002630da2d500 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002630da2ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002630da3a250_0 .var "Read_data1", 31 0;
v000002630da3a2f0_0 .var "Read_data2", 31 0;
v000002630da39c10_0 .net "Read_reg1", 4 0, v000002630da49540_0;  alias, 1 drivers
v000002630da3a1b0_0 .net "Read_reg2", 4 0, v000002630da4b7a0_0;  alias, 1 drivers
v000002630da39f30_0 .net "Write_data", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da39cb0_0 .net "Write_en", 0 0, v000002630da4d1e0_0;  alias, 1 drivers
v000002630da39d50_0 .net "Write_reg", 4 0, v000002630da4ddc0_0;  alias, 1 drivers
v000002630da3a070_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da39df0_0 .var/i "i", 31 0;
v000002630da39e90 .array "reg_file", 0 31, 31 0;
v000002630da39fd0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9b9ef0 .event posedge, v000002630da359d0_0;
S_000002630da2cba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002630da2d500;
 .timescale 0 0;
v000002630da3a110_0 .var/i "i", 31 0;
S_000002630da2bd90 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002630da464e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da46518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da46550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da46588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da465c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da465f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da46630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da46668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da466a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da466d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da46710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da46748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da46780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da467b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da467f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da46828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da46860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da46898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da468d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da46908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da46940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da46978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da469b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da469e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da46a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da32ff0_0 .var "ID_INST", 31 0;
v000002630da33f90_0 .var "ID_PC", 31 0;
v000002630da4ab20_0 .var "ID_opcode", 11 0;
v000002630da49ae0_0 .var "ID_rd_ind", 4 0;
v000002630da49540_0 .var "ID_rs1_ind", 4 0;
v000002630da4b7a0_0 .var "ID_rs2_ind", 4 0;
v000002630da497c0_0 .net "IF_FLUSH", 0 0, v000002630da37af0_0;  alias, 1 drivers
v000002630da4a260_0 .net "IF_INST", 31 0, L_000002630da651d0;  alias, 1 drivers
v000002630da4b8e0_0 .net "IF_PC", 31 0, v000002630da49a40_0;  alias, 1 drivers
v000002630da4b160_0 .net "clk", 0 0, L_000002630da65390;  1 drivers
v000002630da4a4e0_0 .net "if_id_Write", 0 0, v000002630da37870_0;  alias, 1 drivers
v000002630da4abc0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9ba030 .event posedge, v000002630da20140_0, v000002630da4b160_0;
S_000002630da2c6f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002630da4bf20_0 .net "EX1_PFC", 31 0, L_000002630da5b550;  alias, 1 drivers
v000002630da4bca0_0 .net "EX2_PFC", 31 0, v000002630da313c0_0;  alias, 1 drivers
v000002630da4cec0_0 .net "ID_PFC", 31 0, L_000002630da600f0;  alias, 1 drivers
v000002630da4c100_0 .net "PC_src", 2 0, L_000002630da5e6b0;  alias, 1 drivers
v000002630da4c7e0_0 .net "PC_write", 0 0, v000002630da389f0_0;  alias, 1 drivers
L_000002630da80088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002630da4c2e0_0 .net/2u *"_ivl_0", 31 0, L_000002630da80088;  1 drivers
v000002630da4c240_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da4d6e0_0 .net "inst", 31 0, L_000002630da651d0;  alias, 1 drivers
v000002630da4dc80_0 .net "inst_mem_in", 31 0, v000002630da49a40_0;  alias, 1 drivers
v000002630da4cce0_0 .net "pc_reg_in", 31 0, L_000002630da65c50;  1 drivers
v000002630da4cba0_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
L_000002630da5f1f0 .arith/sum 32, v000002630da49a40_0, L_000002630da80088;
S_000002630da2c240 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002630da2c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002630da651d0 .functor BUFZ 32, L_000002630da5ee30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da4ac60_0 .net "Data_Out", 31 0, L_000002630da651d0;  alias, 1 drivers
v000002630da4b0c0 .array "InstMem", 0 1023, 31 0;
v000002630da4b840_0 .net *"_ivl_0", 31 0, L_000002630da5ee30;  1 drivers
v000002630da4aee0_0 .net *"_ivl_3", 9 0, L_000002630da60550;  1 drivers
v000002630da49400_0 .net *"_ivl_4", 11 0, L_000002630da5f3d0;  1 drivers
L_000002630da801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002630da4a1c0_0 .net *"_ivl_7", 1 0, L_000002630da801a8;  1 drivers
v000002630da4a080_0 .net "addr", 31 0, v000002630da49a40_0;  alias, 1 drivers
v000002630da4ada0_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da4b980_0 .var/i "i", 31 0;
L_000002630da5ee30 .array/port v000002630da4b0c0, L_000002630da5f3d0;
L_000002630da60550 .part v000002630da49a40_0, 0, 10;
L_000002630da5f3d0 .concat [ 10 2 0 0], L_000002630da60550, L_000002630da801a8;
S_000002630da2c0b0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002630da2c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002630d9b9a70 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002630da4b200_0 .net "DataIn", 31 0, L_000002630da65c50;  alias, 1 drivers
v000002630da49a40_0 .var "DataOut", 31 0;
v000002630da49860_0 .net "PC_Write", 0 0, v000002630da389f0_0;  alias, 1 drivers
v000002630da4b480_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da4a300_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
S_000002630da2c3d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002630da2c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002630d9b9d30 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002630d99a2b0 .functor NOT 1, L_000002630da5f0b0, C4<0>, C4<0>, C4<0>;
L_000002630d99a320 .functor NOT 1, L_000002630da5e110, C4<0>, C4<0>, C4<0>;
L_000002630d99a390 .functor AND 1, L_000002630d99a2b0, L_000002630d99a320, C4<1>, C4<1>;
L_000002630d99a400 .functor NOT 1, L_000002630da5f010, C4<0>, C4<0>, C4<0>;
L_000002630d92c210 .functor AND 1, L_000002630d99a390, L_000002630d99a400, C4<1>, C4<1>;
L_000002630d92c360 .functor AND 32, L_000002630da5f510, L_000002630da5f1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630d92c3d0 .functor NOT 1, L_000002630da5eb10, C4<0>, C4<0>, C4<0>;
L_000002630d92c590 .functor NOT 1, L_000002630da5f650, C4<0>, C4<0>, C4<0>;
L_000002630da65a20 .functor AND 1, L_000002630d92c3d0, L_000002630d92c590, C4<1>, C4<1>;
L_000002630da65ef0 .functor AND 1, L_000002630da65a20, L_000002630da5f970, C4<1>, C4<1>;
L_000002630da65b70 .functor AND 32, L_000002630da5e7f0, L_000002630da600f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da659b0 .functor OR 32, L_000002630d92c360, L_000002630da65b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da657f0 .functor NOT 1, L_000002630da5ff10, C4<0>, C4<0>, C4<0>;
L_000002630da65be0 .functor AND 1, L_000002630da657f0, L_000002630da604b0, C4<1>, C4<1>;
L_000002630da66120 .functor NOT 1, L_000002630da5e750, C4<0>, C4<0>, C4<0>;
L_000002630da65470 .functor AND 1, L_000002630da65be0, L_000002630da66120, C4<1>, C4<1>;
L_000002630da65160 .functor AND 32, L_000002630da5f830, v000002630da49a40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da65f60 .functor OR 32, L_000002630da659b0, L_000002630da65160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da65a90 .functor NOT 1, L_000002630da5fa10, C4<0>, C4<0>, C4<0>;
L_000002630da65320 .functor AND 1, L_000002630da65a90, L_000002630da5e2f0, C4<1>, C4<1>;
L_000002630da654e0 .functor AND 1, L_000002630da65320, L_000002630da5e930, C4<1>, C4<1>;
L_000002630da65e10 .functor AND 32, L_000002630da5ffb0, L_000002630da5b550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da66200 .functor OR 32, L_000002630da65f60, L_000002630da65e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002630da65e80 .functor NOT 1, L_000002630da5f6f0, C4<0>, C4<0>, C4<0>;
L_000002630da65b00 .functor AND 1, L_000002630da5f790, L_000002630da65e80, C4<1>, C4<1>;
L_000002630da66ac0 .functor NOT 1, L_000002630da5f8d0, C4<0>, C4<0>, C4<0>;
L_000002630da66a50 .functor AND 1, L_000002630da65b00, L_000002630da66ac0, C4<1>, C4<1>;
L_000002630da66660 .functor AND 32, L_000002630da5e070, v000002630da313c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da65c50 .functor OR 32, L_000002630da66200, L_000002630da66660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da49d60_0 .net *"_ivl_1", 0 0, L_000002630da5f0b0;  1 drivers
v000002630da4a800_0 .net *"_ivl_11", 0 0, L_000002630da5f010;  1 drivers
v000002630da4a3a0_0 .net *"_ivl_12", 0 0, L_000002630d99a400;  1 drivers
v000002630da4a440_0 .net *"_ivl_14", 0 0, L_000002630d92c210;  1 drivers
v000002630da4ae40_0 .net *"_ivl_16", 31 0, L_000002630da5f510;  1 drivers
v000002630da4ba20_0 .net *"_ivl_18", 31 0, L_000002630d92c360;  1 drivers
v000002630da492c0_0 .net *"_ivl_2", 0 0, L_000002630d99a2b0;  1 drivers
v000002630da4a9e0_0 .net *"_ivl_21", 0 0, L_000002630da5eb10;  1 drivers
v000002630da4a580_0 .net *"_ivl_22", 0 0, L_000002630d92c3d0;  1 drivers
v000002630da4a620_0 .net *"_ivl_25", 0 0, L_000002630da5f650;  1 drivers
v000002630da49900_0 .net *"_ivl_26", 0 0, L_000002630d92c590;  1 drivers
v000002630da499a0_0 .net *"_ivl_28", 0 0, L_000002630da65a20;  1 drivers
v000002630da4aa80_0 .net *"_ivl_31", 0 0, L_000002630da5f970;  1 drivers
v000002630da4b2a0_0 .net *"_ivl_32", 0 0, L_000002630da65ef0;  1 drivers
v000002630da49360_0 .net *"_ivl_34", 31 0, L_000002630da5e7f0;  1 drivers
v000002630da49fe0_0 .net *"_ivl_36", 31 0, L_000002630da65b70;  1 drivers
v000002630da4a760_0 .net *"_ivl_38", 31 0, L_000002630da659b0;  1 drivers
v000002630da4a6c0_0 .net *"_ivl_41", 0 0, L_000002630da5ff10;  1 drivers
v000002630da4a120_0 .net *"_ivl_42", 0 0, L_000002630da657f0;  1 drivers
v000002630da4af80_0 .net *"_ivl_45", 0 0, L_000002630da604b0;  1 drivers
v000002630da4b340_0 .net *"_ivl_46", 0 0, L_000002630da65be0;  1 drivers
v000002630da4ad00_0 .net *"_ivl_49", 0 0, L_000002630da5e750;  1 drivers
v000002630da4a8a0_0 .net *"_ivl_5", 0 0, L_000002630da5e110;  1 drivers
v000002630da4b520_0 .net *"_ivl_50", 0 0, L_000002630da66120;  1 drivers
v000002630da4b3e0_0 .net *"_ivl_52", 0 0, L_000002630da65470;  1 drivers
v000002630da49cc0_0 .net *"_ivl_54", 31 0, L_000002630da5f830;  1 drivers
v000002630da4b020_0 .net *"_ivl_56", 31 0, L_000002630da65160;  1 drivers
v000002630da494a0_0 .net *"_ivl_58", 31 0, L_000002630da65f60;  1 drivers
v000002630da49b80_0 .net *"_ivl_6", 0 0, L_000002630d99a320;  1 drivers
v000002630da4b5c0_0 .net *"_ivl_61", 0 0, L_000002630da5fa10;  1 drivers
v000002630da4b660_0 .net *"_ivl_62", 0 0, L_000002630da65a90;  1 drivers
v000002630da4b700_0 .net *"_ivl_65", 0 0, L_000002630da5e2f0;  1 drivers
v000002630da49c20_0 .net *"_ivl_66", 0 0, L_000002630da65320;  1 drivers
v000002630da49e00_0 .net *"_ivl_69", 0 0, L_000002630da5e930;  1 drivers
v000002630da495e0_0 .net *"_ivl_70", 0 0, L_000002630da654e0;  1 drivers
v000002630da49ea0_0 .net *"_ivl_72", 31 0, L_000002630da5ffb0;  1 drivers
v000002630da49f40_0 .net *"_ivl_74", 31 0, L_000002630da65e10;  1 drivers
v000002630da49680_0 .net *"_ivl_76", 31 0, L_000002630da66200;  1 drivers
v000002630da49720_0 .net *"_ivl_79", 0 0, L_000002630da5f790;  1 drivers
v000002630da4ca60_0 .net *"_ivl_8", 0 0, L_000002630d99a390;  1 drivers
v000002630da4d640_0 .net *"_ivl_81", 0 0, L_000002630da5f6f0;  1 drivers
v000002630da4bfc0_0 .net *"_ivl_82", 0 0, L_000002630da65e80;  1 drivers
v000002630da4bb60_0 .net *"_ivl_84", 0 0, L_000002630da65b00;  1 drivers
v000002630da4c380_0 .net *"_ivl_87", 0 0, L_000002630da5f8d0;  1 drivers
v000002630da4c060_0 .net *"_ivl_88", 0 0, L_000002630da66ac0;  1 drivers
v000002630da4dbe0_0 .net *"_ivl_90", 0 0, L_000002630da66a50;  1 drivers
v000002630da4c740_0 .net *"_ivl_92", 31 0, L_000002630da5e070;  1 drivers
v000002630da4d960_0 .net *"_ivl_94", 31 0, L_000002630da66660;  1 drivers
v000002630da4db40_0 .net "ina", 31 0, L_000002630da5f1f0;  1 drivers
v000002630da4c1a0_0 .net "inb", 31 0, L_000002630da600f0;  alias, 1 drivers
v000002630da4bc00_0 .net "inc", 31 0, v000002630da49a40_0;  alias, 1 drivers
v000002630da4bac0_0 .net "ind", 31 0, L_000002630da5b550;  alias, 1 drivers
v000002630da4cc40_0 .net "ine", 31 0, v000002630da313c0_0;  alias, 1 drivers
L_000002630da800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da4d780_0 .net "inf", 31 0, L_000002630da800d0;  1 drivers
L_000002630da80118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da4cb00_0 .net "ing", 31 0, L_000002630da80118;  1 drivers
L_000002630da80160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002630da4e040_0 .net "inh", 31 0, L_000002630da80160;  1 drivers
v000002630da4df00_0 .net "out", 31 0, L_000002630da65c50;  alias, 1 drivers
v000002630da4e0e0_0 .net "sel", 2 0, L_000002630da5e6b0;  alias, 1 drivers
L_000002630da5f0b0 .part L_000002630da5e6b0, 2, 1;
L_000002630da5e110 .part L_000002630da5e6b0, 1, 1;
L_000002630da5f010 .part L_000002630da5e6b0, 0, 1;
LS_000002630da5f510_0_0 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_4 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_8 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_12 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_16 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_20 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_24 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_0_28 .concat [ 1 1 1 1], L_000002630d92c210, L_000002630d92c210, L_000002630d92c210, L_000002630d92c210;
LS_000002630da5f510_1_0 .concat [ 4 4 4 4], LS_000002630da5f510_0_0, LS_000002630da5f510_0_4, LS_000002630da5f510_0_8, LS_000002630da5f510_0_12;
LS_000002630da5f510_1_4 .concat [ 4 4 4 4], LS_000002630da5f510_0_16, LS_000002630da5f510_0_20, LS_000002630da5f510_0_24, LS_000002630da5f510_0_28;
L_000002630da5f510 .concat [ 16 16 0 0], LS_000002630da5f510_1_0, LS_000002630da5f510_1_4;
L_000002630da5eb10 .part L_000002630da5e6b0, 2, 1;
L_000002630da5f650 .part L_000002630da5e6b0, 1, 1;
L_000002630da5f970 .part L_000002630da5e6b0, 0, 1;
LS_000002630da5e7f0_0_0 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_4 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_8 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_12 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_16 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_20 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_24 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_0_28 .concat [ 1 1 1 1], L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0, L_000002630da65ef0;
LS_000002630da5e7f0_1_0 .concat [ 4 4 4 4], LS_000002630da5e7f0_0_0, LS_000002630da5e7f0_0_4, LS_000002630da5e7f0_0_8, LS_000002630da5e7f0_0_12;
LS_000002630da5e7f0_1_4 .concat [ 4 4 4 4], LS_000002630da5e7f0_0_16, LS_000002630da5e7f0_0_20, LS_000002630da5e7f0_0_24, LS_000002630da5e7f0_0_28;
L_000002630da5e7f0 .concat [ 16 16 0 0], LS_000002630da5e7f0_1_0, LS_000002630da5e7f0_1_4;
L_000002630da5ff10 .part L_000002630da5e6b0, 2, 1;
L_000002630da604b0 .part L_000002630da5e6b0, 1, 1;
L_000002630da5e750 .part L_000002630da5e6b0, 0, 1;
LS_000002630da5f830_0_0 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_4 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_8 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_12 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_16 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_20 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_24 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_0_28 .concat [ 1 1 1 1], L_000002630da65470, L_000002630da65470, L_000002630da65470, L_000002630da65470;
LS_000002630da5f830_1_0 .concat [ 4 4 4 4], LS_000002630da5f830_0_0, LS_000002630da5f830_0_4, LS_000002630da5f830_0_8, LS_000002630da5f830_0_12;
LS_000002630da5f830_1_4 .concat [ 4 4 4 4], LS_000002630da5f830_0_16, LS_000002630da5f830_0_20, LS_000002630da5f830_0_24, LS_000002630da5f830_0_28;
L_000002630da5f830 .concat [ 16 16 0 0], LS_000002630da5f830_1_0, LS_000002630da5f830_1_4;
L_000002630da5fa10 .part L_000002630da5e6b0, 2, 1;
L_000002630da5e2f0 .part L_000002630da5e6b0, 1, 1;
L_000002630da5e930 .part L_000002630da5e6b0, 0, 1;
LS_000002630da5ffb0_0_0 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_4 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_8 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_12 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_16 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_20 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_24 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_0_28 .concat [ 1 1 1 1], L_000002630da654e0, L_000002630da654e0, L_000002630da654e0, L_000002630da654e0;
LS_000002630da5ffb0_1_0 .concat [ 4 4 4 4], LS_000002630da5ffb0_0_0, LS_000002630da5ffb0_0_4, LS_000002630da5ffb0_0_8, LS_000002630da5ffb0_0_12;
LS_000002630da5ffb0_1_4 .concat [ 4 4 4 4], LS_000002630da5ffb0_0_16, LS_000002630da5ffb0_0_20, LS_000002630da5ffb0_0_24, LS_000002630da5ffb0_0_28;
L_000002630da5ffb0 .concat [ 16 16 0 0], LS_000002630da5ffb0_1_0, LS_000002630da5ffb0_1_4;
L_000002630da5f790 .part L_000002630da5e6b0, 2, 1;
L_000002630da5f6f0 .part L_000002630da5e6b0, 1, 1;
L_000002630da5f8d0 .part L_000002630da5e6b0, 0, 1;
LS_000002630da5e070_0_0 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_4 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_8 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_12 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_16 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_20 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_24 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_0_28 .concat [ 1 1 1 1], L_000002630da66a50, L_000002630da66a50, L_000002630da66a50, L_000002630da66a50;
LS_000002630da5e070_1_0 .concat [ 4 4 4 4], LS_000002630da5e070_0_0, LS_000002630da5e070_0_4, LS_000002630da5e070_0_8, LS_000002630da5e070_0_12;
LS_000002630da5e070_1_4 .concat [ 4 4 4 4], LS_000002630da5e070_0_16, LS_000002630da5e070_0_20, LS_000002630da5e070_0_24, LS_000002630da5e070_0_28;
L_000002630da5e070 .concat [ 16 16 0 0], LS_000002630da5e070_1_0, LS_000002630da5e070_1_4;
S_000002630da2bf20 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002630da4c4c0_0 .net "Write_Data", 31 0, v000002630da1e520_0;  alias, 1 drivers
v000002630da4cd80_0 .net "addr", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da4d820_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da4c920_0 .net "mem_out", 31 0, v000002630da4c600_0;  alias, 1 drivers
v000002630da4c560_0 .net "mem_read", 0 0, v000002630da1f600_0;  alias, 1 drivers
v000002630da4dd20_0 .net "mem_write", 0 0, v000002630da1dc60_0;  alias, 1 drivers
S_000002630da2cd30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002630da2bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002630da4e220 .array "DataMem", 1023 0, 31 0;
v000002630da4ce20_0 .net "Data_In", 31 0, v000002630da1e520_0;  alias, 1 drivers
v000002630da4c600_0 .var "Data_Out", 31 0;
v000002630da4d0a0_0 .net "Write_en", 0 0, v000002630da1dc60_0;  alias, 1 drivers
v000002630da4d3c0_0 .net "addr", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da4dfa0_0 .net "clk", 0 0, L_000002630d99a160;  alias, 1 drivers
v000002630da4c420_0 .var/i "i", 31 0;
S_000002630da2cec0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002630da50a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002630da50ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002630da50af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002630da50b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002630da50b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002630da50b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002630da50bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002630da50c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002630da50c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000002630da50c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002630da50cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002630da50ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002630da50d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002630da50d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002630da50d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002630da50dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002630da50e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002630da50e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002630da50e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002630da50ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002630da50ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002630da50f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002630da50f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002630da50f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002630da50fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002630da4bd40_0 .net "MEM_ALU_OUT", 31 0, v000002630da1f1a0_0;  alias, 1 drivers
v000002630da4bde0_0 .net "MEM_Data_mem_out", 31 0, v000002630da4c600_0;  alias, 1 drivers
v000002630da4de60_0 .net "MEM_memread", 0 0, v000002630da1f600_0;  alias, 1 drivers
v000002630da4be80_0 .net "MEM_opcode", 11 0, v000002630da1fb00_0;  alias, 1 drivers
v000002630da4cf60_0 .net "MEM_rd_ind", 4 0, v000002630da1e3e0_0;  alias, 1 drivers
v000002630da4c6a0_0 .net "MEM_rd_indzero", 0 0, v000002630da1f100_0;  alias, 1 drivers
v000002630da4c880_0 .net "MEM_regwrite", 0 0, v000002630da1e480_0;  alias, 1 drivers
v000002630da4d140_0 .var "WB_ALU_OUT", 31 0;
v000002630da4da00_0 .var "WB_Data_mem_out", 31 0;
v000002630da4c9c0_0 .var "WB_memread", 0 0;
v000002630da4ddc0_0 .var "WB_rd_ind", 4 0;
v000002630da4d000_0 .var "WB_rd_indzero", 0 0;
v000002630da4d1e0_0 .var "WB_regwrite", 0 0;
v000002630da4d280_0 .net "clk", 0 0, L_000002630da7cf40;  1 drivers
v000002630da4d320_0 .var "hlt", 0 0;
v000002630da4d460_0 .net "rst", 0 0, v000002630da5d7b0_0;  alias, 1 drivers
E_000002630d9ba7b0 .event posedge, v000002630da20140_0, v000002630da4d280_0;
S_000002630da2d050 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002630d7d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002630da7d090 .functor AND 32, v000002630da4da00_0, L_000002630dad4ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7cfb0 .functor NOT 1, v000002630da4c9c0_0, C4<0>, C4<0>, C4<0>;
L_000002630da7d170 .functor AND 32, v000002630da4d140_0, L_000002630dad4e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002630da7d1e0 .functor OR 32, L_000002630da7d090, L_000002630da7d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002630da4e180_0 .net "Write_Data_RegFile", 31 0, L_000002630da7d1e0;  alias, 1 drivers
v000002630da4d500_0 .net *"_ivl_0", 31 0, L_000002630dad4ef0;  1 drivers
v000002630da4d8c0_0 .net *"_ivl_2", 31 0, L_000002630da7d090;  1 drivers
v000002630da4daa0_0 .net *"_ivl_4", 0 0, L_000002630da7cfb0;  1 drivers
v000002630da4d5a0_0 .net *"_ivl_6", 31 0, L_000002630dad4e50;  1 drivers
v000002630da4e860_0 .net *"_ivl_8", 31 0, L_000002630da7d170;  1 drivers
v000002630da4e540_0 .net "alu_out", 31 0, v000002630da4d140_0;  alias, 1 drivers
v000002630da4e5e0_0 .net "mem_out", 31 0, v000002630da4da00_0;  alias, 1 drivers
v000002630da4e7c0_0 .net "mem_read", 0 0, v000002630da4c9c0_0;  alias, 1 drivers
LS_000002630dad4ef0_0_0 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_4 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_8 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_12 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_16 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_20 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_24 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_0_28 .concat [ 1 1 1 1], v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0, v000002630da4c9c0_0;
LS_000002630dad4ef0_1_0 .concat [ 4 4 4 4], LS_000002630dad4ef0_0_0, LS_000002630dad4ef0_0_4, LS_000002630dad4ef0_0_8, LS_000002630dad4ef0_0_12;
LS_000002630dad4ef0_1_4 .concat [ 4 4 4 4], LS_000002630dad4ef0_0_16, LS_000002630dad4ef0_0_20, LS_000002630dad4ef0_0_24, LS_000002630dad4ef0_0_28;
L_000002630dad4ef0 .concat [ 16 16 0 0], LS_000002630dad4ef0_1_0, LS_000002630dad4ef0_1_4;
LS_000002630dad4e50_0_0 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_4 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_8 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_12 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_16 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_20 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_24 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_0_28 .concat [ 1 1 1 1], L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0, L_000002630da7cfb0;
LS_000002630dad4e50_1_0 .concat [ 4 4 4 4], LS_000002630dad4e50_0_0, LS_000002630dad4e50_0_4, LS_000002630dad4e50_0_8, LS_000002630dad4e50_0_12;
LS_000002630dad4e50_1_4 .concat [ 4 4 4 4], LS_000002630dad4e50_0_16, LS_000002630dad4e50_0_20, LS_000002630dad4e50_0_24, LS_000002630dad4e50_0_28;
L_000002630dad4e50 .concat [ 16 16 0 0], LS_000002630dad4e50_1_0, LS_000002630dad4e50_1_4;
    .scope S_000002630da2c0b0;
T_0 ;
    %wait E_000002630d9b94f0;
    %load/vec4 v000002630da4a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002630da49a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002630da49860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002630da4b200_0;
    %assign/vec4 v000002630da49a40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002630da2c240;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da4b980_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002630da4b980_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002630da4b980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %load/vec4 v000002630da4b980_0;
    %addi 1, 0, 32;
    %store/vec4 v000002630da4b980_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4b0c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002630da2bd90;
T_2 ;
    %wait E_000002630d9ba030;
    %load/vec4 v000002630da4abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002630da33f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da32ff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da49ae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da4b7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da49540_0, 0;
    %assign/vec4 v000002630da4ab20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002630da4a4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002630da497c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002630da33f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da32ff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da49ae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da4b7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da49540_0, 0;
    %assign/vec4 v000002630da4ab20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002630da4a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002630da4a260_0;
    %assign/vec4 v000002630da32ff0_0, 0;
    %load/vec4 v000002630da4b8e0_0;
    %assign/vec4 v000002630da33f90_0, 0;
    %load/vec4 v000002630da4a260_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002630da4b7a0_0, 0;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002630da4ab20_0, 4, 5;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002630da4ab20_0, 4, 5;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002630da4a260_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002630da4a260_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002630da49540_0, 0;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002630da4a260_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002630da49ae0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002630da4a260_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002630da49ae0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002630da4a260_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002630da49ae0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002630da2d500;
T_3 ;
    %wait E_000002630d9b94f0;
    %load/vec4 v000002630da39fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da39df0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002630da39df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002630da39df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da39e90, 0, 4;
    %load/vec4 v000002630da39df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002630da39df0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002630da39d50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002630da39cb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002630da39f30_0;
    %load/vec4 v000002630da39d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da39e90, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da39e90, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002630da2d500;
T_4 ;
    %wait E_000002630d9b9ef0;
    %load/vec4 v000002630da39d50_0;
    %load/vec4 v000002630da39c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002630da39d50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002630da39cb0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002630da39f30_0;
    %assign/vec4 v000002630da3a250_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002630da39c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002630da39e90, 4;
    %assign/vec4 v000002630da3a250_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002630da2d500;
T_5 ;
    %wait E_000002630d9b9ef0;
    %load/vec4 v000002630da39d50_0;
    %load/vec4 v000002630da3a1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002630da39d50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002630da39cb0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002630da39f30_0;
    %assign/vec4 v000002630da3a2f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002630da3a1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002630da39e90, 4;
    %assign/vec4 v000002630da3a2f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002630da2d500;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002630da2cba0;
    %jmp t_0;
    .scope S_000002630da2cba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da3a110_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002630da3a110_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002630da3a110_0;
    %ix/getv/s 4, v000002630da3a110_0;
    %load/vec4a v000002630da39e90, 4;
    %ix/getv/s 4, v000002630da3a110_0;
    %load/vec4a v000002630da39e90, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002630da3a110_0;
    %addi 1, 0, 32;
    %store/vec4 v000002630da3a110_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002630da2d500;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002630da2b8e0;
T_7 ;
    %wait E_000002630d9b9ff0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da39490_0, 0, 32;
    %load/vec4 v000002630da37ff0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002630da37ff0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002630da395d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002630da39490_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002630da37ff0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002630da37ff0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002630da37ff0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002630da395d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002630da39490_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002630da395d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002630da395d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002630da39490_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002630da2ca10;
T_8 ;
    %wait E_000002630d9b94f0;
    %load/vec4 v000002630da35e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002630da36470_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002630da36470_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002630da365b0_0;
    %load/vec4 v000002630da35390_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002630da365b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002630da2ca10;
T_9 ;
    %wait E_000002630d9b94f0;
    %load/vec4 v000002630da35e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da370f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002630da366f0_0;
    %assign/vec4 v000002630da370f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002630da2d1e0;
T_10 ;
    %wait E_000002630d9b9930;
    %load/vec4 v000002630da39530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da389f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da37870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da37af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da34df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da36010_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002630da35f70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002630da36d30_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002630da34c10_0;
    %load/vec4 v000002630da36f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002630da34cb0_0;
    %load/vec4 v000002630da36f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002630da36fb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002630da37370_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002630da34c10_0;
    %load/vec4 v000002630da372d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002630da34cb0_0;
    %load/vec4 v000002630da372d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da389f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da37870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da37af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da34df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da36010_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002630da36150_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da389f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da37870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da37af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da34df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da36010_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da389f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002630da37870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da37af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da34df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da36010_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002630da2d690;
T_11 ;
    %wait E_000002630d9b9170;
    %load/vec4 v000002630da2eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002630da2ee40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2db80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2dc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2ffc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2dfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2e4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2e800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f8e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2dea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2e6c0_0, 0;
    %assign/vec4 v000002630da2f200_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002630da2d9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002630da2e8a0_0;
    %assign/vec4 v000002630da2f200_0, 0;
    %load/vec4 v000002630da2e3a0_0;
    %assign/vec4 v000002630da2e6c0_0, 0;
    %load/vec4 v000002630da2e580_0;
    %assign/vec4 v000002630da2dea0_0, 0;
    %load/vec4 v000002630da2df40_0;
    %assign/vec4 v000002630da2f0c0_0, 0;
    %load/vec4 v000002630da2fde0_0;
    %assign/vec4 v000002630da2f8e0_0, 0;
    %load/vec4 v000002630da2e260_0;
    %assign/vec4 v000002630da2e800_0, 0;
    %load/vec4 v000002630da2e440_0;
    %assign/vec4 v000002630da2f480_0, 0;
    %load/vec4 v000002630da2ea80_0;
    %assign/vec4 v000002630da2e4e0_0, 0;
    %load/vec4 v000002630da2e080_0;
    %assign/vec4 v000002630da2dfe0_0, 0;
    %load/vec4 v000002630da2da40_0;
    %assign/vec4 v000002630da2e120_0, 0;
    %load/vec4 v000002630da2fc00_0;
    %assign/vec4 v000002630da2f700_0, 0;
    %load/vec4 v000002630da2eda0_0;
    %assign/vec4 v000002630da2ffc0_0, 0;
    %load/vec4 v000002630da2fe80_0;
    %assign/vec4 v000002630da2dc20_0, 0;
    %load/vec4 v000002630da2dcc0_0;
    %assign/vec4 v000002630da2db80_0, 0;
    %load/vec4 v000002630da2fca0_0;
    %assign/vec4 v000002630da2fb60_0, 0;
    %load/vec4 v000002630da2e9e0_0;
    %assign/vec4 v000002630da2de00_0, 0;
    %load/vec4 v000002630da2fd40_0;
    %assign/vec4 v000002630da2f980_0, 0;
    %load/vec4 v000002630da2ff20_0;
    %assign/vec4 v000002630da30060_0, 0;
    %load/vec4 v000002630da2e1c0_0;
    %assign/vec4 v000002630da2ee40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002630da2ee40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2db80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2dc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2ffc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2dfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da2e4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2e800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da2f8e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2dea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da2e6c0_0, 0;
    %assign/vec4 v000002630da2f200_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002630da2d370;
T_12 ;
    %wait E_000002630d9b9230;
    %load/vec4 v000002630da36830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002630da30740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da313c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da31140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da307e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da315a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da30ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da309c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002630da310a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30c40_0, 0;
    %assign/vec4 v000002630da30d80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002630da34f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002630da2eee0_0;
    %assign/vec4 v000002630da30d80_0, 0;
    %load/vec4 v000002630da2ef80_0;
    %assign/vec4 v000002630da30c40_0, 0;
    %load/vec4 v000002630da30240_0;
    %assign/vec4 v000002630da310a0_0, 0;
    %load/vec4 v000002630da316e0_0;
    %assign/vec4 v000002630da309c0_0, 0;
    %load/vec4 v000002630da30b00_0;
    %assign/vec4 v000002630da30ce0_0, 0;
    %load/vec4 v000002630da31320_0;
    %assign/vec4 v000002630da315a0_0, 0;
    %load/vec4 v000002630da2f2a0_0;
    %assign/vec4 v000002630da30420_0, 0;
    %load/vec4 v000002630da30f60_0;
    %assign/vec4 v000002630da307e0_0, 0;
    %load/vec4 v000002630da30e20_0;
    %assign/vec4 v000002630da31140_0, 0;
    %load/vec4 v000002630da30920_0;
    %assign/vec4 v000002630da30ba0_0, 0;
    %load/vec4 v000002630da31780_0;
    %assign/vec4 v000002630da30600_0, 0;
    %load/vec4 v000002630da30380_0;
    %assign/vec4 v000002630da31000_0, 0;
    %load/vec4 v000002630da30a60_0;
    %assign/vec4 v000002630da306a0_0, 0;
    %load/vec4 v000002630da304c0_0;
    %assign/vec4 v000002630da30880_0, 0;
    %load/vec4 v000002630da301a0_0;
    %assign/vec4 v000002630da31640_0, 0;
    %load/vec4 v000002630da311e0_0;
    %assign/vec4 v000002630da30100_0, 0;
    %load/vec4 v000002630da31280_0;
    %assign/vec4 v000002630da31500_0, 0;
    %load/vec4 v000002630da302e0_0;
    %assign/vec4 v000002630da30560_0, 0;
    %load/vec4 v000002630da2f3e0_0;
    %assign/vec4 v000002630da30ec0_0, 0;
    %load/vec4 v000002630da2f340_0;
    %assign/vec4 v000002630da313c0_0, 0;
    %load/vec4 v000002630da31460_0;
    %assign/vec4 v000002630da30740_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002630da30740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da313c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da31000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da30ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da31140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da307e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da315a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da30ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da309c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002630da310a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da30c40_0, 0;
    %assign/vec4 v000002630da30d80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002630d80d8a0;
T_13 ;
    %wait E_000002630d9b93f0;
    %load/vec4 v000002630da21d10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002630da236b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002630d8102d0;
T_14 ;
    %wait E_000002630d9b93b0;
    %load/vec4 v000002630da22d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002630da240b0_0;
    %pad/u 33;
    %load/vec4 v000002630da237f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002630da23890_0, 0;
    %assign/vec4 v000002630da232f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002630da237f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002630da232f0_0;
    %load/vec4 v000002630da237f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002630da240b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002630da237f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002630da237f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002630da232f0_0, 0;
    %load/vec4 v000002630da240b0_0;
    %ix/getv 4, v000002630da237f0_0;
    %shiftl 4;
    %assign/vec4 v000002630da23890_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002630da237f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002630da232f0_0;
    %load/vec4 v000002630da237f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002630da240b0_0;
    %load/vec4 v000002630da237f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002630da237f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002630da232f0_0, 0;
    %load/vec4 v000002630da240b0_0;
    %ix/getv 4, v000002630da237f0_0;
    %shiftr 4;
    %assign/vec4 v000002630da23890_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da232f0_0, 0;
    %load/vec4 v000002630da240b0_0;
    %load/vec4 v000002630da237f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002630da23890_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002630da232f0_0, 0;
    %load/vec4 v000002630da237f0_0;
    %load/vec4 v000002630da240b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002630da23890_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002630d876b50;
T_15 ;
    %wait E_000002630d9b8d70;
    %load/vec4 v000002630da20140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002630da1f100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da1e480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da1dc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da1f600_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002630da1fb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da1e3e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da1e520_0, 0;
    %assign/vec4 v000002630da1f1a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002630d942210_0;
    %assign/vec4 v000002630da1f1a0_0, 0;
    %load/vec4 v000002630da1f6a0_0;
    %assign/vec4 v000002630da1e520_0, 0;
    %load/vec4 v000002630da1fc40_0;
    %assign/vec4 v000002630da1e3e0_0, 0;
    %load/vec4 v000002630d91d510_0;
    %assign/vec4 v000002630da1fb00_0, 0;
    %load/vec4 v000002630d942850_0;
    %assign/vec4 v000002630da1f600_0, 0;
    %load/vec4 v000002630d91f310_0;
    %assign/vec4 v000002630da1dc60_0, 0;
    %load/vec4 v000002630da1dda0_0;
    %assign/vec4 v000002630da1e480_0, 0;
    %load/vec4 v000002630da1fce0_0;
    %assign/vec4 v000002630da1f100_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002630da2cd30;
T_16 ;
    %wait E_000002630d9b9ef0;
    %load/vec4 v000002630da4d0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002630da4ce20_0;
    %load/vec4 v000002630da4d3c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4e220, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002630da2cd30;
T_17 ;
    %wait E_000002630d9b9ef0;
    %load/vec4 v000002630da4d3c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002630da4e220, 4;
    %assign/vec4 v000002630da4c600_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002630da2cd30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da4c420_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002630da4c420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002630da4c420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002630da4e220, 0, 4;
    %load/vec4 v000002630da4c420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002630da4c420_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002630da2cd30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002630da4c420_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002630da4c420_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002630da4c420_0;
    %load/vec4a v000002630da4e220, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002630da4c420_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002630da4c420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002630da4c420_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002630da2cec0;
T_20 ;
    %wait E_000002630d9ba7b0;
    %load/vec4 v000002630da4d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002630da4d000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da4d320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da4d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002630da4c9c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002630da4ddc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002630da4da00_0, 0;
    %assign/vec4 v000002630da4d140_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002630da4bd40_0;
    %assign/vec4 v000002630da4d140_0, 0;
    %load/vec4 v000002630da4bde0_0;
    %assign/vec4 v000002630da4da00_0, 0;
    %load/vec4 v000002630da4de60_0;
    %assign/vec4 v000002630da4c9c0_0, 0;
    %load/vec4 v000002630da4cf60_0;
    %assign/vec4 v000002630da4ddc0_0, 0;
    %load/vec4 v000002630da4c880_0;
    %assign/vec4 v000002630da4d1e0_0, 0;
    %load/vec4 v000002630da4c6a0_0;
    %assign/vec4 v000002630da4d000_0, 0;
    %load/vec4 v000002630da4be80_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002630da4d320_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002630d7d9f50;
T_21 ;
    %wait E_000002630d9b98f0;
    %load/vec4 v000002630da5d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002630da5d2b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002630da5d2b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002630da5d2b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002630d9c8930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002630da5d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002630da5d7b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002630d9c8930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002630da5d710_0;
    %inv;
    %assign/vec4 v000002630da5d710_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002630d9c8930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002630da5d7b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002630da5d7b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002630da5b910_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
