INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/ALU_FIB/ALU_FIB.srcs/sim_1/new/sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_2
