opt -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/CallGraph.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/libSvf.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/libCudd.so -stat=false -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/libSCAFUtilities.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/libMemoryAnalysisModules.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/AllocAA.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/TalkDown.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/CallGraph.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/PDGAnalysis.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Architecture.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/BasicUtilities.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Task.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/DataFlow.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/HotProfiler.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/LoopStructure.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Invariants.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Loops.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Scheduler.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/OutlinerPass.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/MetadataManager.so -load /home/vkortbeek/devel/noelle/code/noelle/install/lib/Noelle.so -globals-aa -cfl-steens-aa -tbaa -scev-aa -cfl-anders-aa -basic-loop-aa -scev-loop-aa -auto-restrict-aa -intrinsic-aa -global-malloc-aa -pure-fun-aa -semi-local-fun-aa -phi-maze-aa -no-capture-global-aa -no-capture-src-aa -type-aa -no-escape-fields-aa -acyclic-aa -disjoint-fields-aa -field-malloc-aa -loop-variant-allocation-aa -std-in-out-err-aa -array-of-structures-aa -kill-flow-aa -callsite-depth-combinator-aa -unique-access-paths-aa -llvm-aa-results -scalar-evolution -loops -domtree -postdomtree -noellescaf -noellesvf -load /home/vkortbeek/devel/intermittent-compiler/intermittent-compiler-collection/scripts/../passes/idempotent-regions/build/idemp-regions.so -idemp -S /home/vkortbeek/devel/intermittent-compiler/intermittent-compiler-collection/passes/idempotent-regions/test/arm-code/coremark/build-noelle/src/coremark-norm.ll -o /home/vkortbeek/devel/intermittent-compiler/intermittent-compiler-collection/passes/idempotent-regions/test/arm-code/coremark/build-noelle/src/coremark-idemp.ll
Running IdempotentRegionAnalysis on: /home/vkortbeek/devel/intermittent-compiler/intermittent-compiler-collection/passes/idempotent-regions/test/arm-code/coremark/build-noelle/src/coremark-norm.ll
********************************************************************************
* Analyzing Function: _ntoa_format
********************************************************************************
Running WarAnalysis on function: _ntoa_format
Instruction  store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282 depends on:
Instruction  store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
Instruction  store i8 120, i8* %80, align 1, !dbg !335, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
Instruction  store i8 88, i8* %90, align 1, !dbg !347, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
Instruction  store i8 98, i8* %97, align 1, !dbg !357, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
Instruction  store i8 48, i8* %104, align 1, !dbg !367, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
             needs [WAW]    store i8 120, i8* %80, align 1, !dbg !335, !tbaa !282
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 88, i8* %90, align 1, !dbg !347, !tbaa !282
             needs [WAW]    store i8 98, i8* %97, align 1, !dbg !357, !tbaa !282
Instruction  store i8 45, i8* %112, align 1, !dbg !381, !tbaa !282 depends on:
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
             needs [WAW]    store i8 120, i8* %80, align 1, !dbg !335, !tbaa !282
             needs [WAW]    store i8 48, i8* %104, align 1, !dbg !367, !tbaa !282
             needs [WAW]    store i8 88, i8* %90, align 1, !dbg !347, !tbaa !282
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 98, i8* %97, align 1, !dbg !357, !tbaa !282
Instruction  store i8 43, i8* %118, align 1, !dbg !389, !tbaa !282 depends on:
             needs [WAW]    store i8 88, i8* %90, align 1, !dbg !347, !tbaa !282
             needs [WAW]    store i8 98, i8* %97, align 1, !dbg !357, !tbaa !282
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 120, i8* %80, align 1, !dbg !335, !tbaa !282
             needs [WAW]    store i8 48, i8* %104, align 1, !dbg !367, !tbaa !282
Instruction  store i8 32, i8* %124, align 1, !dbg !397, !tbaa !282 depends on:
             needs [WAW]    store i8 98, i8* %97, align 1, !dbg !357, !tbaa !282
             needs [WAW]    store i8 88, i8* %90, align 1, !dbg !347, !tbaa !282
             needs [WAW]    store i8 48, i8* %49, align 1, !dbg !296, !tbaa !282
             needs [WAW]    store i8 120, i8* %80, align 1, !dbg !335, !tbaa !282
             needs [WAW]    store i8 48, i8* %36, align 1, !dbg !281, !tbaa !282
             needs [WAW]    store i8 48, i8* %104, align 1, !dbg !367, !tbaa !282
Collecting WAR depencies
Adding forced cut:   %129 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %4, i32 %.13, i32 %.1, i32 %10), !dbg !402

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %129 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %4, i32 %.13, i32 %.1, i32 %10), !dbg !402

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %129 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %4, i32 %.13, i32 %.1, i32 %10), !dbg !402
********************************************************************************
* Analyzing Function: core_bench_list
********************************************************************************
Running WarAnalysis on function: core_bench_list
Instruction  %5 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !297, !tbaa !298 depends on:
Instruction  %7 = load i16, i16* %6, align 4, !dbg !307, !tbaa !308 depends on:
Instruction  store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
Instruction  store i16 %17, i16* %18, align 2, !dbg !329, !tbaa !330 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
Instruction  %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339 depends on:
             needs [RAW]    store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
Instruction  %27 = load %struct.list_data_s*, %struct.list_data_s** %26, align 4, !dbg !341, !tbaa !342 depends on:
Instruction  %29 = load i16, i16* %28, align 2, !dbg !343, !tbaa !330 depends on:
Instruction  %39 = load %struct.list_data_s*, %struct.list_data_s** %38, align 4, !dbg !351, !tbaa !342 depends on:
Instruction  %41 = load i16, i16* %40, align 2, !dbg !353, !tbaa !330 depends on:
Instruction  %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !357, !tbaa !342 depends on:
Instruction  %49 = load i16, i16* %48, align 2, !dbg !358, !tbaa !330 depends on:
Instruction  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !364, !tbaa !339 depends on:
             needs [RAW]    store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
Instruction  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339 depends on:
             needs [RAW]    store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
Instruction  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339 depends on:
             needs [RAW]    store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
Instruction  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339 depends on:
             needs [WAW]    store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
             needs [WAR]    %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
             needs [WAR]    %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
             needs [WAR]    %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339
             needs [WAR]    %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !364, !tbaa !339
             needs [WAW]    %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
             needs [WAR]    %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
Instruction  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339 depends on:
             needs [RAW]    store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
Instruction  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339 depends on:
             needs [WAR]    %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
Instruction  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
             needs [WAR]    %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
             needs [WAW]    store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
             needs [WAR]    %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !357, !tbaa !342
             needs [WAR]    %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339
             needs [WAR]    %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
             needs [WAR]    %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !364, !tbaa !339
             needs [WAR]    %39 = load %struct.list_data_s*, %struct.list_data_s** %38, align 4, !dbg !351, !tbaa !342
             needs [WAW]    %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
Instruction  %73 = load i16, i16* %72, align 2, !dbg !380, !tbaa !313 depends on:
             needs [RAW]    store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
             needs [RAW]    store i16 %79, i16* %77, align 2, !dbg !386, !tbaa !313
Instruction  %78 = load i16, i16* %77, align 2, !dbg !386, !tbaa !313 depends on:
             needs [RAW]    store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
             needs [RAW]    store i16 %79, i16* %77, align 2, !dbg !386, !tbaa !313
Instruction  store i16 %79, i16* %77, align 2, !dbg !386, !tbaa !313 depends on:
             needs [WAR]    %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
             needs [WAW]    store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
             needs [WAR]    %73 = load i16, i16* %72, align 2, !dbg !380, !tbaa !313
             needs [WAR]    %78 = load i16, i16* %77, align 2, !dbg !386, !tbaa !313
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
Instruction  %97 = load %struct.list_head_s*, %struct.list_head_s** %96, align 4, !dbg !404, !tbaa !339 depends on:
Instruction  %103 = load %struct.list_head_s*, %struct.list_head_s** %102, align 4, !dbg !410, !tbaa !339 depends on:
Instruction  %109 = load %struct.list_data_s*, %struct.list_data_s** %108, align 4, !dbg !413, !tbaa !342 depends on:
Instruction  %111 = load i16, i16* %110, align 2, !dbg !415, !tbaa !330 depends on:
Instruction  %114 = load %struct.list_head_s*, %struct.list_head_s** %113, align 4, !dbg !417, !tbaa !339 depends on:
Instruction  %117 = load %struct.list_head_s*, %struct.list_head_s** %116, align 4, !dbg !420, !tbaa !339 depends on:
Instruction  %121 = load %struct.list_head_s*, %struct.list_head_s** %120, align 4, !dbg !423, !tbaa !339 depends on:
Instruction  %126 = load %struct.list_data_s*, %struct.list_data_s** %125, align 4, !dbg !425, !tbaa !342 depends on:
Instruction  %128 = load i16, i16* %127, align 2, !dbg !427, !tbaa !330 depends on:
Instruction  %131 = load %struct.list_head_s*, %struct.list_head_s** %130, align 4, !dbg !429, !tbaa !339 depends on:
Collecting WAR depencies
Analyzing write:   store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
Analyzing write:   store i16 %17, i16* %18, align 2, !dbg !329, !tbaa !330
Analyzing write:   store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
  WAR Read:   %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339 found
Analyzing write:   store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
  WAR Read:   %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339 found
Analyzing write:   store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
  WAR Read:   %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339 found
Analyzing write:   store i16 %79, i16* %77, align 2, !dbg !386, !tbaa !313
  WAR Read:   %78 = load i16, i16* %77, align 2, !dbg !386, !tbaa !313 found
Adding forced cut:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
Adding forced cut:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
Adding forced cut:   %94 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.06.lcssa, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_complex, %struct.RESULTS_S* %0), !dbg !402
Adding forced cut:   %98 = call arm_aapcscc %struct.list_head_s* @core_list_remove(%struct.list_head_s* %97), !dbg !405
Adding forced cut:   %99 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.17, %struct.list_data_s* %3), !dbg !406
Adding forced cut:   %112 = call arm_aapcscc zeroext i16 @crc16(i16 signext %111, i16 zeroext %.3), !dbg !416
Adding forced cut:   %118 = call arm_aapcscc %struct.list_head_s* @core_list_undo_remove(%struct.list_head_s* %98, %struct.list_head_s* %117), !dbg !421
Adding forced cut:   %119 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.17, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !422
Adding forced cut:   %129 = call arm_aapcscc zeroext i16 @crc16(i16 signext %128, i16 zeroext %.4), !dbg !428
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
60:                                               ; preds = %56
  %61 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !368
  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339
  call void @llvm.dbg.value(metadata %struct.list_head_s* %62, metadata !292, metadata !DIExpression()), !dbg !296
  %63 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !370
  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !371
  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
  %66 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !373
  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
  %68 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !374
  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
  %69 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
  br label %70, !dbg !378

Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !371
Cursor:   %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339
Cursor:   %63 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !370
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %62, metadata !469, metadata !DIExpression()), !dbg !473
Cursor:   %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339

Visiting BB: 
60:                                               ; preds = %56
  %61 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !368
  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339
  call void @llvm.dbg.value(metadata %struct.list_head_s* %62, metadata !292, metadata !DIExpression()), !dbg !296
  %63 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !370
  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !371
  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
  %66 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !373
  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
  %68 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !374
  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
  %69 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
  br label %70, !dbg !378

Cursor:   %68 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !374
Cursor:   %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
Cursor:   %66 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !373
Cursor:   store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !371
Cursor:   %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339

Visiting BB: 
60:                                               ; preds = %56
  %61 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !368
  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339
  call void @llvm.dbg.value(metadata %struct.list_head_s* %62, metadata !292, metadata !DIExpression()), !dbg !296
  %63 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !370
  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !370, !tbaa !339
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %19, i32 0, i32 0, !dbg !371
  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !372, !tbaa !339
  %66 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !373
  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339
  %68 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !374
  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
  %69 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !377, !tbaa !339
  br label %70, !dbg !378

Cursor:   %69 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !376
Cursor:   store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !375, !tbaa !339
Cursor:   %68 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %62, i32 0, i32 0, !dbg !374
Cursor:   %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !373, !tbaa !339

Visiting BB: 
76:                                               ; preds = %71
  %77 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %3, i32 0, i32 1, !dbg !385
  %78 = load i16, i16* %77, align 2, !dbg !386, !tbaa !313
  %79 = add i16 %78, 1, !dbg !386
  store i16 %79, i16* %77, align 2, !dbg !386, !tbaa !313
  br label %80, !dbg !387

Cursor:   %79 = add i16 %78, 1, !dbg !386
Cursor:   %78 = load i16, i16* %77, align 2, !dbg !386, !tbaa !313

Write after Reads:
  WAR:   store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
  WAR:   store i16 %17, i16* %18, align 2, !dbg !329, !tbaa !330
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
    needs:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
  WAR:   store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    needs:   %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !374, !tbaa !339, !idemp_war_rd !370
    needs:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
    needs:   %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339, !idemp_war_rd !370
    needs:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !364, !tbaa !339
    needs:   %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339
    needs:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
  WAR:   store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    needs:   %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !371, !tbaa !339, !idemp_war_rd !370
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
  WAR:   store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !378, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    needs:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
    needs:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
    needs:   %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309
    needs:   %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !357, !tbaa !342
    needs:   %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339, !idemp_war_rd !370
    needs:   %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !374, !tbaa !339, !idemp_war_rd !370
    needs:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !364, !tbaa !339
    needs:   %39 = load %struct.list_data_s*, %struct.list_data_s** %38, align 4, !dbg !351, !tbaa !342
  WAR:   store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370
    needs:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
    needs:   %73 = load i16, i16* %72, align 2, !dbg !381, !tbaa !313
    needs:   %78 = load i16, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_rd !370
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %8) #4, !dbg !309

All Wars:
  [WAR] R:  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  [WAR] R:  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !371, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  [WAR] R:  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !374, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !378, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  [WAR] R:  %78 = load i16, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_rd !370 - W:  store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370

Forced cuts:
  %129 = call arm_aapcscc zeroext i16 @crc16(i16 signext %128, i16 zeroext %.4), !dbg !429
  %119 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.17, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !423
  %112 = call arm_aapcscc zeroext i16 @crc16(i16 signext %111, i16 zeroext %.3), !dbg !417
  %99 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.17, %struct.list_data_s* %3), !dbg !407
  %118 = call arm_aapcscc %struct.list_head_s* @core_list_undo_remove(%struct.list_head_s* %98, %struct.list_head_s* %117), !dbg !422
  %98 = call arm_aapcscc %struct.list_head_s* @core_list_remove(%struct.list_head_s* %97), !dbg !406
  %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
  %94 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.06.lcssa, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_complex, %struct.RESULTS_S* %0), !dbg !403
  %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331

Precut Wars:

Uncut Wars:
  [WAR] R:  %62 = load %struct.list_head_s*, %struct.list_head_s** %61, align 4, !dbg !368, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    Covered by Path:         store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  [WAR] R:  %64 = load %struct.list_head_s*, %struct.list_head_s** %63, align 4, !dbg !371, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    Covered by Path:         store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
        store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  [WAR] R:  %67 = load %struct.list_head_s*, %struct.list_head_s** %66, align 4, !dbg !374, !tbaa !339, !idemp_war_rd !370 - W:  store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !378, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    Covered by Path:         store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !378, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
        store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  [WAR] R:  %78 = load i16, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_rd !370 - W:  store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370
    Covered by Path:         store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370


War Paths:
  Path:     store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  Path:     store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  Path:     store %struct.list_head_s* %62, %struct.list_head_s** %69, align 4, !dbg !378, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
    store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

  Path:     store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370

$WAR_COUNT: 4
$UNCUT_WAR_COUNT: 4
$PATH_COUNT: 4
$PATH_SIZE: 1
$PATH_SIZE: 2
$PATH_SIZE: 2
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313
Collecting Potential Cuts from:   store i16 %1, i16* %9, align 2, !dbg !312, !tbaa !313 to:   %78 = load i16, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_rd !370
At instruction:   %77 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %3, i32 0, i32 1, !dbg !386
At instruction:   br i1 %75, label %76, label %._crit_edge12, !dbg !385
At instruction:   %75 = icmp sge i32 %74, 0, !dbg !384
At instruction:   %74 = sext i16 %73 to i32, !dbg !383
At instruction:   %73 = load i16, i16* %72, align 2, !dbg !381, !tbaa !313
At instruction:   %72 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %3, i32 0, i32 1, !dbg !381
At instruction:   call void @llvm.dbg.value(metadata i16 %.15, metadata !463, metadata !DIExpression()), !dbg !473
At instruction:   call void @llvm.dbg.value(metadata i16 %.13, metadata !462, metadata !DIExpression()), !dbg !473
At instruction:   call void @llvm.dbg.value(metadata i16 %.2, metadata !461, metadata !DIExpression()), !dbg !473
At instruction:   %.2 = phi i16 [ %35, %22 ], [ %.1, %70 ], !dbg !380
At instruction:   %.13 = phi i16 [ %.02, %22 ], [ %37, %70 ], !dbg !296
At instruction:   %.15 = phi i16 [ %23, %22 ], [ %.04, %70 ], !dbg !296
At instruction:   br label %71, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i16 %35, metadata !461, metadata !DIExpression()), !dbg !473
At instruction:   %35 = trunc i32 %34 to i16, !dbg !347
At instruction:   %34 = add nsw i32 %33, %32, !dbg !347
At instruction:   %33 = zext i16 %.01 to i32, !dbg !347
At instruction:   %32 = and i32 %31, 1, !dbg !346
At instruction:   %31 = ashr i32 %30, 8, !dbg !345
At instruction:   %30 = sext i16 %29 to i32, !dbg !344
At instruction:   %29 = load i16, i16* %28, align 2, !dbg !343, !tbaa !330
At instruction:   %28 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %27, i32 0, i32 0, !dbg !343
At instruction:   %27 = load %struct.list_data_s*, %struct.list_data_s** %26, align 4, !dbg !341, !tbaa !342
At instruction:   %26 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %25, i32 0, i32 1, !dbg !341
At instruction:   %25 = load %struct.list_head_s*, %struct.list_head_s** %24, align 4, !dbg !338, !tbaa !339
At instruction:   %24 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %20, i32 0, i32 0, !dbg !338
At instruction:   call void @llvm.dbg.value(metadata i16 %23, metadata !463, metadata !DIExpression()), !dbg !473
At instruction:   %23 = add i16 %.04, 1, !dbg !336
At instruction:   br i1 %21, label %22, label %36, !dbg !335
At instruction:   %21 = icmp eq %struct.list_head_s* %19, null, !dbg !333
At instruction:   call void @llvm.dbg.value(metadata %struct.list_head_s* %20, metadata !464, metadata !DIExpression()), !dbg !473
At instruction:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
Protecting Path cut by:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 4
Candidate:   store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  Hits: 0
  Cost: 1
  Priority: 2

Step: 1
Remaining Paths: 2
Candidate:   store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 1
Candidate:   store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i16 %79, i16* %77, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !370, !idemp_uncut_war !370
  store %struct.list_head_s* %67, %struct.list_head_s** %68, align 4, !dbg !376, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370
  store %struct.list_head_s* %64, %struct.list_head_s** %65, align 4, !dbg !373, !tbaa !339, !idemp_war_wr !370, !idemp_uncut_war !370

$CUTS_COUNT: 3
$CUTS_COST: 3
Adding checkpoint before forced cut:   %129 = call arm_aapcscc zeroext i16 @crc16(i16 signext %128, i16 zeroext %.4), !dbg !429
Adding checkpoint before forced cut:   %119 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.17, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !423
Adding checkpoint before forced cut:   %112 = call arm_aapcscc zeroext i16 @crc16(i16 signext %111, i16 zeroext %.3), !dbg !417
Adding checkpoint before forced cut:   %99 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.17, %struct.list_data_s* %3), !dbg !407
Adding checkpoint before forced cut:   %118 = call arm_aapcscc %struct.list_head_s* @core_list_undo_remove(%struct.list_head_s* %98, %struct.list_head_s* %117), !dbg !422
Adding checkpoint before forced cut:   %98 = call arm_aapcscc %struct.list_head_s* @core_list_remove(%struct.list_head_s* %97), !dbg !406
Adding checkpoint before forced cut:   %20 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !332
Adding checkpoint before forced cut:   %94 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.06.lcssa, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_complex, %struct.RESULTS_S* %0), !dbg !403
Adding checkpoint before forced cut:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
********************************************************************************
* Analyzing Function: fctprintf
********************************************************************************
Running WarAnalysis on function: fctprintf
Instruction  store void (i8, i8*)* %0, void (i8, i8*)** %9, align 4, !dbg !267, !tbaa !268 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
             needs [WAR]    call void @llvm.va_start(i8* %7), !dbg !264
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
             needs [WAW]    call void @llvm.va_start(i8* %7), !dbg !264
Instruction  store i8* %1, i8** %10, align 4, !dbg !267, !tbaa !273 depends on:
             needs [WAW]    call void @llvm.va_start(i8* %7), !dbg !264
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
             needs [WAR]    call void @llvm.va_start(i8* %7), !dbg !264
Instruction  %15 = load [1 x i32], [1 x i32]* %14, align 4, !dbg !276 depends on:
Collecting WAR depencies
Analyzing write:   store void (i8, i8*)* %0, void (i8, i8*)** %9, align 4, !dbg !267, !tbaa !268
Analyzing write:   store i8* %1, i8** %10, align 4, !dbg !267, !tbaa !273
Adding forced cut:   %16 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_fct, i8* %12, i32 -1, i8* %2, [1 x i32] %15), !dbg !276

Collecting Dominating Paths

Write after Reads:
  WAR:   store void (i8, i8*)* %0, void (i8, i8*)** %9, align 4, !dbg !267, !tbaa !268
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
    needs:   call void @llvm.va_start(i8* %7), !dbg !264
  WAR:   store i8* %1, i8** %10, align 4, !dbg !267, !tbaa !273
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #4, !dbg !265
    needs:   call void @llvm.va_start(i8* %7), !dbg !264

All Wars:

Forced cuts:
  %16 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_fct, i8* %12, i32 -1, i8* %2, [1 x i32] %15), !dbg !276

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %16 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_fct, i8* %12, i32 -1, i8* %2, [1 x i32] %15), !dbg !276
********************************************************************************
* Analyzing Function: _strnlen_s
********************************************************************************
Running WarAnalysis on function: _strnlen_s
Instruction  %4 = load i8, i8* %.0, align 1, !dbg !254, !tbaa !256 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: _ntoa_long
********************************************************************************
Running WarAnalysis on function: _ntoa_long
Instruction  store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263
Collecting WAR depencies
Analyzing write:   store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291
Adding forced cut:   %55 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %6, i32 %7, i32 %8, i32 %.01), !dbg !305

Collecting Dominating Paths

Write after Reads:
  WAR:   store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263

All Wars:

Forced cuts:
  %55 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %6, i32 %7, i32 %8, i32 %.01), !dbg !305

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %55 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %6, i32 %7, i32 %8, i32 %.01), !dbg !305
********************************************************************************
* Analyzing Function: _atoi
********************************************************************************
Running WarAnalysis on function: _atoi
Instruction  %3 = load i8*, i8** %0, align 4, !dbg !252, !tbaa !253 depends on:
             needs [RAW]    store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253
Instruction  %4 = load i8, i8* %3, align 1, !dbg !257, !tbaa !258 depends on:
Instruction  %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253 depends on:
             needs [RAW]    store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253
Instruction  store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253 depends on:
             needs [WAR]    %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253
             needs [WAR]    %3 = load i8*, i8** %0, align 4, !dbg !252, !tbaa !253
Instruction  %10 = load i8, i8* %8, align 1, !dbg !263, !tbaa !258 depends on:
Collecting WAR depencies
Analyzing write:   store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253
  WAR Read:   %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253 found
Adding forced cut:   %5 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %4), !dbg !259
Found a path

Collecting Dominating Paths

Visiting BB: 
6:                                                ; preds = %2
  %7 = mul i32 %.0, 10, !dbg !260
  %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253
  %9 = getelementptr inbounds i8, i8* %8, i32 1, !dbg !262
  store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253
  %10 = load i8, i8* %8, align 1, !dbg !263, !tbaa !258
  %11 = zext i8 %10 to i32, !dbg !263
  %12 = sub nsw i32 %11, 48, !dbg !264
  %13 = add i32 %7, %12, !dbg !265
  call void @llvm.dbg.value(metadata i32 %13, metadata !249, metadata !DIExpression()), !dbg !250
  br label %2, !dbg !251, !llvm.loop !266

Cursor:   %9 = getelementptr inbounds i8, i8* %8, i32 1, !dbg !262
Cursor:   %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253

Write after Reads:
  WAR:   store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263
    needs:   %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_rd !263
    needs:   %3 = load i8*, i8** %0, align 4, !dbg !252, !tbaa !253

All Wars:
  [WAR] R:  %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_rd !263 - W:  store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263

Forced cuts:
  %5 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %4), !dbg !259

Precut Wars:

Uncut Wars:
  [WAR] R:  %8 = load i8*, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_rd !263 - W:  store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263
    Covered by Path:         store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263


War Paths:
  Path:     store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263

$WAR_COUNT: 1
$UNCUT_WAR_COUNT: 1
$PATH_COUNT: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 1
Candidate:   store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i8* %9, i8** %0, align 4, !dbg !262, !tbaa !253, !idemp_war_wr !263, !idemp_uncut_war !263

$CUTS_COUNT: 1
$CUTS_COST: 1
Adding checkpoint before forced cut:   %5 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %4), !dbg !259
********************************************************************************
* Analyzing Function: _ntoa_long_long
********************************************************************************
Running WarAnalysis on function: _ntoa_long_long
Instruction  store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263
Collecting WAR depencies
Analyzing write:   store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291
Adding forced cut:   %56 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %55, i32 %7, i32 %8, i32 %.01), !dbg !306

Collecting Dominating Paths

Write after Reads:
  WAR:   store i8 %41, i8* %43, align 1, !dbg !290, !tbaa !291
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %13) #4, !dbg !263

All Wars:

Forced cuts:
  %56 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %55, i32 %7, i32 %8, i32 %.01), !dbg !306

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %56 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %55, i32 %7, i32 %8, i32 %.01), !dbg !306
********************************************************************************
* Analyzing Function: matrix_sum
********************************************************************************
Running WarAnalysis on function: matrix_sum
Instruction  %11 = load i32, i32* %10, align 4, !dbg !275, !tbaa !276 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: _vsnprintf
********************************************************************************
Running WarAnalysis on function: _vsnprintf
Instruction  store [1 x i32] %4, [1 x i32]* %9, align 4 depends on:
Instruction  store i8* %3, i8** %7, align 4, !tbaa !308 depends on:
Instruction  %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
Instruction  %15 = load i8, i8* %14, align 1, !dbg !321, !tbaa !322 depends on:
Instruction  %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308 depends on:
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
Instruction  %19 = load i8, i8* %18, align 1, !dbg !325, !tbaa !322 depends on:
Instruction  %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308 depends on:
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %24 = load i8, i8* %23, align 1, !dbg !330, !tbaa !322 depends on:
Instruction  %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
Instruction  store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308 depends on:
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
Instruction  %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308 depends on:
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
Instruction  store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308 depends on:
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
Instruction  %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308 depends on:
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
Instruction  %34 = load i8, i8* %33, align 1, !dbg !343, !tbaa !322 depends on:
Instruction  %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308 depends on:
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
Instruction  %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308 depends on:
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
Instruction  store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308 depends on:
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
Instruction  %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308 depends on:
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
Instruction  store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308 depends on:
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
Instruction  %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308 depends on:
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
Instruction  store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308 depends on:
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
Instruction  %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308 depends on:
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
Instruction  store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308 depends on:
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
Instruction  %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308 depends on:
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
Instruction  %62 = load i8, i8* %61, align 1, !dbg !367, !tbaa !322 depends on:
Instruction  %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308 depends on:
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
Instruction  %68 = load i8, i8* %67, align 1, !dbg !374, !tbaa !322 depends on:
Instruction  %73 = load i8*, i8** %72, align 4, !dbg !377 depends on:
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
Instruction  store i8* %74, i8** %72, align 4, !dbg !377 depends on:
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
Instruction  %76 = load i32, i32* %75, align 4, !dbg !377 depends on:
Instruction  %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
Instruction  store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308 depends on:
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
Instruction  %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308 depends on:
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
Instruction  %88 = load i8, i8* %87, align 1, !dbg !391, !tbaa !322 depends on:
Instruction  %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308 depends on:
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
Instruction  %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
Instruction  %96 = load i8, i8* %95, align 1, !dbg !397, !tbaa !322 depends on:
Instruction  %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
Instruction  %102 = load i8, i8* %101, align 1, !dbg !404, !tbaa !322 depends on:
Instruction  %107 = load i8*, i8** %106, align 4, !dbg !407 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
Instruction  store i8* %108, i8** %106, align 4, !dbg !407 depends on:
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
Instruction  %110 = load i32, i32* %109, align 4, !dbg !407 depends on:
Instruction  %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308 depends on:
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
Instruction  %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
Instruction  %122 = load i8, i8* %121, align 1, !dbg !416, !tbaa !322 depends on:
Instruction  %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
Instruction  store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308 depends on:
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
Instruction  %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308 depends on:
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
Instruction  %129 = load i8, i8* %128, align 1, !dbg !422, !tbaa !322 depends on:
Instruction  %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308 depends on:
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
Instruction  store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308 depends on:
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
Instruction  %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308 depends on:
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
Instruction  %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  %142 = load i8, i8* %141, align 1, !dbg !435, !tbaa !322 depends on:
Instruction  %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
Instruction  store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308 depends on:
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
Instruction  %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
Instruction  store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308 depends on:
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
Instruction  store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308 depends on:
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
Instruction  %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308 depends on:
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308 depends on:
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
Instruction  %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
Instruction  %165 = load i8, i8* %164, align 1, !dbg !454, !tbaa !322 depends on:
Instruction  %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %169 = load i8, i8* %168, align 1, !dbg !457, !tbaa !322 depends on:
Instruction  %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  %174 = load i8, i8* %173, align 1, !dbg !461, !tbaa !322 depends on:
Instruction  %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
Instruction  %180 = load i8, i8* %179, align 1, !dbg !469, !tbaa !322 depends on:
Instruction  %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308 depends on:
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
Instruction  %186 = load i8, i8* %185, align 1, !dbg !476, !tbaa !322 depends on:
Instruction  %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
Instruction  %196 = load i8, i8* %195, align 1, !dbg !488, !tbaa !322 depends on:
Instruction  %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
Instruction  %203 = load i8, i8* %202, align 1, !dbg !496, !tbaa !322 depends on:
Instruction  %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
Instruction  %208 = load i8, i8* %207, align 1, !dbg !500, !tbaa !322 depends on:
Instruction  %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
Instruction  %220 = load i8, i8* %219, align 1, !dbg !513, !tbaa !322 depends on:
Instruction  %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
Instruction  %225 = load i8, i8* %224, align 1, !dbg !517, !tbaa !322 depends on:
Instruction  %233 = load i8*, i8** %232, align 4, !dbg !522 depends on:
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
Instruction  store i8* %238, i8** %232, align 4, !dbg !522 depends on:
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
Instruction  %240 = load i64, i64* %239, align 8, !dbg !522 depends on:
Instruction  %255 = load i8*, i8** %254, align 4, !dbg !533 depends on:
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
Instruction  store i8* %256, i8** %254, align 4, !dbg !533 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
Instruction  %258 = load i32, i32* %257, align 4, !dbg !533 depends on:
Instruction  %272 = load i8*, i8** %271, align 4, !dbg !543 depends on:
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
Instruction  store i8* %273, i8** %271, align 4, !dbg !543 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
Instruction  %275 = load i32, i32* %274, align 4, !dbg !543 depends on:
Instruction  %283 = load i8*, i8** %282, align 4, !dbg !547 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
Instruction  store i8* %284, i8** %282, align 4, !dbg !547 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
Instruction  %286 = load i32, i32* %285, align 4, !dbg !547 depends on:
Instruction  %291 = load i8*, i8** %290, align 4, !dbg !549 depends on:
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
Instruction  store i8* %292, i8** %290, align 4, !dbg !549 depends on:
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
Instruction  %294 = load i32, i32* %293, align 4, !dbg !549 depends on:
Instruction  %314 = load i8*, i8** %313, align 4, !dbg !561 depends on:
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
Instruction  store i8* %319, i8** %313, align 4, !dbg !561 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
Instruction  %321 = load i64, i64* %320, align 8, !dbg !561 depends on:
Instruction  %329 = load i8*, i8** %328, align 4, !dbg !568 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
Instruction  store i8* %330, i8** %328, align 4, !dbg !568 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
Instruction  %332 = load i32, i32* %331, align 4, !dbg !568 depends on:
Instruction  %339 = load i8*, i8** %338, align 4, !dbg !574 depends on:
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
Instruction  store i8* %340, i8** %338, align 4, !dbg !574 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
Instruction  %342 = load i32, i32* %341, align 4, !dbg !574 depends on:
Instruction  %350 = load i8*, i8** %349, align 4, !dbg !578 depends on:
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
Instruction  store i8* %351, i8** %349, align 4, !dbg !578 depends on:
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
Instruction  %353 = load i32, i32* %352, align 4, !dbg !578 depends on:
Instruction  %358 = load i8*, i8** %357, align 4, !dbg !580 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
Instruction  store i8* %359, i8** %357, align 4, !dbg !580 depends on:
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
Instruction  %361 = load i32, i32* %360, align 4, !dbg !580 depends on:
Instruction  %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
Instruction  store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308 depends on:
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
Instruction  %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308 depends on:
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
Instruction  %374 = load i8, i8* %373, align 1, !dbg !589, !tbaa !322 depends on:
Instruction  %381 = load i8*, i8** %380, align 4, !dbg !594 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
Instruction  store i8* %386, i8** %380, align 4, !dbg !594 depends on:
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
Instruction  %388 = load double, double* %387, align 8, !dbg !594 depends on:
Instruction  %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
Instruction  store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308 depends on:
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
Instruction  %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
Instruction  %394 = load i8, i8* %393, align 1, !dbg !600, !tbaa !322 depends on:
Instruction  %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
Instruction  %399 = load i8, i8* %398, align 1, !dbg !604, !tbaa !322 depends on:
Instruction  %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %406 = load i8, i8* %405, align 1, !dbg !611, !tbaa !322 depends on:
Instruction  %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
Instruction  %411 = load i8, i8* %410, align 1, !dbg !615, !tbaa !322 depends on:
Instruction  %418 = load i8*, i8** %417, align 4, !dbg !621 depends on:
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
Instruction  store i8* %423, i8** %417, align 4, !dbg !621 depends on:
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
Instruction  %425 = load double, double* %424, align 8, !dbg !621 depends on:
Instruction  %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
Instruction  store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308 depends on:
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %441 = load i8*, i8** %440, align 4, !dbg !640 depends on:
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
Instruction  store i8* %442, i8** %440, align 4, !dbg !640 depends on:
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
Instruction  %444 = load i32, i32* %443, align 4, !dbg !640 depends on:
Instruction  %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308 depends on:
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
Instruction  store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308 depends on:
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %461 = load i8*, i8** %460, align 4, !dbg !658 depends on:
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
Instruction  store i8* %462, i8** %460, align 4, !dbg !658 depends on:
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
Instruction  %464 = load i8*, i8** %463, align 4, !dbg !658 depends on:
Instruction  %491 = load i8, i8* %.02, align 1, !dbg !683, !tbaa !322 depends on:
Instruction  %506 = load i8, i8* %.02, align 1, !dbg !691, !tbaa !322 depends on:
Instruction  %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308 depends on:
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
Instruction  store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308 depends on:
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
Instruction  %524 = load i8*, i8** %523, align 4, !dbg !712 depends on:
             needs [RAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [RAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [RAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [RAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [RAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [RAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [RAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [RAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [RAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [RAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [RAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [RAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [RAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [RAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [RAW]    store i8* %256, i8** %254, align 4, !dbg !533
             needs [RAW]    store i8* %525, i8** %523, align 4, !dbg !712
             needs [RAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [RAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
Instruction  store i8* %525, i8** %523, align 4, !dbg !712 depends on:
             needs [WAW]    store i8* %359, i8** %357, align 4, !dbg !580
             needs [WAW]    store i8* %319, i8** %313, align 4, !dbg !561
             needs [WAR]    %418 = load i8*, i8** %417, align 4, !dbg !621
             needs [WAR]    %291 = load i8*, i8** %290, align 4, !dbg !549
             needs [WAW]    store i8* %273, i8** %271, align 4, !dbg !543
             needs [WAR]    %73 = load i8*, i8** %72, align 4, !dbg !377
             needs [WAR]    %255 = load i8*, i8** %254, align 4, !dbg !533
             needs [WAR]    %329 = load i8*, i8** %328, align 4, !dbg !568
             needs [WAW]    store i8* %351, i8** %349, align 4, !dbg !578
             needs [WAR]    %314 = load i8*, i8** %313, align 4, !dbg !561
             needs [WAW]    store i8* %330, i8** %328, align 4, !dbg !568
             needs [WAR]    %381 = load i8*, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %386, i8** %380, align 4, !dbg !594
             needs [WAW]    store i8* %284, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %442, i8** %440, align 4, !dbg !640
             needs [WAR]    %441 = load i8*, i8** %440, align 4, !dbg !640
             needs [WAW]    store i8* %108, i8** %106, align 4, !dbg !407
             needs [WAW]    store i8* %462, i8** %460, align 4, !dbg !658
             needs [WAR]    %524 = load i8*, i8** %523, align 4, !dbg !712
             needs [WAR]    %272 = load i8*, i8** %271, align 4, !dbg !543
             needs [WAR]    %461 = load i8*, i8** %460, align 4, !dbg !658
             needs [WAW]    store i8* %423, i8** %417, align 4, !dbg !621
             needs [WAR]    %233 = load i8*, i8** %232, align 4, !dbg !522
             needs [WAR]    %339 = load i8*, i8** %338, align 4, !dbg !574
             needs [WAW]    store [1 x i32] %4, [1 x i32]* %9, align 4
             needs [WAR]    %358 = load i8*, i8** %357, align 4, !dbg !580
             needs [WAR]    %350 = load i8*, i8** %349, align 4, !dbg !578
             needs [WAW]    store i8* %340, i8** %338, align 4, !dbg !574
             needs [WAW]    store i8* %74, i8** %72, align 4, !dbg !377
             needs [WAW]    store i8* %292, i8** %290, align 4, !dbg !549
             needs [WAR]    %107 = load i8*, i8** %106, align 4, !dbg !407
             needs [WAR]    %283 = load i8*, i8** %282, align 4, !dbg !547
             needs [WAW]    store i8* %238, i8** %232, align 4, !dbg !522
             needs [WAW]    store i8* %256, i8** %254, align 4, !dbg !533
Instruction  %527 = load i8*, i8** %526, align 4, !dbg !712 depends on:
Instruction  %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
Instruction  store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308 depends on:
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
Instruction  %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
Instruction  store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308 depends on:
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
Instruction  %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308 depends on:
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  %538 = load i8, i8* %537, align 1, !dbg !723, !tbaa !322 depends on:
Instruction  %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308 depends on:
             needs [RAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [RAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [RAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [RAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [RAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [RAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [RAW]    store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [RAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [RAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [RAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [RAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [RAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [RAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [RAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [RAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [RAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [RAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [RAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [RAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [RAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [RAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [RAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [RAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [RAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [RAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [RAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
Instruction  store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308 depends on:
             needs [WAR]    %405 = load i8*, i8** %7, align 4, !dbg !609, !tbaa !308
             needs [WAW]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAR]    %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
             needs [WAW]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAR]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAW]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAR]    %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
             needs [WAW]    %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
             needs [WAR]    %219 = load i8*, i8** %7, align 4, !dbg !512, !tbaa !308
             needs [WAR]    %410 = load i8*, i8** %7, align 4, !dbg !614, !tbaa !308
             needs [WAR]    %207 = load i8*, i8** %7, align 4, !dbg !499, !tbaa !308
             needs [WAR]    %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
             needs [WAW]    store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAW]    store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
             needs [WAR]    %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %173 = load i8*, i8** %7, align 4, !dbg !460, !tbaa !308
             needs [WAW]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
             needs [WAR]    %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAW]    store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
             needs [WAR]    %185 = load i8*, i8** %7, align 4, !dbg !474, !tbaa !308
             needs [WAR]    %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAR]    %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAR]    %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
             needs [WAW]    store i8* %3, i8** %7, align 4, !tbaa !308
             needs [WAR]    %398 = load i8*, i8** %7, align 4, !dbg !603, !tbaa !308
             needs [WAW]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAR]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAR]    %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
             needs [WAR]    %393 = load i8*, i8** %7, align 4, !dbg !598, !tbaa !308
             needs [WAR]    %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
             needs [WAR]    %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
             needs [WAW]    store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
             needs [WAR]    %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAW]    store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
             needs [WAW]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAW]    store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
             needs [WAR]    %195 = load i8*, i8** %7, align 4, !dbg !486, !tbaa !308
             needs [WAR]    %101 = load i8*, i8** %7, align 4, !dbg !403, !tbaa !308
             needs [WAR]    %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
             needs [WAW]    store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
             needs [WAR]    %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
             needs [WAR]    %168 = load i8*, i8** %7, align 4, !dbg !455, !tbaa !308
             needs [WAW]    store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
             needs [WAW]    store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAR]    %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
             needs [WAR]    %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
             needs [WAW]    %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
             needs [WAW]    store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
             needs [WAR]    %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
             needs [WAR]    %87 = load i8*, i8** %7, align 4, !dbg !390, !tbaa !308
             needs [WAW]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAR]    %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
             needs [WAW]    %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
             needs [WAR]    %61 = load i8*, i8** %7, align 4, !dbg !366, !tbaa !308
             needs [WAR]    %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
             needs [WAR]    %33 = load i8*, i8** %7, align 4, !dbg !341, !tbaa !308
             needs [WAR]    %202 = load i8*, i8** %7, align 4, !dbg !494, !tbaa !308
             needs [WAR]    %164 = load i8*, i8** %7, align 4, !dbg !453, !tbaa !308
             needs [WAW]    store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
             needs [WAW]    store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
             needs [WAR]    %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
             needs [WAW]    store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
             needs [WAW]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
             needs [WAW]    store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
             needs [WAR]    %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
             needs [WAR]    %67 = load i8*, i8** %7, align 4, !dbg !373, !tbaa !308
             needs [WAR]    %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
             needs [WAR]    %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
             needs [WAW]    store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
             needs [WAR]    %121 = load i8*, i8** %7, align 4, !dbg !415, !tbaa !308
             needs [WAW]    store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
             needs [WAW]    store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
             needs [WAR]    %179 = load i8*, i8** %7, align 4, !dbg !467, !tbaa !308
             needs [WAR]    %373 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308
             needs [WAR]    %224 = load i8*, i8** %7, align 4, !dbg !516, !tbaa !308
             needs [WAR]    %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
             needs [WAR]    %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
             needs [WAW]    store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
             needs [WAW]    store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
             needs [WAR]    %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
             needs [WAR]    %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
Collecting WAR depencies
Analyzing write:   store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
  WAR Read:   %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308 found
Analyzing write:   store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
  WAR Read:   %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308 found
Analyzing write:   store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
  WAR Read:   %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308 found
Analyzing write:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
  WAR Read:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308 found
Analyzing write:   store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
  WAR Read:   %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308 found
Analyzing write:   store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
  WAR Read:   %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308 found
Analyzing write:   store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
  WAR Read:   %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308 found
Analyzing write:   store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
  WAR Read:   %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308 found
Analyzing write:   store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
  WAR Read:   %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308 found
Analyzing write:   store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
  WAR Read:   %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308 found
Analyzing write:   store i8* %74, i8** %72, align 4, !dbg !377
  WAR Read:   %73 = load i8*, i8** %72, align 4, !dbg !377 found
Analyzing write:   store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
  WAR Read:   %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308 found
Analyzing write:   store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
  WAR Read:   %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308 found
Analyzing write:   store i8* %108, i8** %106, align 4, !dbg !407
  WAR Read:   %107 = load i8*, i8** %106, align 4, !dbg !407 found
Analyzing write:   store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
  WAR Read:   %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308 found
Analyzing write:   store i8* %256, i8** %254, align 4, !dbg !533
  WAR Read:   %255 = load i8*, i8** %254, align 4, !dbg !533 found
Analyzing write:   store i8* %462, i8** %460, align 4, !dbg !658
  WAR Read:   %461 = load i8*, i8** %460, align 4, !dbg !658 found
Analyzing write:   store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
  WAR Read:   %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308 found
Analyzing write:   store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
  WAR Read:   %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308 found
Analyzing write:   store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
  WAR Read:   %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308 found
Analyzing write:   store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
  WAR Read:   %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308 found
Analyzing write:   store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
  WAR Read:   %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308 found
Analyzing write:   store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
  WAR Read:   %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308 found
Analyzing write:   store i8* %238, i8** %232, align 4, !dbg !522
  WAR Read:   %233 = load i8*, i8** %232, align 4, !dbg !522 found
Analyzing write:   store i8* %273, i8** %271, align 4, !dbg !543
  WAR Read:   %272 = load i8*, i8** %271, align 4, !dbg !543 found
Analyzing write:   store i8* %284, i8** %282, align 4, !dbg !547
  WAR Read:   %283 = load i8*, i8** %282, align 4, !dbg !547 found
Analyzing write:   store i8* %292, i8** %290, align 4, !dbg !549
  WAR Read:   %291 = load i8*, i8** %290, align 4, !dbg !549 found
Analyzing write:   store i8* %319, i8** %313, align 4, !dbg !561
  WAR Read:   %314 = load i8*, i8** %313, align 4, !dbg !561 found
Analyzing write:   store i8* %330, i8** %328, align 4, !dbg !568
  WAR Read:   %329 = load i8*, i8** %328, align 4, !dbg !568 found
Analyzing write:   store i8* %340, i8** %338, align 4, !dbg !574
  WAR Read:   %339 = load i8*, i8** %338, align 4, !dbg !574 found
Analyzing write:   store i8* %351, i8** %349, align 4, !dbg !578
  WAR Read:   %350 = load i8*, i8** %349, align 4, !dbg !578 found
Analyzing write:   store i8* %359, i8** %357, align 4, !dbg !580
  WAR Read:   %358 = load i8*, i8** %357, align 4, !dbg !580 found
Analyzing write:   store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
  WAR Read:   %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308 found
Analyzing write:   store i8* %386, i8** %380, align 4, !dbg !594
  WAR Read:   %381 = load i8*, i8** %380, align 4, !dbg !594 found
Analyzing write:   store i8* %423, i8** %417, align 4, !dbg !621
  WAR Read:   %418 = load i8*, i8** %417, align 4, !dbg !621 found
Analyzing write:   store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
  WAR Read:   %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308 found
Analyzing write:   store i8* %442, i8** %440, align 4, !dbg !640
  WAR Read:   %441 = load i8*, i8** %440, align 4, !dbg !640 found
Analyzing write:   store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
  WAR Read:   %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308 found
Analyzing write:   store i8* %525, i8** %523, align 4, !dbg !712
  WAR Read:   %524 = load i8*, i8** %523, align 4, !dbg !712 found
Analyzing write:   store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
  WAR Read:   %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308 found
Analyzing write:   store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
  WAR Read:   %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308 found
Analyzing write:   store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
  WAR Read:   %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308 found
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Adding forced cut:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !368
Adding forced cut:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !370
Adding forced cut:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !398
Adding forced cut:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !400
Adding forced cut:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !529
Adding forced cut:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !539
Adding forced cut:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !555
Adding forced cut:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
Adding forced cut:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
Adding forced cut:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !582
Adding forced cut:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
Adding forced cut:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.624, i32 %2), !dbg !635
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !643
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.826, i32 %2), !dbg !653
Adding forced cut:   %470 = call arm_aapcscc i32 @_strnlen_s(i8* %464, i32 %469), !dbg !661
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1028, i32 %2), !dbg !678
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext %506, i8* %1, i32 %.1230, i32 %2), !dbg !693
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1331, i32 %2), !dbg !705
Adding forced cut:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !719
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !725
Adding forced cut:   call arm_aapcscc void %.0(i8 zeroext 0, i8* %1, i32 %549, i32 %2), !dbg !731
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
379:                                              ; preds = %377, %._crit_edge139
  %.15 = phi i32 [ %378, %377 ], [ %.8, %._crit_edge139 ], !dbg !362
  call void @llvm.dbg.value(metadata i32 %.15, metadata !259, metadata !DIExpression()), !dbg !307
  %380 = bitcast %struct.__va_list* %6 to i8**, !dbg !594
  %381 = load i8*, i8** %380, align 4, !dbg !594
  %382 = ptrtoint i8* %381 to i32, !dbg !594
  %383 = add i32 %382, 7, !dbg !594
  %384 = and i32 %383, -8, !dbg !594
  %385 = inttoptr i32 %384 to i8*, !dbg !594
  %386 = getelementptr inbounds i8, i8* %385, i32 8, !dbg !594
  store i8* %386, i8** %380, align 4, !dbg !594
  %387 = bitcast i8* %385 to double*, !dbg !594
  %388 = load double, double* %387, align 8, !dbg !594
  %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
  call void @llvm.dbg.value(metadata i32 %389, metadata !263, metadata !DIExpression()), !dbg !307
  %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
  %391 = getelementptr inbounds i8, i8* %390, i32 1, !dbg !596
  store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
  br label %542, !dbg !597

Cursor:   %391 = getelementptr inbounds i8, i8* %390, i32 1, !dbg !596
Cursor:   %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308

Visiting BB: 
124:                                              ; preds = %LeafBlock61
  %125 = or i32 %.5, 256, !dbg !417
  call void @llvm.dbg.value(metadata i32 %125, metadata !259, metadata !DIExpression()), !dbg !307
  %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308
  %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !419
  store i8* %127, i8** %7, align 4, !dbg !419, !tbaa !308
  %128 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308
  %129 = load i8, i8* %128, align 1, !dbg !422, !tbaa !322
  %130 = zext i8 %129 to i32, !dbg !422
  %131 = icmp eq i32 %130, 108, !dbg !423
  br i1 %131, label %132, label %._crit_edge128, !dbg !424

Cursor:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !419
Cursor:   %126 = load i8*, i8** %7, align 4, !dbg !419, !tbaa !308

Visiting BB: 
132:                                              ; preds = %124
  %133 = or i32 %125, 512, !dbg !425
  call void @llvm.dbg.value(metadata i32 %133, metadata !259, metadata !DIExpression()), !dbg !307
  %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308
  %135 = getelementptr inbounds i8, i8* %134, i32 1, !dbg !427
  store i8* %135, i8** %7, align 4, !dbg !427, !tbaa !308
  br label %136, !dbg !428

Cursor:   %135 = getelementptr inbounds i8, i8* %134, i32 1, !dbg !427
Cursor:   %134 = load i8*, i8** %7, align 4, !dbg !427, !tbaa !308

Visiting BB: 
22:                                               ; preds = %17
  %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
  %24 = load i8, i8* %23, align 1, !dbg !330, !tbaa !322
  %25 = add i32 %.018, 1, !dbg !331
  call void @llvm.dbg.value(metadata i32 %25, metadata !263, metadata !DIExpression()), !dbg !307
  call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
  %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308
  %27 = getelementptr inbounds i8, i8* %26, i32 1, !dbg !333
  store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308
  br label %.backedge, !dbg !334

Cursor:   %27 = getelementptr inbounds i8, i8* %26, i32 1, !dbg !333
Cursor:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308

Visiting BB: 
28:                                               ; preds = %17
  %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308
  %30 = getelementptr inbounds i8, i8* %29, i32 1, !dbg !337
  store i8* %30, i8** %7, align 4, !dbg !337, !tbaa !308
  br label %31

Cursor:   %30 = getelementptr inbounds i8, i8* %29, i32 1, !dbg !337
Cursor:   %29 = load i8*, i8** %7, align 4, !dbg !337, !tbaa !308

Visiting BB: 
36:                                               ; preds = %LeafBlock46
  %37 = or i32 %.03, 1, !dbg !344
  call void @llvm.dbg.value(metadata i32 %37, metadata !259, metadata !DIExpression()), !dbg !307
  %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308
  %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !346
  store i8* %39, i8** %7, align 4, !dbg !346, !tbaa !308
  call void @llvm.dbg.value(metadata i32 1, metadata !262, metadata !DIExpression()), !dbg !307
  br label %57, !dbg !347

Cursor:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !346
Cursor:   %38 = load i8*, i8** %7, align 4, !dbg !346, !tbaa !308

Visiting BB: 
40:                                               ; preds = %LeafBlock44
  %41 = or i32 %.03, 2, !dbg !348
  call void @llvm.dbg.value(metadata i32 %41, metadata !259, metadata !DIExpression()), !dbg !307
  %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308
  %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !349
  store i8* %43, i8** %7, align 4, !dbg !349, !tbaa !308
  call void @llvm.dbg.value(metadata i32 1, metadata !262, metadata !DIExpression()), !dbg !307
  br label %57, !dbg !350

Cursor:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !349
Cursor:   %42 = load i8*, i8** %7, align 4, !dbg !349, !tbaa !308

Visiting BB: 
44:                                               ; preds = %LeafBlock42
  %45 = or i32 %.03, 4, !dbg !351
  call void @llvm.dbg.value(metadata i32 %45, metadata !259, metadata !DIExpression()), !dbg !307
  %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308
  %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !352
  store i8* %47, i8** %7, align 4, !dbg !352, !tbaa !308
  call void @llvm.dbg.value(metadata i32 1, metadata !262, metadata !DIExpression()), !dbg !307
  br label %57, !dbg !353

Cursor:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !352
Cursor:   %46 = load i8*, i8** %7, align 4, !dbg !352, !tbaa !308

Visiting BB: 
48:                                               ; preds = %LeafBlock
  %49 = or i32 %.03, 8, !dbg !354
  call void @llvm.dbg.value(metadata i32 %49, metadata !259, metadata !DIExpression()), !dbg !307
  %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308
  %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !355
  store i8* %51, i8** %7, align 4, !dbg !355, !tbaa !308
  call void @llvm.dbg.value(metadata i32 1, metadata !262, metadata !DIExpression()), !dbg !307
  br label %57, !dbg !356

Cursor:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !355
Cursor:   %50 = load i8*, i8** %7, align 4, !dbg !355, !tbaa !308

Visiting BB: 
52:                                               ; preds = %LeafBlock40
  %53 = or i32 %.03, 16, !dbg !357
  call void @llvm.dbg.value(metadata i32 %53, metadata !259, metadata !DIExpression()), !dbg !307
  %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308
  %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !358
  store i8* %55, i8** %7, align 4, !dbg !358, !tbaa !308
  call void @llvm.dbg.value(metadata i32 1, metadata !262, metadata !DIExpression()), !dbg !307
  br label %57, !dbg !359

Cursor:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !358
Cursor:   %54 = load i8*, i8** %7, align 4, !dbg !358, !tbaa !308

Visiting BB: 
71:                                               ; preds = %66
  %72 = bitcast %struct.__va_list* %6 to i8**, !dbg !377
  %73 = load i8*, i8** %72, align 4, !dbg !377
  %74 = getelementptr inbounds i8, i8* %73, i32 4, !dbg !377
  store i8* %74, i8** %72, align 4, !dbg !377
  %75 = bitcast i8* %73 to i32*, !dbg !377
  %76 = load i32, i32* %75, align 4, !dbg !377
  call void @llvm.dbg.value(metadata i32 %76, metadata !264, metadata !DIExpression()), !dbg !378
  %77 = icmp slt i32 %76, 0, !dbg !379
  br i1 %77, label %78, label %81, !dbg !381

Cursor:   %74 = getelementptr inbounds i8, i8* %73, i32 4, !dbg !377
Cursor:   %73 = load i8*, i8** %72, align 4, !dbg !377

Visiting BB: 
82:                                               ; preds = %81, %78
  %.08 = phi i32 [ %80, %78 ], [ %76, %81 ], !dbg !386
  %.25 = phi i32 [ %79, %78 ], [ %.14.lcssa, %81 ], !dbg !362
  call void @llvm.dbg.value(metadata i32 %.25, metadata !259, metadata !DIExpression()), !dbg !307
  call void @llvm.dbg.value(metadata i32 %.08, metadata !260, metadata !DIExpression()), !dbg !307
  %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308
  %84 = getelementptr inbounds i8, i8* %83, i32 1, !dbg !387
  store i8* %84, i8** %7, align 4, !dbg !387, !tbaa !308
  br label %85, !dbg !388

Cursor:   %84 = getelementptr inbounds i8, i8* %83, i32 1, !dbg !387
Cursor:   %83 = load i8*, i8** %7, align 4, !dbg !387, !tbaa !308

Visiting BB: 
91:                                               ; preds = %86
  %92 = or i32 %.4, 1024, !dbg !394
  call void @llvm.dbg.value(metadata i32 %92, metadata !259, metadata !DIExpression()), !dbg !307
  %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308
  %94 = getelementptr inbounds i8, i8* %93, i32 1, !dbg !395
  store i8* %94, i8** %7, align 4, !dbg !395, !tbaa !308
  %95 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308
  %96 = load i8, i8* %95, align 1, !dbg !397, !tbaa !322
  %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !398
  br i1 %97, label %98, label %100, !dbg !399

Cursor:   %94 = getelementptr inbounds i8, i8* %93, i32 1, !dbg !395
Cursor:   %93 = load i8*, i8** %7, align 4, !dbg !395, !tbaa !308

Visiting BB: 
105:                                              ; preds = %100
  %106 = bitcast %struct.__va_list* %6 to i8**, !dbg !407
  %107 = load i8*, i8** %106, align 4, !dbg !407
  %108 = getelementptr inbounds i8, i8* %107, i32 4, !dbg !407
  store i8* %108, i8** %106, align 4, !dbg !407
  %109 = bitcast i8* %107 to i32*, !dbg !407
  %110 = load i32, i32* %109, align 4, !dbg !407
  call void @llvm.dbg.value(metadata i32 %110, metadata !270, metadata !DIExpression()), !dbg !408
  %111 = icmp sgt i32 %110, 0, !dbg !409
  br i1 %111, label %112, label %113, !dbg !410

Cursor:   %108 = getelementptr inbounds i8, i8* %107, i32 4, !dbg !407
Cursor:   %107 = load i8*, i8** %106, align 4, !dbg !407

Visiting BB: 
114:                                              ; preds = %113, %112
  %115 = phi i32 [ %110, %112 ], [ 0, %113 ], !dbg !410
  call void @llvm.dbg.value(metadata i32 %115, metadata !261, metadata !DIExpression()), !dbg !307
  %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308
  %117 = getelementptr inbounds i8, i8* %116, i32 1, !dbg !411
  store i8* %117, i8** %7, align 4, !dbg !411, !tbaa !308
  br label %118, !dbg !412

Cursor:   %117 = getelementptr inbounds i8, i8* %116, i32 1, !dbg !411
Cursor:   %116 = load i8*, i8** %7, align 4, !dbg !411, !tbaa !308

Visiting BB: 
253:                                              ; preds = %250
  %254 = bitcast %struct.__va_list* %6 to i8**, !dbg !533
  %255 = load i8*, i8** %254, align 4, !dbg !533
  %256 = getelementptr inbounds i8, i8* %255, i32 4, !dbg !533
  store i8* %256, i8** %254, align 4, !dbg !533
  %257 = bitcast i8* %255 to i32*, !dbg !533
  %258 = load i32, i32* %257, align 4, !dbg !533
  call void @llvm.dbg.value(metadata i32 %258, metadata !286, metadata !DIExpression()), !dbg !534
  %259 = icmp sgt i32 %258, 0, !dbg !535
  br i1 %259, label %260, label %261, !dbg !536

Cursor:   %256 = getelementptr inbounds i8, i8* %255, i32 4, !dbg !533
Cursor:   %255 = load i8*, i8** %254, align 4, !dbg !533

Visiting BB: 
459:                                              ; preds = %LeafBlock108
  %460 = bitcast %struct.__va_list* %6 to i8**, !dbg !658
  %461 = load i8*, i8** %460, align 4, !dbg !658
  %462 = getelementptr inbounds i8, i8* %461, i32 4, !dbg !658
  store i8* %462, i8** %460, align 4, !dbg !658
  %463 = bitcast i8* %461 to i8**, !dbg !658
  %464 = load i8*, i8** %463, align 4, !dbg !658
  call void @llvm.dbg.value(metadata i8* %464, metadata !301, metadata !DIExpression()), !dbg !659
  %465 = icmp ne i32 %.213, 0, !dbg !660
  br i1 %465, label %466, label %467, !dbg !660

Cursor:   %462 = getelementptr inbounds i8, i8* %461, i32 4, !dbg !658
Cursor:   %461 = load i8*, i8** %460, align 4, !dbg !658

Visiting BB: 
137:                                              ; preds = %LeafBlock55
  %138 = or i32 %.5, 128, !dbg !431
  call void @llvm.dbg.value(metadata i32 %138, metadata !259, metadata !DIExpression()), !dbg !307
  %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308
  %140 = getelementptr inbounds i8, i8* %139, i32 1, !dbg !432
  store i8* %140, i8** %7, align 4, !dbg !432, !tbaa !308
  %141 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308
  %142 = load i8, i8* %141, align 1, !dbg !435, !tbaa !322
  %143 = zext i8 %142 to i32, !dbg !435
  %144 = icmp eq i32 %143, 104, !dbg !436
  br i1 %144, label %145, label %._crit_edge129, !dbg !437

Cursor:   %140 = getelementptr inbounds i8, i8* %139, i32 1, !dbg !432
Cursor:   %139 = load i8*, i8** %7, align 4, !dbg !432, !tbaa !308

Visiting BB: 
145:                                              ; preds = %137
  %146 = or i32 %138, 64, !dbg !438
  call void @llvm.dbg.value(metadata i32 %146, metadata !259, metadata !DIExpression()), !dbg !307
  %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308
  %148 = getelementptr inbounds i8, i8* %147, i32 1, !dbg !440
  store i8* %148, i8** %7, align 4, !dbg !440, !tbaa !308
  br label %149, !dbg !441

Cursor:   %148 = getelementptr inbounds i8, i8* %147, i32 1, !dbg !440
Cursor:   %147 = load i8*, i8** %7, align 4, !dbg !440, !tbaa !308

Visiting BB: 
150:                                              ; preds = %LeafBlock63
  %151 = or i32 %.5, 256, !dbg !443
  call void @llvm.dbg.value(metadata i32 %151, metadata !259, metadata !DIExpression()), !dbg !307
  %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308
  %153 = getelementptr inbounds i8, i8* %152, i32 1, !dbg !444
  store i8* %153, i8** %7, align 4, !dbg !444, !tbaa !308
  br label %163, !dbg !445

Cursor:   %153 = getelementptr inbounds i8, i8* %152, i32 1, !dbg !444
Cursor:   %152 = load i8*, i8** %7, align 4, !dbg !444, !tbaa !308

Visiting BB: 
154:                                              ; preds = %LeafBlock57
  %155 = or i32 %.5, 512, !dbg !446
  call void @llvm.dbg.value(metadata i32 %155, metadata !259, metadata !DIExpression()), !dbg !307
  %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308
  %157 = getelementptr inbounds i8, i8* %156, i32 1, !dbg !447
  store i8* %157, i8** %7, align 4, !dbg !447, !tbaa !308
  br label %163, !dbg !448

Cursor:   %157 = getelementptr inbounds i8, i8* %156, i32 1, !dbg !447
Cursor:   %156 = load i8*, i8** %7, align 4, !dbg !447, !tbaa !308

Visiting BB: 
158:                                              ; preds = %LeafBlock65
  %159 = or i32 %.5, 256, !dbg !449
  call void @llvm.dbg.value(metadata i32 %159, metadata !259, metadata !DIExpression()), !dbg !307
  %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308
  %161 = getelementptr inbounds i8, i8* %160, i32 1, !dbg !450
  store i8* %161, i8** %7, align 4, !dbg !450, !tbaa !308
  br label %163, !dbg !451

Cursor:   %161 = getelementptr inbounds i8, i8* %160, i32 1, !dbg !450
Cursor:   %160 = load i8*, i8** %7, align 4, !dbg !450, !tbaa !308

Visiting BB: 
456:                                              ; preds = %455, %._crit_edge147
  %.927 = phi i32 [ %.826.lcssa, %455 ], [ %446, %._crit_edge147 ], !dbg !642
  call void @llvm.dbg.value(metadata i32 %.927, metadata !263, metadata !DIExpression()), !dbg !307
  %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308
  %458 = getelementptr inbounds i8, i8* %457, i32 1, !dbg !657
  store i8* %458, i8** %7, align 4, !dbg !657, !tbaa !308
  br label %542

Cursor:   %458 = getelementptr inbounds i8, i8* %457, i32 1, !dbg !657
Cursor:   %457 = load i8*, i8** %7, align 4, !dbg !657, !tbaa !308

Visiting BB: 
231:                                              ; preds = %228
  %232 = bitcast %struct.__va_list* %6 to i8**, !dbg !522
  %233 = load i8*, i8** %232, align 4, !dbg !522
  %234 = ptrtoint i8* %233 to i32, !dbg !522
  %235 = add i32 %234, 7, !dbg !522
  %236 = and i32 %235, -8, !dbg !522
  %237 = inttoptr i32 %236 to i8*, !dbg !522
  %238 = getelementptr inbounds i8, i8* %237, i32 8, !dbg !522
  store i8* %238, i8** %232, align 4, !dbg !522
  %239 = bitcast i8* %237 to i64*, !dbg !522
  %240 = load i64, i64* %239, align 8, !dbg !522
  call void @llvm.dbg.value(metadata i64 %240, metadata !279, metadata !DIExpression()), !dbg !523
  %241 = icmp sgt i64 %240, 0, !dbg !524
  br i1 %241, label %242, label %243, !dbg !525

Cursor:   %238 = getelementptr inbounds i8, i8* %237, i32 8, !dbg !522
Cursor:   %237 = inttoptr i32 %236 to i8*, !dbg !522
Cursor:   %236 = and i32 %235, -8, !dbg !522
Cursor:   %235 = add i32 %234, 7, !dbg !522
Cursor:   %234 = ptrtoint i8* %233 to i32, !dbg !522
Cursor:   %233 = load i8*, i8** %232, align 4, !dbg !522

Visiting BB: 
270:                                              ; preds = %267
  %271 = bitcast %struct.__va_list* %6 to i8**, !dbg !543
  %272 = load i8*, i8** %271, align 4, !dbg !543
  %273 = getelementptr inbounds i8, i8* %272, i32 4, !dbg !543
  store i8* %273, i8** %271, align 4, !dbg !543
  %274 = bitcast i8* %272 to i32*, !dbg !543
  %275 = load i32, i32* %274, align 4, !dbg !543
  %276 = trunc i32 %275 to i8, !dbg !544
  %277 = zext i8 %276 to i32, !dbg !544
  br label %297, !dbg !542

Cursor:   %273 = getelementptr inbounds i8, i8* %272, i32 4, !dbg !543
Cursor:   %272 = load i8*, i8** %271, align 4, !dbg !543

Visiting BB: 
281:                                              ; preds = %278
  %282 = bitcast %struct.__va_list* %6 to i8**, !dbg !547
  %283 = load i8*, i8** %282, align 4, !dbg !547
  %284 = getelementptr inbounds i8, i8* %283, i32 4, !dbg !547
  store i8* %284, i8** %282, align 4, !dbg !547
  %285 = bitcast i8* %283 to i32*, !dbg !547
  %286 = load i32, i32* %285, align 4, !dbg !547
  %287 = trunc i32 %286 to i16, !dbg !548
  %288 = sext i16 %287 to i32, !dbg !548
  br label %295, !dbg !546

Cursor:   %284 = getelementptr inbounds i8, i8* %283, i32 4, !dbg !547
Cursor:   %283 = load i8*, i8** %282, align 4, !dbg !547

Visiting BB: 
289:                                              ; preds = %278
  %290 = bitcast %struct.__va_list* %6 to i8**, !dbg !549
  %291 = load i8*, i8** %290, align 4, !dbg !549
  %292 = getelementptr inbounds i8, i8* %291, i32 4, !dbg !549
  store i8* %292, i8** %290, align 4, !dbg !549
  %293 = bitcast i8* %291 to i32*, !dbg !549
  %294 = load i32, i32* %293, align 4, !dbg !549
  br label %295, !dbg !546

Cursor:   %292 = getelementptr inbounds i8, i8* %291, i32 4, !dbg !549
Cursor:   %291 = load i8*, i8** %290, align 4, !dbg !549

Visiting BB: 
312:                                              ; preds = %309
  %313 = bitcast %struct.__va_list* %6 to i8**, !dbg !561
  %314 = load i8*, i8** %313, align 4, !dbg !561
  %315 = ptrtoint i8* %314 to i32, !dbg !561
  %316 = add i32 %315, 7, !dbg !561
  %317 = and i32 %316, -8, !dbg !561
  %318 = inttoptr i32 %317 to i8*, !dbg !561
  %319 = getelementptr inbounds i8, i8* %318, i32 8, !dbg !561
  store i8* %319, i8** %313, align 4, !dbg !561
  %320 = bitcast i8* %318 to i64*, !dbg !561
  %321 = load i64, i64* %320, align 8, !dbg !561
  %322 = zext i32 %.239 to i64, !dbg !563
  %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !564
  call void @llvm.dbg.value(metadata i32 %323, metadata !263, metadata !DIExpression()), !dbg !307
  br label %368, !dbg !565

Cursor:   %319 = getelementptr inbounds i8, i8* %318, i32 8, !dbg !561
Cursor:   %318 = inttoptr i32 %317 to i8*, !dbg !561
Cursor:   %317 = and i32 %316, -8, !dbg !561
Cursor:   %316 = add i32 %315, 7, !dbg !561
Cursor:   %315 = ptrtoint i8* %314 to i32, !dbg !561
Cursor:   %314 = load i8*, i8** %313, align 4, !dbg !561

Visiting BB: 
327:                                              ; preds = %324
  %328 = bitcast %struct.__va_list* %6 to i8**, !dbg !568
  %329 = load i8*, i8** %328, align 4, !dbg !568
  %330 = getelementptr inbounds i8, i8* %329, i32 4, !dbg !568
  store i8* %330, i8** %328, align 4, !dbg !568
  %331 = bitcast i8* %329 to i32*, !dbg !568
  %332 = load i32, i32* %331, align 4, !dbg !568
  %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !570
  call void @llvm.dbg.value(metadata i32 %333, metadata !263, metadata !DIExpression()), !dbg !307
  br label %367, !dbg !571

Cursor:   %330 = getelementptr inbounds i8, i8* %329, i32 4, !dbg !568
Cursor:   %329 = load i8*, i8** %328, align 4, !dbg !568

Visiting BB: 
337:                                              ; preds = %334
  %338 = bitcast %struct.__va_list* %6 to i8**, !dbg !574
  %339 = load i8*, i8** %338, align 4, !dbg !574
  %340 = getelementptr inbounds i8, i8* %339, i32 4, !dbg !574
  store i8* %340, i8** %338, align 4, !dbg !574
  %341 = bitcast i8* %339 to i32*, !dbg !574
  %342 = load i32, i32* %341, align 4, !dbg !574
  %343 = trunc i32 %342 to i8, !dbg !575
  %344 = zext i8 %343 to i32, !dbg !575
  br label %364, !dbg !573

Cursor:   %340 = getelementptr inbounds i8, i8* %339, i32 4, !dbg !574
Cursor:   %339 = load i8*, i8** %338, align 4, !dbg !574

Visiting BB: 
348:                                              ; preds = %345
  %349 = bitcast %struct.__va_list* %6 to i8**, !dbg !578
  %350 = load i8*, i8** %349, align 4, !dbg !578
  %351 = getelementptr inbounds i8, i8* %350, i32 4, !dbg !578
  store i8* %351, i8** %349, align 4, !dbg !578
  %352 = bitcast i8* %350 to i32*, !dbg !578
  %353 = load i32, i32* %352, align 4, !dbg !578
  %354 = trunc i32 %353 to i16, !dbg !579
  %355 = zext i16 %354 to i32, !dbg !579
  br label %362, !dbg !577

Cursor:   %351 = getelementptr inbounds i8, i8* %350, i32 4, !dbg !578
Cursor:   %350 = load i8*, i8** %349, align 4, !dbg !578

Visiting BB: 
356:                                              ; preds = %345
  %357 = bitcast %struct.__va_list* %6 to i8**, !dbg !580
  %358 = load i8*, i8** %357, align 4, !dbg !580
  %359 = getelementptr inbounds i8, i8* %358, i32 4, !dbg !580
  store i8* %359, i8** %357, align 4, !dbg !580
  %360 = bitcast i8* %358 to i32*, !dbg !580
  %361 = load i32, i32* %360, align 4, !dbg !580
  br label %362, !dbg !577

Cursor:   %359 = getelementptr inbounds i8, i8* %358, i32 4, !dbg !580
Cursor:   %358 = load i8*, i8** %357, align 4, !dbg !580

Visiting BB: 
369:                                              ; preds = %368, %308
  %.523 = phi i32 [ %.220, %308 ], [ %.422, %368 ], !dbg !585
  call void @llvm.dbg.value(metadata i32 %.523, metadata !263, metadata !DIExpression()), !dbg !307
  %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308
  %371 = getelementptr inbounds i8, i8* %370, i32 1, !dbg !586
  store i8* %371, i8** %7, align 4, !dbg !586, !tbaa !308
  br label %542

Cursor:   %371 = getelementptr inbounds i8, i8* %370, i32 1, !dbg !586
Cursor:   %370 = load i8*, i8** %7, align 4, !dbg !586, !tbaa !308

Visiting BB: 
379:                                              ; preds = %377, %._crit_edge139
  %.15 = phi i32 [ %378, %377 ], [ %.8, %._crit_edge139 ], !dbg !362
  call void @llvm.dbg.value(metadata i32 %.15, metadata !259, metadata !DIExpression()), !dbg !307
  %380 = bitcast %struct.__va_list* %6 to i8**, !dbg !594
  %381 = load i8*, i8** %380, align 4, !dbg !594
  %382 = ptrtoint i8* %381 to i32, !dbg !594
  %383 = add i32 %382, 7, !dbg !594
  %384 = and i32 %383, -8, !dbg !594
  %385 = inttoptr i32 %384 to i8*, !dbg !594
  %386 = getelementptr inbounds i8, i8* %385, i32 8, !dbg !594
  store i8* %386, i8** %380, align 4, !dbg !594
  %387 = bitcast i8* %385 to double*, !dbg !594
  %388 = load double, double* %387, align 8, !dbg !594
  %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !595
  call void @llvm.dbg.value(metadata i32 %389, metadata !263, metadata !DIExpression()), !dbg !307
  %390 = load i8*, i8** %7, align 4, !dbg !596, !tbaa !308
  %391 = getelementptr inbounds i8, i8* %390, i32 1, !dbg !596
  store i8* %391, i8** %7, align 4, !dbg !596, !tbaa !308
  br label %542, !dbg !597

Cursor:   %386 = getelementptr inbounds i8, i8* %385, i32 8, !dbg !594
Cursor:   %385 = inttoptr i32 %384 to i8*, !dbg !594
Cursor:   %384 = and i32 %383, -8, !dbg !594
Cursor:   %383 = add i32 %382, 7, !dbg !594
Cursor:   %382 = ptrtoint i8* %381 to i32, !dbg !594
Cursor:   %381 = load i8*, i8** %380, align 4, !dbg !594

Visiting BB: 
416:                                              ; preds = %414, %._crit_edge145
  %.17 = phi i32 [ %415, %414 ], [ %.16, %._crit_edge145 ], !dbg !620
  call void @llvm.dbg.value(metadata i32 %.17, metadata !259, metadata !DIExpression()), !dbg !307
  %417 = bitcast %struct.__va_list* %6 to i8**, !dbg !621
  %418 = load i8*, i8** %417, align 4, !dbg !621
  %419 = ptrtoint i8* %418 to i32, !dbg !621
  %420 = add i32 %419, 7, !dbg !621
  %421 = and i32 %420, -8, !dbg !621
  %422 = inttoptr i32 %421 to i8*, !dbg !621
  %423 = getelementptr inbounds i8, i8* %422, i32 8, !dbg !621
  store i8* %423, i8** %417, align 4, !dbg !621
  %424 = bitcast i8* %422 to double*, !dbg !621
  %425 = load double, double* %424, align 8, !dbg !621
  %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
  call void @llvm.dbg.value(metadata i32 %426, metadata !263, metadata !DIExpression()), !dbg !307
  %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
  %428 = getelementptr inbounds i8, i8* %427, i32 1, !dbg !623
  store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
  br label %542, !dbg !624

Cursor:   %423 = getelementptr inbounds i8, i8* %422, i32 8, !dbg !621
Cursor:   %422 = inttoptr i32 %421 to i8*, !dbg !621
Cursor:   %421 = and i32 %420, -8, !dbg !621
Cursor:   %420 = add i32 %419, 7, !dbg !621
Cursor:   %419 = ptrtoint i8* %418 to i32, !dbg !621
Cursor:   %418 = load i8*, i8** %417, align 4, !dbg !621

Visiting BB: 
416:                                              ; preds = %414, %._crit_edge145
  %.17 = phi i32 [ %415, %414 ], [ %.16, %._crit_edge145 ], !dbg !620
  call void @llvm.dbg.value(metadata i32 %.17, metadata !259, metadata !DIExpression()), !dbg !307
  %417 = bitcast %struct.__va_list* %6 to i8**, !dbg !621
  %418 = load i8*, i8** %417, align 4, !dbg !621
  %419 = ptrtoint i8* %418 to i32, !dbg !621
  %420 = add i32 %419, 7, !dbg !621
  %421 = and i32 %420, -8, !dbg !621
  %422 = inttoptr i32 %421 to i8*, !dbg !621
  %423 = getelementptr inbounds i8, i8* %422, i32 8, !dbg !621
  store i8* %423, i8** %417, align 4, !dbg !621
  %424 = bitcast i8* %422 to double*, !dbg !621
  %425 = load double, double* %424, align 8, !dbg !621
  %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !622
  call void @llvm.dbg.value(metadata i32 %426, metadata !263, metadata !DIExpression()), !dbg !307
  %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308
  %428 = getelementptr inbounds i8, i8* %427, i32 1, !dbg !623
  store i8* %428, i8** %7, align 4, !dbg !623, !tbaa !308
  br label %542, !dbg !624

Cursor:   %428 = getelementptr inbounds i8, i8* %427, i32 1, !dbg !623
Cursor:   %427 = load i8*, i8** %7, align 4, !dbg !623, !tbaa !308

Visiting BB: 
439:                                              ; preds = %438, %._crit_edge146
  %.135 = phi i32 [ 1, %._crit_edge146 ], [ %.lcssa153, %438 ], !dbg !625
  %.725 = phi i32 [ %.018, %._crit_edge146 ], [ %.624.lcssa, %438 ], !dbg !639
  call void @llvm.dbg.value(metadata i32 %.725, metadata !263, metadata !DIExpression()), !dbg !307
  call void @llvm.dbg.value(metadata i32 %.135, metadata !299, metadata !DIExpression()), !dbg !625
  %440 = bitcast %struct.__va_list* %6 to i8**, !dbg !640
  %441 = load i8*, i8** %440, align 4, !dbg !640
  %442 = getelementptr inbounds i8, i8* %441, i32 4, !dbg !640
  store i8* %442, i8** %440, align 4, !dbg !640
  %443 = bitcast i8* %441 to i32*, !dbg !640
  %444 = load i32, i32* %443, align 4, !dbg !640
  %445 = trunc i32 %444 to i8, !dbg !641
  %446 = add i32 %.725, 1, !dbg !642
  call void @llvm.dbg.value(metadata i32 %446, metadata !263, metadata !DIExpression()), !dbg !307
  call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !643
  %447 = and i32 %.8, 2, !dbg !644
  %448 = icmp ne i32 %447, 0, !dbg !644
  br i1 %448, label %449, label %._crit_edge147, !dbg !646

Cursor:   %442 = getelementptr inbounds i8, i8* %441, i32 4, !dbg !640
Cursor:   %441 = load i8*, i8** %440, align 4, !dbg !640

Visiting BB: 
518:                                              ; preds = %517, %._crit_edge152
  %.1432 = phi i32 [ %.1331.lcssa, %517 ], [ %.1230.lcssa, %._crit_edge152 ], !dbg !639
  call void @llvm.dbg.value(metadata i32 %.1432, metadata !263, metadata !DIExpression()), !dbg !307
  %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308
  %520 = getelementptr inbounds i8, i8* %519, i32 1, !dbg !709
  store i8* %520, i8** %7, align 4, !dbg !709, !tbaa !308
  br label %542

Cursor:   %520 = getelementptr inbounds i8, i8* %519, i32 1, !dbg !709
Cursor:   %519 = load i8*, i8** %7, align 4, !dbg !709, !tbaa !308

Visiting BB: 
521:                                              ; preds = %LeafBlock104
  call void @llvm.dbg.value(metadata i32 8, metadata !260, metadata !DIExpression()), !dbg !307
  %522 = or i32 %.8, 33, !dbg !710
  call void @llvm.dbg.value(metadata i32 %522, metadata !259, metadata !DIExpression()), !dbg !307
  call void @llvm.dbg.value(metadata i8 0, metadata !304, metadata !DIExpression()), !dbg !711
  %523 = bitcast %struct.__va_list* %6 to i8**, !dbg !712
  %524 = load i8*, i8** %523, align 4, !dbg !712
  %525 = getelementptr inbounds i8, i8* %524, i32 4, !dbg !712
  store i8* %525, i8** %523, align 4, !dbg !712
  %526 = bitcast i8* %524 to i8**, !dbg !712
  %527 = load i8*, i8** %526, align 4, !dbg !712
  %528 = ptrtoint i8* %527 to i32, !dbg !715
  %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
  call void @llvm.dbg.value(metadata i32 %529, metadata !263, metadata !DIExpression()), !dbg !307
  %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
  %531 = getelementptr inbounds i8, i8* %530, i32 1, !dbg !717
  store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
  br label %542

Cursor:   %525 = getelementptr inbounds i8, i8* %524, i32 4, !dbg !712
Cursor:   %524 = load i8*, i8** %523, align 4, !dbg !712

Visiting BB: 
521:                                              ; preds = %LeafBlock104
  call void @llvm.dbg.value(metadata i32 8, metadata !260, metadata !DIExpression()), !dbg !307
  %522 = or i32 %.8, 33, !dbg !710
  call void @llvm.dbg.value(metadata i32 %522, metadata !259, metadata !DIExpression()), !dbg !307
  call void @llvm.dbg.value(metadata i8 0, metadata !304, metadata !DIExpression()), !dbg !711
  %523 = bitcast %struct.__va_list* %6 to i8**, !dbg !712
  %524 = load i8*, i8** %523, align 4, !dbg !712
  %525 = getelementptr inbounds i8, i8* %524, i32 4, !dbg !712
  store i8* %525, i8** %523, align 4, !dbg !712
  %526 = bitcast i8* %524 to i8**, !dbg !712
  %527 = load i8*, i8** %526, align 4, !dbg !712
  %528 = ptrtoint i8* %527 to i32, !dbg !715
  %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !716
  call void @llvm.dbg.value(metadata i32 %529, metadata !263, metadata !DIExpression()), !dbg !307
  %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308
  %531 = getelementptr inbounds i8, i8* %530, i32 1, !dbg !717
  store i8* %531, i8** %7, align 4, !dbg !717, !tbaa !308
  br label %542

Cursor:   %531 = getelementptr inbounds i8, i8* %530, i32 1, !dbg !717
Cursor:   %530 = load i8*, i8** %7, align 4, !dbg !717, !tbaa !308

Visiting BB: 
532:                                              ; preds = %LeafBlock74
  %533 = add i32 %.018, 1, !dbg !718
  call void @llvm.dbg.value(metadata i32 %533, metadata !263, metadata !DIExpression()), !dbg !307
  call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !719
  %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308
  %535 = getelementptr inbounds i8, i8* %534, i32 1, !dbg !720
  store i8* %535, i8** %7, align 4, !dbg !720, !tbaa !308
  br label %542, !dbg !721

Cursor:   %535 = getelementptr inbounds i8, i8* %534, i32 1, !dbg !720
Cursor:   %534 = load i8*, i8** %7, align 4, !dbg !720, !tbaa !308

Visiting BB: 
536:                                              ; preds = %NewDefault73
  %537 = load i8*, i8** %7, align 4, !dbg !722, !tbaa !308
  %538 = load i8, i8* %537, align 1, !dbg !723, !tbaa !322
  %539 = add i32 %.018, 1, !dbg !724
  call void @llvm.dbg.value(metadata i32 %539, metadata !263, metadata !DIExpression()), !dbg !307
  call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !725
  %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308
  %541 = getelementptr inbounds i8, i8* %540, i32 1, !dbg !726
  store i8* %541, i8** %7, align 4, !dbg !726, !tbaa !308
  br label %542, !dbg !727

Cursor:   %541 = getelementptr inbounds i8, i8* %540, i32 1, !dbg !726
Cursor:   %540 = load i8*, i8** %7, align 4, !dbg !726, !tbaa !308

Write after Reads:
  WAR:   store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
  WAR:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
  WAR:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
  WAR:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
  WAR:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
  WAR:   store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
  WAR:   store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
  WAR:   store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
  WAR:   store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
  WAR:   store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
  WAR:   store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
  WAR:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
  WAR:   store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
  WAR:   store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
  WAR:   store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
  WAR:   store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
  WAR:   store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
  WAR:   store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
  WAR:   store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
  WAR:   store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
  WAR:   store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
  WAR:   store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
  WAR:   store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
  WAR:   store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
  WAR:   store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
  WAR:   store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
  WAR:   store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
  WAR:   store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
  WAR:   store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
  WAR:   store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
  WAR:   store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
    needs:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
    needs:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
    needs:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
    needs:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
    needs:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
    needs:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
    needs:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
    needs:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
    needs:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
    needs:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
    needs:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
    needs:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
    needs:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
    needs:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
    needs:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
    needs:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
  WAR:   store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
  WAR:   store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
  WAR:   store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    needs:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
    needs:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
    needs:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
    needs:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
    needs:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
    needs:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
    needs:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
    needs:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
    needs:   %207 = load i8*, i8** %7, align 4, !dbg !500, !tbaa !308
    needs:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
    needs:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
    needs:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
    needs:   %95 = load i8*, i8** %7, align 4, !dbg !397, !tbaa !308
    needs:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
    needs:   %173 = load i8*, i8** %7, align 4, !dbg !461, !tbaa !308
    needs:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
    needs:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
    needs:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
    needs:   %185 = load i8*, i8** %7, align 4, !dbg !475, !tbaa !308
    needs:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
    needs:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
    needs:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
    needs:   %23 = load i8*, i8** %7, align 4, !dbg !328, !tbaa !308
    needs:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
    needs:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
    needs:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
    needs:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
    needs:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
    needs:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
    needs:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
    needs:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
    needs:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
    needs:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
    needs:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
    needs:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
    needs:   %537 = load i8*, i8** %7, align 4, !dbg !723, !tbaa !308
    needs:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
    needs:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
    needs:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
    needs:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
    needs:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
    needs:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
    needs:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
    needs:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
    needs:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
    needs:   %61 = load i8*, i8** %7, align 4, !dbg !367, !tbaa !308
    needs:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
    needs:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
    needs:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
    needs:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
    needs:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
    needs:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
    needs:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
    needs:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
    needs:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
    needs:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
    needs:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
    needs:   %179 = load i8*, i8** %7, align 4, !dbg !468, !tbaa !308
    needs:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
    needs:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
    needs:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
    needs:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
    needs:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
    needs:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334

All Wars:
  [WAR] R:  %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334 - W:  store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334 - W:  store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334 - W:  store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334 - W:  store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334 - W:  store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334 - W:  store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334 - W:  store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334 - W:  store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334 - W:  store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334 - W:  store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334 - W:  store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334 - W:  store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334 - W:  store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334 - W:  store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334 - W:  store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334 - W:  store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334 - W:  store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  [WAR] R:  %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

Forced cuts:
  call arm_aapcscc void %.0(i8 zeroext 0, i8* %1, i32 %549, i32 %2), !dbg !732
  %470 = call arm_aapcscc i32 @_strnlen_s(i8* %464, i32 %469), !dbg !662
  call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !644
  call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
  %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
  call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.826, i32 %2), !dbg !654
  %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
  call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !720
  call arm_aapcscc void %.0(i8 zeroext %506, i8* %1, i32 %.1230, i32 %2), !dbg !694
  %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
  call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !726
  %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
  %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
  call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1331, i32 %2), !dbg !706
  %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
  %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
  call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1028, i32 %2), !dbg !679
  %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
  %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
  %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
  %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
  call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.624, i32 %2), !dbg !636
  %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
  %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596

Precut Wars:

Uncut Wars:
  [WAR] R:  %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334 - W:  store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334 - W:  store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334 - W:  store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334 - W:  store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334 - W:  store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334 - W:  store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334 - W:  store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334 - W:  store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334 - W:  store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334 - W:  store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334 - W:  store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334 - W:  store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334 - W:  store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334 - W:  store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334 - W:  store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334 - W:  store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334 - W:  store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  [WAR] R:  %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Covered by Path:         store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334


War Paths:
  Path:     store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

  Path:     store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

$WAR_COUNT: 42
$UNCUT_WAR_COUNT: 42
$PATH_COUNT: 42
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %390 = load i8*, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %389, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
Protecting Path cut by:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %133, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %133 = or i32 %125, 512, !dbg !426
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
WAR: R:  %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %3, i8** %7, align 4, !tbaa !308
Collecting Potential Cuts from:   store i8* %3, i8** %7, align 4, !tbaa !308 to:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
At instruction:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Protecting Path cut by:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Potential protecting write:  store i8* %3, i8** %7, align 4, !tbaa !308
Collecting Potential Cuts from:   store i8* %3, i8** %7, align 4, !tbaa !308 to:   %29 = load i8*, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_rd !334
At instruction:   br i1 %21, label %22, label %28, !dbg !327
At instruction:   %21 = icmp ne i32 %20, 37, !dbg !326
At instruction:   %20 = zext i8 %19 to i32, !dbg !325
At instruction:   %19 = load i8, i8* %18, align 1, !dbg !325, !tbaa !322
At instruction:   %18 = load i8*, i8** %7, align 4, !dbg !323, !tbaa !308
At instruction:   br i1 %16, label %17, label %543, !dbg !319
At instruction:   %16 = icmp ne i8 %15, 0, !dbg !319
At instruction:   %15 = load i8, i8* %14, align 1, !dbg !321, !tbaa !322
At instruction:   %14 = load i8*, i8** %7, align 4, !dbg !320, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.018, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.018 = phi i32 [ 0, %12 ], [ %.018.be, %.backedge ], !dbg !307
At instruction:   br label %13, !dbg !319
At instruction:   call void @llvm.dbg.value(metadata void (i8, i8*, i32, i32)* %.0, metadata !2720, metadata !DIExpression()), !dbg !2772
At instruction:   %.0 = phi void (i8, i8*, i32, i32)* [ %0, %._crit_edge ], [ @_out_null, %11 ]
At instruction:   br label %12, !dbg !316
At instruction:   br i1 %10, label %._crit_edge, label %11, !dbg !316
At instruction:   %10 = icmp ne i8* %1, null, !dbg !314
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.declare(metadata %struct.__va_list* %6, metadata !2724, metadata !DIExpression()), !dbg !2774
At instruction:   call void @llvm.dbg.declare(metadata i8** %7, metadata !2723, metadata !DIExpression()), !dbg !2773
At instruction:   store i8* %3, i8** %7, align 4, !tbaa !308
Adding:   store i8* %3, i8** %7, align 4, !tbaa !308
Found a path
At instruction:   br label %12, !dbg !317
At instruction:   call void @llvm.dbg.value(metadata void (i8, i8*, i32, i32)* @_out_null, metadata !2720, metadata !DIExpression()), !dbg !2772
At instruction:   br label %13, !dbg !307, !llvm.loop !336
At instruction:   %.018.be = phi i32 [ %25, %22 ], [ %.1533, %542 ]
At instruction:   br label %.backedge, !dbg !335
At instruction:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %27 = getelementptr inbounds i8, i8* %26, i32 1, !dbg !333
At instruction:   %26 = load i8*, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_rd !334
At instruction:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Protecting Path cut by:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br i1 %SwitchLeaf47, label %36, label %LeafBlock46.NewDefault_crit_edge
At instruction:   %SwitchLeaf47 = icmp eq i32 %35, 48
At instruction:   br i1 %Pivot49, label %LeafBlock44, label %LeafBlock46
At instruction:   %Pivot49 = icmp slt i32 %35, 48
At instruction:   br i1 %Pivot51, label %LeafBlock42, label %NodeBlock48
At instruction:   %Pivot51 = icmp slt i32 %35, 45
At instruction:   br i1 %Pivot53, label %NodeBlock, label %NodeBlock50
At instruction:   %Pivot53 = icmp slt i32 %35, 43
At instruction:   br label %NodeBlock52
At instruction:   %35 = zext i8 %34 to i32, !dbg !344
At instruction:   %34 = load i8, i8* %33, align 1, !dbg !344, !tbaa !322
At instruction:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.03, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.03 = phi i32 [ 0, %31 ], [ %.14, %._crit_edge124 ], !dbg !341
At instruction:   br label %32, !dbg !340
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   br label %31
At instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
At instruction:   br label %32, !dbg !364
At instruction:   br i1 %59, label %._crit_edge124, label %60, !dbg !364, !llvm.loop !365
At instruction:   %59 = icmp ne i32 %.017, 0, !dbg !364
At instruction:   br label %58, !dbg !364
At instruction:   call void @llvm.dbg.value(metadata i32 %.017, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.14, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.14 = phi i32 [ %.03, %56 ], [ %53, %52 ], [ %49, %48 ], [ %45, %44 ], [ %41, %40 ], [ %37, %36 ], !dbg !363
At instruction:   %.017 = phi i32 [ 0, %56 ], [ 1, %52 ], [ 1, %48 ], [ 1, %44 ], [ 1, %40 ], [ 1, %36 ], !dbg !362
At instruction:   br label %57, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !347
At instruction:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br label %57, !dbg !351
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !350
At instruction:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br i1 %SwitchLeaf45, label %40, label %LeafBlock44.NewDefault_crit_edge
At instruction:   %SwitchLeaf45 = icmp eq i32 %35, 45
At instruction:   br label %57, !dbg !354
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !353
At instruction:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br i1 %SwitchLeaf43, label %44, label %LeafBlock42.NewDefault_crit_edge
At instruction:   %SwitchLeaf43 = icmp eq i32 %35, 43
At instruction:   br label %57, !dbg !357
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !356
At instruction:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br i1 %SwitchLeaf, label %48, label %LeafBlock.NewDefault_crit_edge
At instruction:   %SwitchLeaf = icmp eq i32 %35, 32
At instruction:   br i1 %Pivot, label %LeafBlock, label %LeafBlock40
At instruction:   %Pivot = icmp slt i32 %35, 35
At instruction:   br label %57, !dbg !360
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !359
At instruction:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br i1 %SwitchLeaf41, label %52, label %LeafBlock40.NewDefault_crit_edge
At instruction:   %SwitchLeaf41 = icmp eq i32 %35, 35
At instruction:   br label %57, !dbg !361
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   br label %56
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
WAR: R:  %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br i1 %SwitchLeaf45, label %40, label %LeafBlock44.NewDefault_crit_edge
At instruction:   %SwitchLeaf45 = icmp eq i32 %35, 45
At instruction:   br i1 %Pivot49, label %LeafBlock44, label %LeafBlock46
At instruction:   %Pivot49 = icmp slt i32 %35, 48
At instruction:   br i1 %Pivot51, label %LeafBlock42, label %NodeBlock48
At instruction:   %Pivot51 = icmp slt i32 %35, 45
At instruction:   br i1 %Pivot53, label %NodeBlock, label %NodeBlock50
At instruction:   %Pivot53 = icmp slt i32 %35, 43
At instruction:   br label %NodeBlock52
At instruction:   %35 = zext i8 %34 to i32, !dbg !344
At instruction:   %34 = load i8, i8* %33, align 1, !dbg !344, !tbaa !322
At instruction:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.03, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.03 = phi i32 [ 0, %31 ], [ %.14, %._crit_edge124 ], !dbg !341
At instruction:   br label %32, !dbg !340
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   br label %31
At instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
At instruction:   br label %32, !dbg !364
At instruction:   br i1 %59, label %._crit_edge124, label %60, !dbg !364, !llvm.loop !365
At instruction:   %59 = icmp ne i32 %.017, 0, !dbg !364
At instruction:   br label %58, !dbg !364
At instruction:   call void @llvm.dbg.value(metadata i32 %.017, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.14, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.14 = phi i32 [ %.03, %56 ], [ %53, %52 ], [ %49, %48 ], [ %45, %44 ], [ %41, %40 ], [ %37, %36 ], !dbg !363
At instruction:   %.017 = phi i32 [ 0, %56 ], [ 1, %52 ], [ 1, %48 ], [ 1, %44 ], [ 1, %40 ], [ 1, %36 ], !dbg !362
At instruction:   br label %57, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !347
At instruction:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br i1 %SwitchLeaf47, label %36, label %LeafBlock46.NewDefault_crit_edge
At instruction:   %SwitchLeaf47 = icmp eq i32 %35, 48
At instruction:   br label %57, !dbg !351
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !350
At instruction:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br label %57, !dbg !354
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !353
At instruction:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br i1 %SwitchLeaf43, label %44, label %LeafBlock42.NewDefault_crit_edge
At instruction:   %SwitchLeaf43 = icmp eq i32 %35, 43
At instruction:   br label %57, !dbg !357
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !356
At instruction:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br i1 %SwitchLeaf, label %48, label %LeafBlock.NewDefault_crit_edge
At instruction:   %SwitchLeaf = icmp eq i32 %35, 32
At instruction:   br i1 %Pivot, label %LeafBlock, label %LeafBlock40
At instruction:   %Pivot = icmp slt i32 %35, 35
At instruction:   br label %57, !dbg !360
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !359
At instruction:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br i1 %SwitchLeaf41, label %52, label %LeafBlock40.NewDefault_crit_edge
At instruction:   %SwitchLeaf41 = icmp eq i32 %35, 35
At instruction:   br label %57, !dbg !361
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   br label %56
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
WAR: R:  %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br i1 %SwitchLeaf43, label %44, label %LeafBlock42.NewDefault_crit_edge
At instruction:   %SwitchLeaf43 = icmp eq i32 %35, 43
At instruction:   br i1 %Pivot51, label %LeafBlock42, label %NodeBlock48
At instruction:   %Pivot51 = icmp slt i32 %35, 45
At instruction:   br i1 %Pivot53, label %NodeBlock, label %NodeBlock50
At instruction:   %Pivot53 = icmp slt i32 %35, 43
At instruction:   br label %NodeBlock52
At instruction:   %35 = zext i8 %34 to i32, !dbg !344
At instruction:   %34 = load i8, i8* %33, align 1, !dbg !344, !tbaa !322
At instruction:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.03, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.03 = phi i32 [ 0, %31 ], [ %.14, %._crit_edge124 ], !dbg !341
At instruction:   br label %32, !dbg !340
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   br label %31
At instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
At instruction:   br label %32, !dbg !364
At instruction:   br i1 %59, label %._crit_edge124, label %60, !dbg !364, !llvm.loop !365
At instruction:   %59 = icmp ne i32 %.017, 0, !dbg !364
At instruction:   br label %58, !dbg !364
At instruction:   call void @llvm.dbg.value(metadata i32 %.017, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.14, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.14 = phi i32 [ %.03, %56 ], [ %53, %52 ], [ %49, %48 ], [ %45, %44 ], [ %41, %40 ], [ %37, %36 ], !dbg !363
At instruction:   %.017 = phi i32 [ 0, %56 ], [ 1, %52 ], [ 1, %48 ], [ 1, %44 ], [ 1, %40 ], [ 1, %36 ], !dbg !362
At instruction:   br label %57, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !347
At instruction:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br i1 %SwitchLeaf47, label %36, label %LeafBlock46.NewDefault_crit_edge
At instruction:   %SwitchLeaf47 = icmp eq i32 %35, 48
At instruction:   br i1 %Pivot49, label %LeafBlock44, label %LeafBlock46
At instruction:   %Pivot49 = icmp slt i32 %35, 48
At instruction:   br label %57, !dbg !351
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !350
At instruction:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br i1 %SwitchLeaf45, label %40, label %LeafBlock44.NewDefault_crit_edge
At instruction:   %SwitchLeaf45 = icmp eq i32 %35, 45
At instruction:   br label %57, !dbg !354
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !353
At instruction:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br label %57, !dbg !357
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !356
At instruction:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br i1 %SwitchLeaf, label %48, label %LeafBlock.NewDefault_crit_edge
At instruction:   %SwitchLeaf = icmp eq i32 %35, 32
At instruction:   br i1 %Pivot, label %LeafBlock, label %LeafBlock40
At instruction:   %Pivot = icmp slt i32 %35, 35
At instruction:   br label %57, !dbg !360
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !359
At instruction:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br i1 %SwitchLeaf41, label %52, label %LeafBlock40.NewDefault_crit_edge
At instruction:   %SwitchLeaf41 = icmp eq i32 %35, 35
At instruction:   br label %57, !dbg !361
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   br label %56
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
WAR: R:  %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br i1 %SwitchLeaf, label %48, label %LeafBlock.NewDefault_crit_edge
At instruction:   %SwitchLeaf = icmp eq i32 %35, 32
At instruction:   br i1 %Pivot, label %LeafBlock, label %LeafBlock40
At instruction:   %Pivot = icmp slt i32 %35, 35
At instruction:   br i1 %Pivot53, label %NodeBlock, label %NodeBlock50
At instruction:   %Pivot53 = icmp slt i32 %35, 43
At instruction:   br label %NodeBlock52
At instruction:   %35 = zext i8 %34 to i32, !dbg !344
At instruction:   %34 = load i8, i8* %33, align 1, !dbg !344, !tbaa !322
At instruction:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.03, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.03 = phi i32 [ 0, %31 ], [ %.14, %._crit_edge124 ], !dbg !341
At instruction:   br label %32, !dbg !340
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   br label %31
At instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
At instruction:   br label %32, !dbg !364
At instruction:   br i1 %59, label %._crit_edge124, label %60, !dbg !364, !llvm.loop !365
At instruction:   %59 = icmp ne i32 %.017, 0, !dbg !364
At instruction:   br label %58, !dbg !364
At instruction:   call void @llvm.dbg.value(metadata i32 %.017, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.14, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.14 = phi i32 [ %.03, %56 ], [ %53, %52 ], [ %49, %48 ], [ %45, %44 ], [ %41, %40 ], [ %37, %36 ], !dbg !363
At instruction:   %.017 = phi i32 [ 0, %56 ], [ 1, %52 ], [ 1, %48 ], [ 1, %44 ], [ 1, %40 ], [ 1, %36 ], !dbg !362
At instruction:   br label %57, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !347
At instruction:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br i1 %SwitchLeaf47, label %36, label %LeafBlock46.NewDefault_crit_edge
At instruction:   %SwitchLeaf47 = icmp eq i32 %35, 48
At instruction:   br i1 %Pivot49, label %LeafBlock44, label %LeafBlock46
At instruction:   %Pivot49 = icmp slt i32 %35, 48
At instruction:   br i1 %Pivot51, label %LeafBlock42, label %NodeBlock48
At instruction:   %Pivot51 = icmp slt i32 %35, 45
At instruction:   br label %57, !dbg !351
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !350
At instruction:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br i1 %SwitchLeaf45, label %40, label %LeafBlock44.NewDefault_crit_edge
At instruction:   %SwitchLeaf45 = icmp eq i32 %35, 45
At instruction:   br label %57, !dbg !354
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !353
At instruction:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br i1 %SwitchLeaf43, label %44, label %LeafBlock42.NewDefault_crit_edge
At instruction:   %SwitchLeaf43 = icmp eq i32 %35, 43
At instruction:   br label %57, !dbg !357
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !356
At instruction:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br label %57, !dbg !360
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !359
At instruction:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br i1 %SwitchLeaf41, label %52, label %LeafBlock40.NewDefault_crit_edge
At instruction:   %SwitchLeaf41 = icmp eq i32 %35, 35
At instruction:   br label %57, !dbg !361
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   br label %56
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
WAR: R:  %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br i1 %SwitchLeaf41, label %52, label %LeafBlock40.NewDefault_crit_edge
At instruction:   %SwitchLeaf41 = icmp eq i32 %35, 35
At instruction:   br i1 %Pivot, label %LeafBlock, label %LeafBlock40
At instruction:   %Pivot = icmp slt i32 %35, 35
At instruction:   br i1 %Pivot53, label %NodeBlock, label %NodeBlock50
At instruction:   %Pivot53 = icmp slt i32 %35, 43
At instruction:   br label %NodeBlock52
At instruction:   %35 = zext i8 %34 to i32, !dbg !344
At instruction:   %34 = load i8, i8* %33, align 1, !dbg !344, !tbaa !322
At instruction:   %33 = load i8*, i8** %7, align 4, !dbg !342, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.03, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.03 = phi i32 [ 0, %31 ], [ %.14, %._crit_edge124 ], !dbg !341
At instruction:   br label %32, !dbg !340
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   br label %31
At instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
At instruction:   br label %32, !dbg !364
At instruction:   br i1 %59, label %._crit_edge124, label %60, !dbg !364, !llvm.loop !365
At instruction:   %59 = icmp ne i32 %.017, 0, !dbg !364
At instruction:   br label %58, !dbg !364
At instruction:   call void @llvm.dbg.value(metadata i32 %.017, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.14, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.14 = phi i32 [ %.03, %56 ], [ %53, %52 ], [ %49, %48 ], [ %45, %44 ], [ %41, %40 ], [ %37, %36 ], !dbg !363
At instruction:   %.017 = phi i32 [ 0, %56 ], [ 1, %52 ], [ 1, %48 ], [ 1, %44 ], [ 1, %40 ], [ 1, %36 ], !dbg !362
At instruction:   br label %57, !dbg !348
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %39 = getelementptr inbounds i8, i8* %38, i32 1, !dbg !347
At instruction:   %38 = load i8*, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %37, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %37 = or i32 %.03, 1, !dbg !345
At instruction:   br i1 %SwitchLeaf47, label %36, label %LeafBlock46.NewDefault_crit_edge
At instruction:   %SwitchLeaf47 = icmp eq i32 %35, 48
At instruction:   br i1 %Pivot49, label %LeafBlock44, label %LeafBlock46
At instruction:   %Pivot49 = icmp slt i32 %35, 48
At instruction:   br i1 %Pivot51, label %LeafBlock42, label %NodeBlock48
At instruction:   %Pivot51 = icmp slt i32 %35, 45
At instruction:   br label %57, !dbg !351
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %43 = getelementptr inbounds i8, i8* %42, i32 1, !dbg !350
At instruction:   %42 = load i8*, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %41, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %41 = or i32 %.03, 2, !dbg !349
At instruction:   br i1 %SwitchLeaf45, label %40, label %LeafBlock44.NewDefault_crit_edge
At instruction:   %SwitchLeaf45 = icmp eq i32 %35, 45
At instruction:   br label %57, !dbg !354
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %47 = getelementptr inbounds i8, i8* %46, i32 1, !dbg !353
At instruction:   %46 = load i8*, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %45, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %45 = or i32 %.03, 4, !dbg !352
At instruction:   br i1 %SwitchLeaf43, label %44, label %LeafBlock42.NewDefault_crit_edge
At instruction:   %SwitchLeaf43 = icmp eq i32 %35, 43
At instruction:   br label %57, !dbg !357
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %51 = getelementptr inbounds i8, i8* %50, i32 1, !dbg !356
At instruction:   %50 = load i8*, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %49, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %49 = or i32 %.03, 8, !dbg !355
At instruction:   br i1 %SwitchLeaf, label %48, label %LeafBlock.NewDefault_crit_edge
At instruction:   %SwitchLeaf = icmp eq i32 %35, 32
At instruction:   br label %57, !dbg !360
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %55 = getelementptr inbounds i8, i8* %54, i32 1, !dbg !359
At instruction:   %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %53, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %53 = or i32 %.03, 16, !dbg !358
At instruction:   br label %57, !dbg !361
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2728, metadata !DIExpression()), !dbg !2772
At instruction:   br label %56
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
At instruction:   br label %NewDefault
WAR: R:  %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
At instruction:   %72 = bitcast %struct.__va_list* %6 to i8**, !dbg !378
At instruction:   br i1 %70, label %71, label %._crit_edge125, !dbg !377
At instruction:   %70 = icmp eq i32 %69, 42, !dbg !376
At instruction:   %69 = zext i8 %68 to i32, !dbg !375
At instruction:   %68 = load i8, i8* %67, align 1, !dbg !375, !tbaa !322
At instruction:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
At instruction:   br i1 %63, label %64, label %66, !dbg !370
At instruction:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Protecting Path cut by:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %83 = load i8*, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %.08, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.25, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.25 = phi i32 [ %79, %78 ], [ %.14.lcssa, %81 ], !dbg !363
At instruction:   %.08 = phi i32 [ %80, %78 ], [ %76, %81 ], !dbg !387
At instruction:   br label %82, !dbg !386
At instruction:   call void @llvm.dbg.value(metadata i32 %80, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %80 = sub nsw i32 0, %76, !dbg !385
At instruction:   call void @llvm.dbg.value(metadata i32 %79, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %79 = or i32 %.14.lcssa, 2, !dbg !383
At instruction:   br i1 %77, label %78, label %81, !dbg !382
At instruction:   %77 = icmp slt i32 %76, 0, !dbg !380
At instruction:   call void @llvm.dbg.value(metadata i32 %76, metadata !2730, metadata !DIExpression()), !dbg !2838
At instruction:   %76 = load i32, i32* %75, align 4, !dbg !378
At instruction:   %75 = bitcast i8* %73 to i32*, !dbg !378
At instruction:   store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %74 = getelementptr inbounds i8, i8* %73, i32 4, !dbg !378
At instruction:   %73 = load i8*, i8** %72, align 4, !dbg !378, !idemp_war_rd !334
At instruction:   %72 = bitcast %struct.__va_list* %6 to i8**, !dbg !378
At instruction:   br i1 %70, label %71, label %._crit_edge125, !dbg !377
At instruction:   %70 = icmp eq i32 %69, 42, !dbg !376
At instruction:   %69 = zext i8 %68 to i32, !dbg !375
At instruction:   %68 = load i8, i8* %67, align 1, !dbg !375, !tbaa !322
At instruction:   %67 = load i8*, i8** %7, align 4, !dbg !374, !tbaa !308
At instruction:   br i1 %63, label %64, label %66, !dbg !370
At instruction:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Protecting Path cut by:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %93 = load i8*, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %92, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %92 = or i32 %.4, 1024, !dbg !395
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
At instruction:   %106 = bitcast %struct.__va_list* %6 to i8**, !dbg !408
At instruction:   br i1 %104, label %105, label %._crit_edge127, !dbg !407
At instruction:   %104 = icmp eq i32 %103, 42, !dbg !406
At instruction:   %103 = zext i8 %102 to i32, !dbg !405
At instruction:   %102 = load i8, i8* %101, align 1, !dbg !405, !tbaa !322
At instruction:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
At instruction:   br i1 %97, label %98, label %100, !dbg !400
At instruction:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
Protecting Path cut by:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
Potential protecting write:  store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %116 = load i8*, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %115, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   %115 = phi i32 [ %110, %112 ], [ 0, %113 ], !dbg !411
At instruction:   br label %114, !dbg !411
At instruction:   br i1 %111, label %112, label %113, !dbg !411
At instruction:   %111 = icmp sgt i32 %110, 0, !dbg !410
At instruction:   call void @llvm.dbg.value(metadata i32 %110, metadata !2735, metadata !DIExpression()), !dbg !2868
At instruction:   %110 = load i32, i32* %109, align 4, !dbg !408
At instruction:   %109 = bitcast i8* %107 to i32*, !dbg !408
At instruction:   store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %108 = getelementptr inbounds i8, i8* %107, i32 4, !dbg !408
At instruction:   %107 = load i8*, i8** %106, align 4, !dbg !408, !idemp_war_rd !334
At instruction:   %106 = bitcast %struct.__va_list* %6 to i8**, !dbg !408
At instruction:   br i1 %104, label %105, label %._crit_edge127, !dbg !407
At instruction:   %104 = icmp eq i32 %103, 42, !dbg !406
At instruction:   %103 = zext i8 %102 to i32, !dbg !405
At instruction:   %102 = load i8, i8* %101, align 1, !dbg !405, !tbaa !322
At instruction:   %101 = load i8*, i8** %7, align 4, !dbg !404, !tbaa !308
At instruction:   br i1 %97, label %98, label %100, !dbg !400
At instruction:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
Protecting Path cut by:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %255 = load i8*, i8** %254, align 4, !dbg !534, !idemp_war_rd !334
At instruction:   %254 = bitcast %struct.__va_list* %6 to i8**, !dbg !534
At instruction:   br i1 %252, label %253, label %267, !dbg !533
At instruction:   %252 = icmp ne i32 %251, 0, !dbg !532
At instruction:   %251 = and i32 %.147, 256, !dbg !532
At instruction:   br i1 %230, label %231, label %250, !dbg !522
At instruction:   %230 = icmp ne i32 %229, 0, !dbg !521
At instruction:   %229 = and i32 %.147, 512, !dbg !521
At instruction:   br label %228, !dbg !516
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %461 = load i8*, i8** %460, align 4, !dbg !659, !idemp_war_rd !334
At instruction:   %460 = bitcast %struct.__va_list* %6 to i8**, !dbg !659
At instruction:   br i1 %SwitchLeaf109, label %459, label %LeafBlock108.NewDefault73_crit_edge
At instruction:   %SwitchLeaf109 = icmp eq i32 %166, 115
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %139 = load i8*, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %138, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %138 = or i32 %.5, 128, !dbg !432
At instruction:   br i1 %SwitchLeaf56, label %137, label %LeafBlock55.NewDefault54_crit_edge
At instruction:   %SwitchLeaf56 = icmp eq i32 %123, 104
At instruction:   br i1 %Pivot60, label %LeafBlock55, label %LeafBlock57
At instruction:   %Pivot60 = icmp slt i32 %123, 106
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %146, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %146 = or i32 %138, 64, !dbg !439
At instruction:   br i1 %144, label %145, label %._crit_edge129, !dbg !438
At instruction:   %144 = icmp eq i32 %143, 104, !dbg !437
At instruction:   %143 = zext i8 %142 to i32, !dbg !436
At instruction:   %142 = load i8, i8* %141, align 1, !dbg !436, !tbaa !322
At instruction:   %141 = load i8*, i8** %7, align 4, !dbg !434, !tbaa !308
At instruction:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Found a path
WAR: R:  %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Is protected by:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %152 = load i8*, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %151, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %151 = or i32 %.5, 256, !dbg !444
At instruction:   br i1 %SwitchLeaf64, label %150, label %LeafBlock63.NewDefault54_crit_edge
At instruction:   %SwitchLeaf64 = icmp eq i32 %123, 116
At instruction:   br i1 %Pivot68, label %LeafBlock63, label %LeafBlock65
At instruction:   %Pivot68 = icmp slt i32 %123, 122
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %156 = load i8*, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %155, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %155 = or i32 %.5, 512, !dbg !447
At instruction:   br i1 %SwitchLeaf58, label %154, label %LeafBlock57.NewDefault54_crit_edge
At instruction:   %SwitchLeaf58 = icmp eq i32 %123, 106
At instruction:   br i1 %Pivot60, label %LeafBlock55, label %LeafBlock57
At instruction:   %Pivot60 = icmp slt i32 %123, 106
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %160 = load i8*, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %159, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %159 = or i32 %.5, 256, !dbg !450
At instruction:   br i1 %SwitchLeaf66, label %158, label %LeafBlock65.NewDefault54_crit_edge
At instruction:   %SwitchLeaf66 = icmp eq i32 %123, 122
At instruction:   br i1 %Pivot68, label %LeafBlock63, label %LeafBlock65
At instruction:   %Pivot68 = icmp slt i32 %123, 122
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %457 = load i8*, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %.927, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.927 = phi i32 [ %.826.lcssa, %455 ], [ %446, %._crit_edge147 ], !dbg !643
At instruction:   br label %456, !dbg !647
At instruction:   br i1 %448, label %449, label %._crit_edge147, !dbg !647
At instruction:   %448 = icmp ne i32 %447, 0, !dbg !645
At instruction:   %447 = and i32 %.8, 2, !dbg !645
At instruction:   call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !644
Protecting Path cut by:   call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !644
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %233 = load i8*, i8** %232, align 4, !dbg !523, !idemp_war_rd !334
At instruction:   %232 = bitcast %struct.__va_list* %6 to i8**, !dbg !523
At instruction:   br i1 %230, label %231, label %250, !dbg !522
At instruction:   %230 = icmp ne i32 %229, 0, !dbg !521
At instruction:   %229 = and i32 %.147, 512, !dbg !521
At instruction:   br label %228, !dbg !516
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %272 = load i8*, i8** %271, align 4, !dbg !544, !idemp_war_rd !334
At instruction:   %271 = bitcast %struct.__va_list* %6 to i8**, !dbg !544
At instruction:   br i1 %269, label %270, label %278, !dbg !543
At instruction:   %269 = icmp ne i32 %268, 0, !dbg !542
At instruction:   %268 = and i32 %.147, 64, !dbg !542
At instruction:   br i1 %252, label %253, label %267, !dbg !533
At instruction:   %252 = icmp ne i32 %251, 0, !dbg !532
At instruction:   %251 = and i32 %.147, 256, !dbg !532
At instruction:   br i1 %230, label %231, label %250, !dbg !522
At instruction:   %230 = icmp ne i32 %229, 0, !dbg !521
At instruction:   %229 = and i32 %.147, 512, !dbg !521
At instruction:   br label %228, !dbg !516
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %283 = load i8*, i8** %282, align 4, !dbg !548, !idemp_war_rd !334
At instruction:   %282 = bitcast %struct.__va_list* %6 to i8**, !dbg !548
At instruction:   br i1 %280, label %281, label %289, !dbg !547
At instruction:   %280 = icmp ne i32 %279, 0, !dbg !546
At instruction:   %279 = and i32 %.147, 128, !dbg !546
At instruction:   br i1 %269, label %270, label %278, !dbg !543
At instruction:   %269 = icmp ne i32 %268, 0, !dbg !542
At instruction:   %268 = and i32 %.147, 64, !dbg !542
At instruction:   br i1 %252, label %253, label %267, !dbg !533
At instruction:   %252 = icmp ne i32 %251, 0, !dbg !532
At instruction:   %251 = and i32 %.147, 256, !dbg !532
At instruction:   br i1 %230, label %231, label %250, !dbg !522
At instruction:   %230 = icmp ne i32 %229, 0, !dbg !521
At instruction:   %229 = and i32 %.147, 512, !dbg !521
At instruction:   br label %228, !dbg !516
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %291 = load i8*, i8** %290, align 4, !dbg !550, !idemp_war_rd !334
At instruction:   %290 = bitcast %struct.__va_list* %6 to i8**, !dbg !550
At instruction:   br i1 %280, label %281, label %289, !dbg !547
At instruction:   %280 = icmp ne i32 %279, 0, !dbg !546
At instruction:   %279 = and i32 %.147, 128, !dbg !546
At instruction:   br i1 %269, label %270, label %278, !dbg !543
At instruction:   %269 = icmp ne i32 %268, 0, !dbg !542
At instruction:   %268 = and i32 %.147, 64, !dbg !542
At instruction:   br i1 %252, label %253, label %267, !dbg !533
At instruction:   %252 = icmp ne i32 %251, 0, !dbg !532
At instruction:   %251 = and i32 %.147, 256, !dbg !532
At instruction:   br i1 %230, label %231, label %250, !dbg !522
At instruction:   %230 = icmp ne i32 %229, 0, !dbg !521
At instruction:   %229 = and i32 %.147, 512, !dbg !521
At instruction:   br label %228, !dbg !516
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %314 = load i8*, i8** %313, align 4, !dbg !562, !idemp_war_rd !334
At instruction:   %313 = bitcast %struct.__va_list* %6 to i8**, !dbg !562
At instruction:   br i1 %311, label %312, label %324, !dbg !561
At instruction:   %311 = icmp ne i32 %310, 0, !dbg !560
At instruction:   %310 = and i32 %.147, 512, !dbg !560
At instruction:   br i1 %227, label %._crit_edge138, label %309, !dbg !520
At instruction:   %227 = icmp eq i32 %226, 100, !dbg !519
At instruction:   %226 = zext i8 %225 to i32, !dbg !518
At instruction:   %225 = load i8, i8* %224, align 1, !dbg !518, !tbaa !322
At instruction:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %329 = load i8*, i8** %328, align 4, !dbg !569, !idemp_war_rd !334
At instruction:   %328 = bitcast %struct.__va_list* %6 to i8**, !dbg !569
At instruction:   br i1 %326, label %327, label %334, !dbg !568
At instruction:   %326 = icmp ne i32 %325, 0, !dbg !567
At instruction:   %325 = and i32 %.147, 256, !dbg !567
At instruction:   br i1 %311, label %312, label %324, !dbg !561
At instruction:   %311 = icmp ne i32 %310, 0, !dbg !560
At instruction:   %310 = and i32 %.147, 512, !dbg !560
At instruction:   br i1 %227, label %._crit_edge138, label %309, !dbg !520
At instruction:   %227 = icmp eq i32 %226, 100, !dbg !519
At instruction:   %226 = zext i8 %225 to i32, !dbg !518
At instruction:   %225 = load i8, i8* %224, align 1, !dbg !518, !tbaa !322
At instruction:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %339 = load i8*, i8** %338, align 4, !dbg !575, !idemp_war_rd !334
At instruction:   %338 = bitcast %struct.__va_list* %6 to i8**, !dbg !575
At instruction:   br i1 %336, label %337, label %345, !dbg !574
At instruction:   %336 = icmp ne i32 %335, 0, !dbg !573
At instruction:   %335 = and i32 %.147, 64, !dbg !573
At instruction:   br i1 %326, label %327, label %334, !dbg !568
At instruction:   %326 = icmp ne i32 %325, 0, !dbg !567
At instruction:   %325 = and i32 %.147, 256, !dbg !567
At instruction:   br i1 %311, label %312, label %324, !dbg !561
At instruction:   %311 = icmp ne i32 %310, 0, !dbg !560
At instruction:   %310 = and i32 %.147, 512, !dbg !560
At instruction:   br i1 %227, label %._crit_edge138, label %309, !dbg !520
At instruction:   %227 = icmp eq i32 %226, 100, !dbg !519
At instruction:   %226 = zext i8 %225 to i32, !dbg !518
At instruction:   %225 = load i8, i8* %224, align 1, !dbg !518, !tbaa !322
At instruction:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %350 = load i8*, i8** %349, align 4, !dbg !579, !idemp_war_rd !334
At instruction:   %349 = bitcast %struct.__va_list* %6 to i8**, !dbg !579
At instruction:   br i1 %347, label %348, label %356, !dbg !578
At instruction:   %347 = icmp ne i32 %346, 0, !dbg !577
At instruction:   %346 = and i32 %.147, 128, !dbg !577
At instruction:   br i1 %336, label %337, label %345, !dbg !574
At instruction:   %336 = icmp ne i32 %335, 0, !dbg !573
At instruction:   %335 = and i32 %.147, 64, !dbg !573
At instruction:   br i1 %326, label %327, label %334, !dbg !568
At instruction:   %326 = icmp ne i32 %325, 0, !dbg !567
At instruction:   %325 = and i32 %.147, 256, !dbg !567
At instruction:   br i1 %311, label %312, label %324, !dbg !561
At instruction:   %311 = icmp ne i32 %310, 0, !dbg !560
At instruction:   %310 = and i32 %.147, 512, !dbg !560
At instruction:   br i1 %227, label %._crit_edge138, label %309, !dbg !520
At instruction:   %227 = icmp eq i32 %226, 100, !dbg !519
At instruction:   %226 = zext i8 %225 to i32, !dbg !518
At instruction:   %225 = load i8, i8* %224, align 1, !dbg !518, !tbaa !322
At instruction:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %358 = load i8*, i8** %357, align 4, !dbg !581, !idemp_war_rd !334
At instruction:   %357 = bitcast %struct.__va_list* %6 to i8**, !dbg !581
At instruction:   br i1 %347, label %348, label %356, !dbg !578
At instruction:   %347 = icmp ne i32 %346, 0, !dbg !577
At instruction:   %346 = and i32 %.147, 128, !dbg !577
At instruction:   br i1 %336, label %337, label %345, !dbg !574
At instruction:   %336 = icmp ne i32 %335, 0, !dbg !573
At instruction:   %335 = and i32 %.147, 64, !dbg !573
At instruction:   br i1 %326, label %327, label %334, !dbg !568
At instruction:   %326 = icmp ne i32 %325, 0, !dbg !567
At instruction:   %325 = and i32 %.147, 256, !dbg !567
At instruction:   br i1 %311, label %312, label %324, !dbg !561
At instruction:   %311 = icmp ne i32 %310, 0, !dbg !560
At instruction:   %310 = and i32 %.147, 512, !dbg !560
At instruction:   br i1 %227, label %._crit_edge138, label %309, !dbg !520
At instruction:   %227 = icmp eq i32 %226, 100, !dbg !519
At instruction:   %226 = zext i8 %225 to i32, !dbg !518
At instruction:   %225 = load i8, i8* %224, align 1, !dbg !518, !tbaa !322
At instruction:   %224 = load i8*, i8** %7, align 4, !dbg !517, !tbaa !308
At instruction:   br i1 %222, label %._crit_edge137, label %223, !dbg !516
At instruction:   %222 = icmp eq i32 %221, 105, !dbg !515
At instruction:   %221 = zext i8 %220 to i32, !dbg !514
At instruction:   %220 = load i8, i8* %219, align 1, !dbg !514, !tbaa !322
At instruction:   %219 = load i8*, i8** %7, align 4, !dbg !513, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.147, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.147 = phi i32 [ %217, %216 ], [ %.13, %._crit_edge136 ], !dbg !465
At instruction:   br label %218, !dbg !509
At instruction:   br i1 %215, label %216, label %._crit_edge136, !dbg !509
At instruction:   %215 = icmp ne i32 %214, 0, !dbg !507
At instruction:   %214 = and i32 %.13, 1024, !dbg !507
At instruction:   call void @llvm.dbg.value(metadata i32 %.13, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.13 = phi i32 [ %212, %211 ], [ %.12, %._crit_edge135 ], [ %.12, %._crit_edge134 ], !dbg !465
At instruction:   br label %213, !dbg !499
At instruction:   br i1 %205, label %206, label %._crit_edge134, !dbg !499
At instruction:   %205 = icmp ne i32 %204, 105, !dbg !498
At instruction:   %204 = zext i8 %203 to i32, !dbg !497
At instruction:   %203 = load i8, i8* %202, align 1, !dbg !497, !tbaa !322
At instruction:   %202 = load i8*, i8** %7, align 4, !dbg !495, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.12, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.12 = phi i32 [ %200, %199 ], [ %.11, %._crit_edge133 ], !dbg !363
At instruction:   br label %201, !dbg !491
At instruction:   br i1 %198, label %199, label %._crit_edge133, !dbg !491
At instruction:   %198 = icmp eq i32 %197, 88, !dbg !490
At instruction:   %197 = zext i8 %196 to i32, !dbg !489
At instruction:   %196 = load i8, i8* %195, align 1, !dbg !489, !tbaa !322
At instruction:   %195 = load i8*, i8** %7, align 4, !dbg !487, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.239, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   call void @llvm.dbg.value(metadata i32 %.11, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.11 = phi i32 [ %.8, %177 ], [ %.10, %193 ], !dbg !395
At instruction:   %.239 = phi i32 [ 16, %177 ], [ %.138, %193 ], !dbg !486
At instruction:   br label %194, !dbg !466
At instruction:   call void @llvm.dbg.value(metadata i32 16, metadata !2741, metadata !DIExpression()), !dbg !2924
At instruction:   br label %177, !dbg !460
At instruction:   br i1 %171, label %._crit_edge131, label %172, !dbg !460
At instruction:   %171 = icmp eq i32 %170, 120, !dbg !459
At instruction:   %170 = zext i8 %169 to i32, !dbg !458
At instruction:   %169 = load i8, i8* %168, align 1, !dbg !458, !tbaa !322
At instruction:   %168 = load i8*, i8** %7, align 4, !dbg !456, !tbaa !308
At instruction:   br label %167
At instruction:   br i1 %SwitchLeaf113, label %LeafBlock112._crit_edge, label %LeafBlock112.NewDefault73_crit_edge
At instruction:   %SwitchLeaf113 = icmp eq i32 %166, 120
At instruction:   br i1 %Pivot115, label %LeafBlock110, label %LeafBlock112
At instruction:   %Pivot115 = icmp slt i32 %166, 120
At instruction:   br i1 %Pivot117, label %LeafBlock108, label %NodeBlock114
At instruction:   %Pivot117 = icmp slt i32 %166, 117
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %370 = load i8*, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %.523, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.523 = phi i32 [ %.220, %308 ], [ %.422, %368 ], !dbg !586
At instruction:   br label %369, !dbg !559
At instruction:   call void @llvm.dbg.value(metadata i32 %.220, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.220 = phi i32 [ %249, %245 ], [ %.119, %307 ], !dbg !558
At instruction:   br label %308, !dbg !531
At instruction:   call void @llvm.dbg.value(metadata i32 %249, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
Protecting Path cut by:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %381 = load i8*, i8** %380, align 4, !dbg !595, !idemp_war_rd !334
At instruction:   %380 = bitcast %struct.__va_list* %6 to i8**, !dbg !595
At instruction:   call void @llvm.dbg.value(metadata i32 %.15, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.15 = phi i32 [ %378, %377 ], [ %.8, %._crit_edge139 ], !dbg !363
At instruction:   br label %379, !dbg !592
At instruction:   br i1 %376, label %377, label %._crit_edge139, !dbg !592
At instruction:   %376 = icmp eq i32 %375, 70, !dbg !591
At instruction:   %375 = zext i8 %374 to i32, !dbg !590
At instruction:   %374 = load i8, i8* %373, align 1, !dbg !590, !tbaa !322
At instruction:   %373 = load i8*, i8** %7, align 4, !dbg !588, !tbaa !308
At instruction:   br label %372
At instruction:   br i1 %Pivot95, label %NodeBlock94._crit_edge, label %NodeBlock94._crit_edge130
At instruction:   %Pivot95 = icmp slt i32 %166, 102
At instruction:   br i1 %Pivot103, label %NodeBlock94, label %NodeBlock100
At instruction:   %Pivot103 = icmp slt i32 %166, 103
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %418 = load i8*, i8** %417, align 4, !dbg !622, !idemp_war_rd !334
At instruction:   %417 = bitcast %struct.__va_list* %6 to i8**, !dbg !622
At instruction:   call void @llvm.dbg.value(metadata i32 %.17, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.17 = phi i32 [ %415, %414 ], [ %.16, %._crit_edge145 ], !dbg !621
At instruction:   br label %416, !dbg !618
At instruction:   br i1 %413, label %._crit_edge144, label %._crit_edge145, !dbg !618
At instruction:   %413 = icmp eq i32 %412, 71, !dbg !617
At instruction:   %412 = zext i8 %411 to i32, !dbg !616
At instruction:   %411 = load i8, i8* %410, align 1, !dbg !616, !tbaa !322
At instruction:   %410 = load i8*, i8** %7, align 4, !dbg !615, !tbaa !308
At instruction:   br i1 %408, label %._crit_edge143, label %409, !dbg !614
At instruction:   %408 = icmp eq i32 %407, 69, !dbg !613
At instruction:   %407 = zext i8 %406 to i32, !dbg !612
At instruction:   %406 = load i8, i8* %405, align 1, !dbg !612, !tbaa !322
At instruction:   %405 = load i8*, i8** %7, align 4, !dbg !610, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.16, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.16 = phi i32 [ %403, %402 ], [ %.8, %._crit_edge142 ], !dbg !363
At instruction:   br label %404, !dbg !607
At instruction:   br i1 %401, label %._crit_edge141, label %._crit_edge142, !dbg !607
At instruction:   %401 = icmp eq i32 %400, 71, !dbg !606
At instruction:   %400 = zext i8 %399 to i32, !dbg !605
At instruction:   %399 = load i8, i8* %398, align 1, !dbg !605, !tbaa !322
At instruction:   %398 = load i8*, i8** %7, align 4, !dbg !604, !tbaa !308
At instruction:   br i1 %396, label %._crit_edge140, label %397, !dbg !603
At instruction:   %396 = icmp eq i32 %395, 103, !dbg !602
At instruction:   %395 = zext i8 %394 to i32, !dbg !601
At instruction:   %394 = load i8, i8* %393, align 1, !dbg !601, !tbaa !322
At instruction:   %393 = load i8*, i8** %7, align 4, !dbg !599, !tbaa !308
At instruction:   br label %392
At instruction:   br i1 %SwitchLeaf97, label %LeafBlock96._crit_edge, label %LeafBlock96.NewDefault73_crit_edge
At instruction:   %SwitchLeaf97 = icmp eq i32 %166, 103
At instruction:   br i1 %Pivot101, label %LeafBlock96, label %LeafBlock98
At instruction:   %Pivot101 = icmp slt i32 %166, 105
At instruction:   br i1 %Pivot103, label %NodeBlock94, label %NodeBlock100
At instruction:   %Pivot103 = icmp slt i32 %166, 103
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %427 = load i8*, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %426, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
Protecting Path cut by:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %441 = load i8*, i8** %440, align 4, !dbg !641, !idemp_war_rd !334
At instruction:   %440 = bitcast %struct.__va_list* %6 to i8**, !dbg !641
At instruction:   call void @llvm.dbg.value(metadata i32 %.135, metadata !2764, metadata !DIExpression()), !dbg !3085
At instruction:   call void @llvm.dbg.value(metadata i32 %.725, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.725 = phi i32 [ %.018, %._crit_edge146 ], [ %.624.lcssa, %438 ], !dbg !640
At instruction:   %.135 = phi i32 [ 1, %._crit_edge146 ], [ %.lcssa153, %438 ], !dbg !626
At instruction:   br label %439, !dbg !629
At instruction:   br i1 %431, label %._crit_edge146, label %432, !dbg !629
At instruction:   %431 = icmp ne i32 %430, 0, !dbg !627
At instruction:   %430 = and i32 %.8, 2, !dbg !627
At instruction:   call void @llvm.dbg.value(metadata i32 1, metadata !2764, metadata !DIExpression()), !dbg !3085
At instruction:   br i1 %Pivot89, label %429, label %NodeBlock88._crit_edge
At instruction:   %Pivot89 = icmp slt i32 %166, 100
At instruction:   br i1 %Pivot91, label %NodeBlock86, label %NodeBlock88
At instruction:   %Pivot91 = icmp slt i32 %166, 99
At instruction:   br i1 %Pivot93, label %NodeBlock82, label %NodeBlock90
At instruction:   %Pivot93 = icmp slt i32 %166, 88
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %519 = load i8*, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %.1432, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.1432 = phi i32 [ %.1331.lcssa, %517 ], [ %.1230.lcssa, %._crit_edge152 ], !dbg !640
At instruction:   br label %518, !dbg !699
At instruction:   br i1 %510, label %511, label %._crit_edge152, !dbg !699
At instruction:   %510 = icmp ne i32 %509, 0, !dbg !697
At instruction:   %509 = and i32 %.8, 2, !dbg !697
At instruction:   call void @llvm.dbg.value(metadata i32 %.1230.lcssa, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %.1230.lcssa = phi i32 [ %.1230, %502 ], !dbg !307
At instruction:   br i1 %503, label %504, label %508, !dbg !683
At instruction:   call void @llvm.dbg.value(metadata i32 %.516, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   %503 = phi i1 [ false, %._crit_edge150 ], [ %501, %500 ], !dbg !660
At instruction:   %.516 = phi i32 [ %.415, %500 ], [ %.314, %._crit_edge150 ], !dbg !363
At instruction:   br label %502, !dbg !686
At instruction:   br i1 %493, label %494, label %._crit_edge150, !dbg !686
At instruction:   %493 = icmp ne i32 %492, 0, !dbg !685
At instruction:   %492 = zext i8 %491 to i32, !dbg !684
At instruction:   %491 = load i8, i8* %.02, align 1, !dbg !684, !tbaa !322
At instruction:   call void @llvm.dbg.value(metadata i32 %.1230, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.314, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i8* %.02, metadata !2766, metadata !DIExpression()), !dbg !3119
At instruction:   %.02 = phi i8* [ %464, %489 ], [ %505, %504 ], !dbg !660
At instruction:   %.314 = phi i32 [ %.213, %489 ], [ %.516, %504 ], !dbg !363
At instruction:   %.1230 = phi i32 [ %.1129, %489 ], [ %507, %504 ], !dbg !307
At instruction:   br label %490, !dbg !683
At instruction:   call void @llvm.dbg.value(metadata i32 %.1129, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.2, metadata !2768, metadata !DIExpression()), !dbg !3119
At instruction:   %.2 = phi i32 [ %.01, %._crit_edge149 ], [ %.lcssa, %488 ], !dbg !660
At instruction:   %.1129 = phi i32 [ %.018, %._crit_edge149 ], [ %.1028.lcssa, %488 ], !dbg !640
At instruction:   br label %489, !dbg !672
At instruction:   br i1 %481, label %._crit_edge149, label %482, !dbg !672
At instruction:   %481 = icmp ne i32 %480, 0, !dbg !670
At instruction:   %480 = and i32 %.8, 2, !dbg !670
At instruction:   call void @llvm.dbg.value(metadata i32 %.01, metadata !2768, metadata !DIExpression()), !dbg !3119
At instruction:   %.01 = phi i32 [ %478, %477 ], [ %470, %._crit_edge148 ], !dbg !660
At instruction:   br label %479, !dbg !665
At instruction:   br i1 %472, label %473, label %._crit_edge148, !dbg !665
At instruction:   %472 = icmp ne i32 %471, 0, !dbg !663
At instruction:   %471 = and i32 %.8, 1024, !dbg !663
At instruction:   call void @llvm.dbg.value(metadata i32 %470, metadata !2768, metadata !DIExpression()), !dbg !3119
At instruction:   %470 = call arm_aapcscc i32 @_strnlen_s(i8* %464, i32 %469), !dbg !662
Protecting Path cut by:   %470 = call arm_aapcscc i32 @_strnlen_s(i8* %464, i32 %469), !dbg !662
Potential protecting write:  store [1 x i32] %4, [1 x i32]* %9, align 4
Collecting Potential Cuts from:   store [1 x i32] %4, [1 x i32]* %9, align 4 to:   %524 = load i8*, i8** %523, align 4, !dbg !713, !idemp_war_rd !334
At instruction:   %523 = bitcast %struct.__va_list* %6 to i8**, !dbg !713
At instruction:   call void @llvm.dbg.value(metadata i8 0, metadata !2769, metadata !DIExpression()), !dbg !3171
At instruction:   call void @llvm.dbg.value(metadata i32 %522, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %522 = or i32 %.8, 33, !dbg !711
At instruction:   call void @llvm.dbg.value(metadata i32 8, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   br i1 %SwitchLeaf105, label %521, label %LeafBlock104.NewDefault73_crit_edge
At instruction:   %SwitchLeaf105 = icmp eq i32 %166, 112
At instruction:   br i1 %Pivot107, label %NodeBlock106._crit_edge, label %LeafBlock104
At instruction:   %Pivot107 = icmp slt i32 %166, 112
At instruction:   br i1 %Pivot119, label %NodeBlock106, label %NodeBlock116
At instruction:   %Pivot119 = icmp slt i32 %166, 115
At instruction:   br i1 %Pivot121, label %NodeBlock102, label %NodeBlock118
At instruction:   %Pivot121 = icmp slt i32 %166, 111
At instruction:   br i1 %Pivot123, label %NodeBlock92, label %NodeBlock120
At instruction:   %Pivot123 = icmp slt i32 %166, 101
At instruction:   br label %NodeBlock122
At instruction:   %166 = zext i8 %165 to i32, !dbg !455
At instruction:   %165 = load i8, i8* %164, align 1, !dbg !455, !tbaa !322
At instruction:   %164 = load i8*, i8** %7, align 4, !dbg !454, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.8, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.8 = phi i32 [ %.5, %162 ], [ %159, %158 ], [ %155, %154 ], [ %151, %150 ], [ %.7, %149 ], [ %.6, %136 ], !dbg !363
At instruction:   br label %163, !dbg !431
At instruction:   call void @llvm.dbg.value(metadata i32 %.6, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.6 = phi i32 [ %133, %132 ], [ %125, %._crit_edge128 ], !dbg !430
At instruction:   br label %136, !dbg !425
At instruction:   br i1 %131, label %132, label %._crit_edge128, !dbg !425
At instruction:   %131 = icmp eq i32 %130, 108, !dbg !424
At instruction:   %130 = zext i8 %129 to i32, !dbg !423
At instruction:   %129 = load i8, i8* %128, align 1, !dbg !423, !tbaa !322
At instruction:   %128 = load i8*, i8** %7, align 4, !dbg !421, !tbaa !308
At instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Adding:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
At instruction:   %127 = getelementptr inbounds i8, i8* %126, i32 1, !dbg !420
At instruction:   %126 = load i8*, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %125, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %125 = or i32 %.5, 256, !dbg !418
At instruction:   br i1 %SwitchLeaf62, label %124, label %LeafBlock61.NewDefault54_crit_edge
At instruction:   %SwitchLeaf62 = icmp eq i32 %123, 108
At instruction:   br i1 %Pivot70, label %LeafBlock61, label %NodeBlock67
At instruction:   %Pivot70 = icmp slt i32 %123, 116
At instruction:   br i1 %Pivot72, label %NodeBlock59, label %NodeBlock69
At instruction:   %Pivot72 = icmp slt i32 %123, 108
At instruction:   br label %NodeBlock71
At instruction:   %123 = zext i8 %122 to i32, !dbg !417
At instruction:   %122 = load i8, i8* %121, align 1, !dbg !417, !tbaa !322
At instruction:   %121 = load i8*, i8** %7, align 4, !dbg !416, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 %.213, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.5, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.5 = phi i32 [ %92, %119 ], [ %.4, %._crit_edge126 ], !dbg !363
At instruction:   %.213 = phi i32 [ %.112, %119 ], [ 0, %._crit_edge126 ], !dbg !363
At instruction:   br label %120, !dbg !394
At instruction:   br i1 %90, label %91, label %._crit_edge126, !dbg !394
At instruction:   %90 = icmp eq i32 %89, 46, !dbg !393
At instruction:   %89 = zext i8 %88 to i32, !dbg !392
At instruction:   %88 = load i8, i8* %87, align 1, !dbg !392, !tbaa !322
At instruction:   %87 = load i8*, i8** %7, align 4, !dbg !391, !tbaa !308
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2727, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.210, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   call void @llvm.dbg.value(metadata i32 %.4, metadata !2725, metadata !DIExpression()), !dbg !2772
At instruction:   %.4 = phi i32 [ %.14.lcssa, %64 ], [ %.36, %85 ], !dbg !363
At instruction:   %.210 = phi i32 [ %65, %64 ], [ %.19, %85 ], !dbg !390
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i32 %65, metadata !2726, metadata !DIExpression()), !dbg !2772
At instruction:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Protecting Path cut by:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %530 = load i8*, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_rd !334
At instruction:   call void @llvm.dbg.value(metadata i32 %529, metadata !2729, metadata !DIExpression()), !dbg !2772
At instruction:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
Protecting Path cut by:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %534 = load i8*, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_rd !334
At instruction:   call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !720
Protecting Path cut by:   call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !720
Potential protecting write:  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Collecting Potential Cuts from:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334 to:   %540 = load i8*, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_rd !334
At instruction:   call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !726
Protecting Path cut by:   call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !726

Conditional Paths:
Cut at instruction:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Introduces paths:
    Path:    store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Introduces paths:
    Path:    store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
    Path:    store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Cut at instruction:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Introduces paths:
    Path:    store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334

Potential Protecting Writes:
  Write   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334 potentially protects WAR:
    R:  %134 = load i8*, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Write   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334 potentially protects WAR:
    R:  %54 = load i8*, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Write   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334 potentially protects WAR:
    R:  %147 = load i8*, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_rd !334 - W:  store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Running HittingSet

Step: 0
Remaining Paths: 42
Candidate:   store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 41
Candidate:   store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 40
Candidate:   store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 3
Remaining Paths: 39
Candidate:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 4
Remaining Paths: 38
Candidate:   store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 5
Remaining Paths: 37
Candidate:   store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 6
Remaining Paths: 36
Candidate:   store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 7
Remaining Paths: 35
Candidate:   store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 8
Remaining Paths: 34
Candidate:   store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 9
Remaining Paths: 33
Candidate:   store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 10
Remaining Paths: 32
Candidate:   store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 11
Remaining Paths: 31
Candidate:   store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 12
Remaining Paths: 30
Candidate:   store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 13
Remaining Paths: 29
Candidate:   store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 14
Remaining Paths: 28
Candidate:   store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 15
Remaining Paths: 27
Candidate:   store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 16
Remaining Paths: 26
Candidate:   store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 17
Remaining Paths: 25
Candidate:   store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 18
Remaining Paths: 24
Candidate:   store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 19
Remaining Paths: 23
Candidate:   store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 20
Remaining Paths: 22
Candidate:   store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 21
Remaining Paths: 21
Candidate:   store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 22
Remaining Paths: 20
Candidate:   store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 23
Remaining Paths: 19
Candidate:   store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 24
Remaining Paths: 18
Candidate:   store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 25
Remaining Paths: 17
Candidate:   store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 26
Remaining Paths: 16
Candidate:   store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 27
Remaining Paths: 15
Candidate:   store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 28
Remaining Paths: 14
Candidate:   store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 29
Remaining Paths: 13
Candidate:   store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 30
Remaining Paths: 12
Candidate:   store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 31
Remaining Paths: 11
Candidate:   store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 32
Remaining Paths: 10
Candidate:   store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 33
Remaining Paths: 9
Candidate:   store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 34
Remaining Paths: 8
Candidate:   store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 35
Remaining Paths: 7
Candidate:   store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 36
Remaining Paths: 6
Candidate:   store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 37
Remaining Paths: 5
Candidate:   store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 38
Remaining Paths: 4
Candidate:   store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 39
Remaining Paths: 3
Candidate:   store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 40
Remaining Paths: 2
Candidate:   store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Step: 41
Remaining Paths: 1
Candidate:   store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i8* %535, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %531, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %525, i8** %523, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %520, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %428, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %423, i8** %417, align 4, !dbg !622, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %371, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %351, i8** %349, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %340, i8** %338, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %386, i8** %380, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %292, i8** %290, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %238, i8** %232, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %442, i8** %440, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %43, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %148, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %74, i8** %72, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %30, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  store i8* %359, i8** %357, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %127, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  store i8* %51, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %161, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %84, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %284, i8** %282, align 4, !dbg !548, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %47, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %135, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %39, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %94, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %153, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %541, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %391, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %108, i8** %106, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %117, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %157, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %256, i8** %254, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %462, i8** %460, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %55, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %319, i8** %313, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %140, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
  store i8* %458, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %273, i8** %271, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
  store i8* %330, i8** %328, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334

$CUTS_COUNT: 42
$CUTS_COST: 42
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 0, i8* %1, i32 %549, i32 %2), !dbg !732
Adding checkpoint before forced cut:   %470 = call arm_aapcscc i32 @_strnlen_s(i8* %464, i32 %469), !dbg !662
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext %445, i8* %1, i32 %.725, i32 %2), !dbg !644
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Adding checkpoint before forced cut:   %99 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.826, i32 %2), !dbg !654
Adding checkpoint before forced cut:   %323 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %321, i1 zeroext false, i64 %322, i32 %.213, i32 %.210, i32 %.147), !dbg !565
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !720
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext %506, i8* %1, i32 %.1230, i32 %2), !dbg !694
Adding checkpoint before forced cut:   %333 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %332, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext %538, i8* %1, i32 %.018, i32 %2), !dbg !726
Adding checkpoint before forced cut:   %97 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %96), !dbg !399
Adding checkpoint before forced cut:   %249 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %246, i1 zeroext %247, i64 %248, i32 %.213, i32 %.210, i32 %.147), !dbg !530
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1331, i32 %2), !dbg !706
Adding checkpoint before forced cut:   %306 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %304, i1 zeroext %305, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
Adding checkpoint before forced cut:   %266 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %264, i1 zeroext %265, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1028, i32 %2), !dbg !679
Adding checkpoint before forced cut:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Adding checkpoint before forced cut:   %366 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %365, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
Adding checkpoint before forced cut:   %426 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %425, i32 %.213, i32 %.210, i32 %.17), !dbg !623
Adding checkpoint before forced cut:   %529 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %528, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %522), !dbg !717
Adding checkpoint before forced cut:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.624, i32 %2), !dbg !636
Adding checkpoint before forced cut:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Adding checkpoint before forced cut:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
********************************************************************************
* Analyzing Function: _ftoa
********************************************************************************
Running WarAnalysis on function: _ftoa
Instruction  store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
Instruction  %64 = load double, double* %63, align 8, !dbg !299, !tbaa !300 depends on:
Instruction  %74 = load double, double* %73, align 8, !dbg !313, !tbaa !300 depends on:
Instruction  store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
Instruction  store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290 depends on:
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
Instruction  store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
Instruction  store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
             needs [WAW]    store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
Instruction  store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290 depends on:
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
             needs [WAW]    store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
Instruction  store i8 45, i8* %181, align 1, !dbg !441, !tbaa !290 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAW]    store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
             needs [WAW]    store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
             needs [WAW]    store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290
Instruction  store i8 43, i8* %187, align 1, !dbg !449, !tbaa !290 depends on:
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
             needs [WAW]    store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
             needs [WAW]    store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290
Instruction  store i8 32, i8* %193, align 1, !dbg !457, !tbaa !290 depends on:
             needs [WAW]    store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
             needs [WAW]    store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
             needs [WAW]    store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290
             needs [WAW]    store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
             needs [WAW]    store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
Collecting WAR depencies
Analyzing write:   store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
Analyzing write:   store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
Analyzing write:   store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
Analyzing write:   store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
Analyzing write:   store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
Analyzing write:   store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290
Analyzing write:   store i8 45, i8* %181, align 1, !dbg !441, !tbaa !290
Analyzing write:   store i8 43, i8* %187, align 1, !dbg !449, !tbaa !290
Analyzing write:   store i8 32, i8* %193, align 1, !dbg !457, !tbaa !290
Adding forced cut:   %14 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %13, i32 3, i32 %6, i32 %7), !dbg !247
Adding forced cut:   %19 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %18, i32 4, i32 %6, i32 %7), !dbg !252
Adding forced cut:   %33 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %28, i32 %32, i32 %6, i32 %7), !dbg !261
Adding forced cut:   %39 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !268
Adding forced cut:   %199 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %198, i32 %.1322, i32 %.116, i32 %7), !dbg !463

Collecting Dominating Paths

Write after Reads:
  WAR:   store i8 48, i8* %57, align 1, !dbg !289, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 %112, i8* %114, align 1, !dbg !360, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 48, i8* %129, align 1, !dbg !376, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 46, i8* %134, align 1, !dbg !385, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 %142, i8* %144, align 1, !dbg !395, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 48, i8* %173, align 1, !dbg !427, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 45, i8* %181, align 1, !dbg !441, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 43, i8* %187, align 1, !dbg !449, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242
  WAR:   store i8 32, i8* %193, align 1, !dbg !457, !tbaa !290
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !242

All Wars:

Forced cuts:
  %199 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %198, i32 %.1322, i32 %.116, i32 %7), !dbg !463
  %39 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !268
  %33 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %28, i32 %32, i32 %6, i32 %7), !dbg !261
  %19 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %18, i32 4, i32 %6, i32 %7), !dbg !252
  %14 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %13, i32 3, i32 %6, i32 %7), !dbg !247

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %199 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %198, i32 %.1322, i32 %.116, i32 %7), !dbg !463
Adding checkpoint before forced cut:   %39 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !268
Adding checkpoint before forced cut:   %33 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %28, i32 %32, i32 %6, i32 %7), !dbg !261
Adding checkpoint before forced cut:   %19 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %18, i32 4, i32 %6, i32 %7), !dbg !252
Adding checkpoint before forced cut:   %14 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %13, i32 3, i32 %6, i32 %7), !dbg !247
********************************************************************************
* Analyzing Function: crcu8
********************************************************************************
Running WarAnalysis on function: crcu8
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: matrix_mul_const
********************************************************************************
Running WarAnalysis on function: matrix_mul_const
Instruction  %12 = load i16, i16* %11, align 2, !dbg !269, !tbaa !270 depends on:
Instruction  store i32 %15, i32* %18, align 4, !dbg !280, !tbaa !281 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: matrix_mul_matrix_bitextract
********************************************************************************
Running WarAnalysis on function: matrix_mul_matrix_bitextract
Instruction  store i32 0, i32* %11, align 4, !dbg !275, !tbaa !276 depends on:
Instruction  %17 = load i16, i16* %16, align 2, !dbg !286, !tbaa !287 depends on:
Instruction  %22 = load i16, i16* %21, align 2, !dbg !292, !tbaa !287 depends on:
Instruction  %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276 depends on:
             needs [RAW]    store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276
Instruction  store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276 depends on:
             needs [WAR]    %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276
Collecting WAR depencies
Analyzing write:   store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276
  WAR Read:   %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276 found
Found a path

Collecting Dominating Paths

Visiting BB: 
13:                                               ; preds = %12
  %14 = mul i32 %.02, %0, !dbg !284
  %15 = add i32 %14, %.0, !dbg !285
  %16 = getelementptr inbounds i16, i16* %2, i32 %15, !dbg !286
  %17 = load i16, i16* %16, align 2, !dbg !286, !tbaa !287
  %18 = sext i16 %17 to i32, !dbg !289
  %19 = mul i32 %.0, %0, !dbg !290
  %20 = add i32 %19, %.01, !dbg !291
  %21 = getelementptr inbounds i16, i16* %3, i32 %20, !dbg !292
  %22 = load i16, i16* %21, align 2, !dbg !292, !tbaa !287
  %23 = sext i16 %22 to i32, !dbg !293
  %24 = mul nsw i32 %18, %23, !dbg !294
  call void @llvm.dbg.value(metadata i32 %24, metadata !253, metadata !DIExpression()), !dbg !295
  %25 = ashr i32 %24, 2, !dbg !296
  %26 = and i32 %25, 15, !dbg !296
  %27 = ashr i32 %24, 5, !dbg !297
  %28 = and i32 %27, 127, !dbg !297
  %29 = mul i32 %26, %28, !dbg !298
  %30 = mul i32 %.02, %0, !dbg !299
  %31 = add i32 %30, %.01, !dbg !300
  %32 = getelementptr inbounds i32, i32* %1, i32 %31, !dbg !301
  %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276
  %34 = add i32 %33, %29, !dbg !302
  store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276
  br label %35, !dbg !303

Cursor:   %34 = add i32 %33, %29, !dbg !302
Cursor:   %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276

Write after Reads:
  WAR:   store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303
    needs:   %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_rd !303

All Wars:
  [WAR] R:  %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_rd !303 - W:  store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %33 = load i32, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_rd !303 - W:  store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303
    Covered by Path:         store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303


War Paths:
  Path:     store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303

$WAR_COUNT: 1
$UNCUT_WAR_COUNT: 1
$PATH_COUNT: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 1
Candidate:   store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303

$CUTS_COUNT: 1
$CUTS_COST: 1
********************************************************************************
* Analyzing Function: cmp_idx
********************************************************************************
Running WarAnalysis on function: cmp_idx
Instruction  %7 = load i16, i16* %6, align 2, !dbg !289, !tbaa !291 depends on:
Instruction  %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291 depends on:
Instruction  store i16 %16, i16* %17, align 2, !dbg !305, !tbaa !291 depends on:
             needs [WAR]    %7 = load i16, i16* %6, align 2, !dbg !289, !tbaa !291
             needs [WAR]    %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291
Instruction  %19 = load i16, i16* %18, align 2, !dbg !306, !tbaa !291 depends on:
Instruction  %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291 depends on:
Instruction  store i16 %28, i16* %29, align 2, !dbg !316, !tbaa !291 depends on:
             needs [WAR]    %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291
             needs [WAR]    %19 = load i16, i16* %18, align 2, !dbg !306, !tbaa !291
Instruction  %32 = load i16, i16* %31, align 2, !dbg !318, !tbaa !319 depends on:
Instruction  %35 = load i16, i16* %34, align 2, !dbg !321, !tbaa !319 depends on:
Collecting WAR depencies
Analyzing write:   store i16 %16, i16* %17, align 2, !dbg !305, !tbaa !291
  WAR Read:   %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291 found
Analyzing write:   store i16 %28, i16* %29, align 2, !dbg !316, !tbaa !291
  WAR Read:   %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291 found
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
5:                                                ; preds = %3
  %6 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !289
  %7 = load i16, i16* %6, align 2, !dbg !289, !tbaa !291
  %8 = sext i16 %7 to i32, !dbg !296
  %9 = and i32 %8, 65280, !dbg !297
  %10 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !298
  %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291
  %12 = sext i16 %11 to i32, !dbg !299
  %13 = ashr i32 %12, 8, !dbg !300
  %14 = and i32 255, %13, !dbg !301
  %15 = or i32 %9, %14, !dbg !302
  %16 = trunc i32 %15 to i16, !dbg !303
  %17 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !304
  store i16 %16, i16* %17, align 2, !dbg !305, !tbaa !291
  %18 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !306
  %19 = load i16, i16* %18, align 2, !dbg !306, !tbaa !291
  %20 = sext i16 %19 to i32, !dbg !307
  %21 = and i32 %20, 65280, !dbg !308
  %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !309
  %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291
  %24 = sext i16 %23 to i32, !dbg !310
  %25 = ashr i32 %24, 8, !dbg !311
  %26 = and i32 255, %25, !dbg !312
  %27 = or i32 %21, %26, !dbg !313
  %28 = trunc i32 %27 to i16, !dbg !314
  %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !315
  store i16 %28, i16* %29, align 2, !dbg !316, !tbaa !291
  br label %30, !dbg !317

Cursor:   %17 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !304
Cursor:   %16 = trunc i32 %15 to i16, !dbg !303
Cursor:   %15 = or i32 %9, %14, !dbg !302
Cursor:   %14 = and i32 255, %13, !dbg !301
Cursor:   %13 = ashr i32 %12, 8, !dbg !300
Cursor:   %12 = sext i16 %11 to i32, !dbg !299
Cursor:   %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291

Visiting BB: 
5:                                                ; preds = %3
  %6 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !289
  %7 = load i16, i16* %6, align 2, !dbg !289, !tbaa !291
  %8 = sext i16 %7 to i32, !dbg !296
  %9 = and i32 %8, 65280, !dbg !297
  %10 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !298
  %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291
  %12 = sext i16 %11 to i32, !dbg !299
  %13 = ashr i32 %12, 8, !dbg !300
  %14 = and i32 255, %13, !dbg !301
  %15 = or i32 %9, %14, !dbg !302
  %16 = trunc i32 %15 to i16, !dbg !303
  %17 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %0, i32 0, i32 0, !dbg !304
  store i16 %16, i16* %17, align 2, !dbg !305, !tbaa !291
  %18 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !306
  %19 = load i16, i16* %18, align 2, !dbg !306, !tbaa !291
  %20 = sext i16 %19 to i32, !dbg !307
  %21 = and i32 %20, 65280, !dbg !308
  %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !309
  %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291
  %24 = sext i16 %23 to i32, !dbg !310
  %25 = ashr i32 %24, 8, !dbg !311
  %26 = and i32 255, %25, !dbg !312
  %27 = or i32 %21, %26, !dbg !313
  %28 = trunc i32 %27 to i16, !dbg !314
  %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !315
  store i16 %28, i16* %29, align 2, !dbg !316, !tbaa !291
  br label %30, !dbg !317

Cursor:   %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %1, i32 0, i32 0, !dbg !315
Cursor:   %28 = trunc i32 %27 to i16, !dbg !314
Cursor:   %27 = or i32 %21, %26, !dbg !313
Cursor:   %26 = and i32 255, %25, !dbg !312
Cursor:   %25 = ashr i32 %24, 8, !dbg !311
Cursor:   %24 = sext i16 %23 to i32, !dbg !310
Cursor:   %23 = load i16, i16* %22, align 2, !dbg !309, !tbaa !291

Write after Reads:
  WAR:   store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
    needs:   %7 = load i16, i16* %6, align 2, !dbg !289, !tbaa !291
    needs:   %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291, !idemp_war_rd !299
  WAR:   store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
    needs:   %23 = load i16, i16* %22, align 2, !dbg !310, !tbaa !291, !idemp_war_rd !299
    needs:   %19 = load i16, i16* %18, align 2, !dbg !307, !tbaa !291

All Wars:
  [WAR] R:  %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291, !idemp_war_rd !299 - W:  store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
  [WAR] R:  %23 = load i16, i16* %22, align 2, !dbg !310, !tbaa !291, !idemp_war_rd !299 - W:  store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %11 = load i16, i16* %10, align 2, !dbg !298, !tbaa !291, !idemp_war_rd !299 - W:  store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
    Covered by Path:         store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299

  [WAR] R:  %23 = load i16, i16* %22, align 2, !dbg !310, !tbaa !291, !idemp_war_rd !299 - W:  store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
    Covered by Path:         store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299


War Paths:
  Path:     store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299

  Path:     store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299

$WAR_COUNT: 2
$UNCUT_WAR_COUNT: 2
$PATH_COUNT: 2
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 2
Candidate:   store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 1
Candidate:   store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
  store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299

$CUTS_COUNT: 2
$CUTS_COST: 2
********************************************************************************
* Analyzing Function: _out_null
********************************************************************************
Running WarAnalysis on function: _out_null
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: copy_info
********************************************************************************
Running WarAnalysis on function: copy_info
Instruction  %4 = load i16, i16* %3, align 2, !dbg !249, !tbaa !250 depends on:
Instruction  store i16 %4, i16* %5, align 2, !dbg !256, !tbaa !250 depends on:
Instruction  %7 = load i16, i16* %6, align 2, !dbg !257, !tbaa !258 depends on:
Instruction  store i16 %7, i16* %8, align 2, !dbg !260, !tbaa !258 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: _out_char
********************************************************************************
Running WarAnalysis on function: _out_char
Collecting WAR depencies
Adding forced cut:   call arm_aapcscc void @_putchar(i8 zeroext %0), !dbg !251

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  call arm_aapcscc void @_putchar(i8 zeroext %0), !dbg !251

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   call arm_aapcscc void @_putchar(i8 zeroext %0), !dbg !251
********************************************************************************
* Analyzing Function: check_data_types
********************************************************************************
Running WarAnalysis on function: check_data_types
Collecting WAR depencies
Adding forced cut:   %5 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %4), !dbg !251

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %5 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %4), !dbg !251

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %5 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %4), !dbg !251
********************************************************************************
* Analyzing Function: _is_digit
********************************************************************************
Running WarAnalysis on function: _is_digit
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: putc
********************************************************************************
Running WarAnalysis on function: putc
Instruction  store i32 %0, i32* %3, align 4, !tbaa !248 depends on:
Instruction  store i8* %1, i8** %4, align 4, !tbaa !253 depends on:
Instruction  %5 = load i8*, i8** %4, align 4, !dbg !256, !tbaa !253 depends on:
             needs [RAW]    store i8* %1, i8** %4, align 4, !tbaa !253
Instruction  %6 = load i32, i32* %3, align 4, !dbg !257, !tbaa !248 depends on:
             needs [RAW]    store i32 %0, i32* %3, align 4, !tbaa !248
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: matrix_test
********************************************************************************
Running WarAnalysis on function: matrix_test
Collecting WAR depencies
Adding forced cut:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %4), !dbg !255
Adding forced cut:   call arm_aapcscc void @matrix_mul_const(i32 %0, i32* %1, i16* %2, i16 signext %4), !dbg !256
Adding forced cut:   %9 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !257
Adding forced cut:   %10 = call arm_aapcscc zeroext i16 @crc16(i16 signext %9, i16 zeroext 0), !dbg !258
Adding forced cut:   call arm_aapcscc void @matrix_mul_vect(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !259
Adding forced cut:   %11 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !260
Adding forced cut:   %12 = call arm_aapcscc zeroext i16 @crc16(i16 signext %11, i16 zeroext %10), !dbg !261
Adding forced cut:   call arm_aapcscc void @matrix_mul_matrix(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !262
Adding forced cut:   %13 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !263
Adding forced cut:   %14 = call arm_aapcscc zeroext i16 @crc16(i16 signext %13, i16 zeroext %12), !dbg !264
Adding forced cut:   call arm_aapcscc void @matrix_mul_matrix_bitextract(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !265
Adding forced cut:   %15 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !266
Adding forced cut:   %16 = call arm_aapcscc zeroext i16 @crc16(i16 signext %15, i16 zeroext %14), !dbg !267
Adding forced cut:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %19), !dbg !270

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %4), !dbg !255
  call arm_aapcscc void @matrix_mul_matrix(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !262
  call arm_aapcscc void @matrix_mul_const(i32 %0, i32* %1, i16* %2, i16 signext %4), !dbg !256
  %12 = call arm_aapcscc zeroext i16 @crc16(i16 signext %11, i16 zeroext %10), !dbg !261
  %9 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !257
  %10 = call arm_aapcscc zeroext i16 @crc16(i16 signext %9, i16 zeroext 0), !dbg !258
  call arm_aapcscc void @matrix_mul_vect(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !259
  %14 = call arm_aapcscc zeroext i16 @crc16(i16 signext %13, i16 zeroext %12), !dbg !264
  %15 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !266
  %13 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !263
  %16 = call arm_aapcscc zeroext i16 @crc16(i16 signext %15, i16 zeroext %14), !dbg !267
  call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %19), !dbg !270
  %11 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !260
  call arm_aapcscc void @matrix_mul_matrix_bitextract(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !265

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %4), !dbg !255
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_mul_matrix(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !262
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_mul_const(i32 %0, i32* %1, i16* %2, i16 signext %4), !dbg !256
Adding checkpoint before forced cut:   %12 = call arm_aapcscc zeroext i16 @crc16(i16 signext %11, i16 zeroext %10), !dbg !261
Adding checkpoint before forced cut:   %9 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !257
Adding checkpoint before forced cut:   %10 = call arm_aapcscc zeroext i16 @crc16(i16 signext %9, i16 zeroext 0), !dbg !258
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_mul_vect(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !259
Adding checkpoint before forced cut:   %14 = call arm_aapcscc zeroext i16 @crc16(i16 signext %13, i16 zeroext %12), !dbg !264
Adding checkpoint before forced cut:   %15 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !266
Adding checkpoint before forced cut:   %13 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !263
Adding checkpoint before forced cut:   %16 = call arm_aapcscc zeroext i16 @crc16(i16 signext %15, i16 zeroext %14), !dbg !267
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %19), !dbg !270
Adding checkpoint before forced cut:   %11 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !260
Adding checkpoint before forced cut:   call arm_aapcscc void @matrix_mul_matrix_bitextract(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !265
********************************************************************************
* Analyzing Function: _putchar
********************************************************************************
Running WarAnalysis on function: _putchar
Instruction  store i8 %0, i8* %2, align 1, !tbaa !247 depends on:
Instruction  %3 = load i8, i8* %2, align 1, !dbg !251, !tbaa !247 depends on:
             needs [RAW]    store i8 %0, i8* %2, align 1, !tbaa !247
Collecting WAR depencies
Adding forced cut:   %5 = call arm_aapcscc i32 @putc(i32 %4, i8* %2), !dbg !252

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %5 = call arm_aapcscc i32 @putc(i32 %4, i8* %2), !dbg !252

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %5 = call arm_aapcscc i32 @putc(i32 %4, i8* %2), !dbg !252
********************************************************************************
* Analyzing Function: time_in_secs
********************************************************************************
Running WarAnalysis on function: time_in_secs
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: core_list_init
********************************************************************************
Running WarAnalysis on function: core_list_init
Instruction  store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276 depends on:
Instruction  %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Instruction  store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
Instruction  %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Instruction  %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Instruction  store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Instruction  store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300 depends on:
Instruction  %21 = load %struct.list_data_s*, %struct.list_data_s** %20, align 4, !dbg !301, !tbaa !300 depends on:
             needs [RAW]    store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
Instruction  store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  %24 = load %struct.list_data_s*, %struct.list_data_s** %23, align 4, !dbg !307, !tbaa !300 depends on:
             needs [RAW]    store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
Instruction  store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
Instruction  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Instruction  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276 depends on:
             needs [WAR]    %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
             needs [WAW]    store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
             needs [WAR]    %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276
             needs [WAR]    %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
Instruction  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276 depends on:
             needs [RAW]    store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Instruction  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276 depends on:
             needs [WAR]    %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAR]    %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
             needs [WAR]    %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
Instruction  store i16 32767, i16* %30, align 2, !dbg !314, !tbaa !304 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  store i16 -1, i16* %31, align 2, !dbg !316, !tbaa !310 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  store i16 %51, i16* %52, align 2, !dbg !339, !tbaa !310 depends on:
             needs [WAR]    %53 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !340
             needs [WAW]    store i16 -1, i16* %31, align 2, !dbg !316, !tbaa !310
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !317
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !346, !tbaa !295 depends on:
             needs [RAW]    store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
Instruction  %61 = load %struct.list_head_s*, %struct.list_head_s** %60, align 4, !dbg !348, !tbaa !295 depends on:
Instruction  %70 = load %struct.list_data_s*, %struct.list_data_s** %69, align 4, !dbg !355, !tbaa !300 depends on:
Instruction  store i16 %68, i16* %71, align 2, !dbg !357, !tbaa !304 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  %84 = load %struct.list_data_s*, %struct.list_data_s** %83, align 4, !dbg !370, !tbaa !300 depends on:
Instruction  store i16 %82, i16* %85, align 2, !dbg !372, !tbaa !304 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
Instruction  %88 = load %struct.list_head_s*, %struct.list_head_s** %87, align 4, !dbg !374, !tbaa !295 depends on:
Collecting WAR depencies
Analyzing write:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Analyzing write:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
Analyzing write:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
Analyzing write:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
Analyzing write:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
  WAR Read:   %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276 found
Analyzing write:   store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
  WAR Read:   %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276 found
Analyzing write:   store i16 32767, i16* %30, align 2, !dbg !314, !tbaa !304
Analyzing write:   store i16 -1, i16* %31, align 2, !dbg !316, !tbaa !310
Analyzing write:   store i16 %51, i16* %52, align 2, !dbg !339, !tbaa !310
Analyzing write:   store i16 %68, i16* %71, align 2, !dbg !357, !tbaa !304
Analyzing write:   store i16 %82, i16* %85, align 2, !dbg !372, !tbaa !304
Adding forced cut:   %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !317
Adding forced cut:   %53 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !340
Adding forced cut:   %90 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %15, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !377
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
  %4 = alloca %struct.list_head_s*, align 4
  %5 = alloca %struct.list_data_s*, align 4
  %6 = alloca %struct.list_data_s, align 2
  call void @llvm.dbg.value(metadata i32 %0, metadata !254, metadata !DIExpression()), !dbg !275
  store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
  call void @llvm.dbg.declare(metadata %struct.list_head_s** %4, metadata !255, metadata !DIExpression()), !dbg !280
  call void @llvm.dbg.value(metadata i16 %2, metadata !256, metadata !DIExpression()), !dbg !275
  call void @llvm.dbg.value(metadata i32 20, metadata !257, metadata !DIExpression()), !dbg !275
  %7 = udiv i32 %0, 20, !dbg !281
  %8 = sub i32 %7, 2, !dbg !282
  call void @llvm.dbg.value(metadata i32 %8, metadata !258, metadata !DIExpression()), !dbg !275
  %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276
  %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %9, i32 %8, !dbg !284
  call void @llvm.dbg.value(metadata %struct.list_head_s* %10, metadata !259, metadata !DIExpression()), !dbg !275
  %11 = bitcast %struct.list_data_s** %5 to i8*, !dbg !285
  call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
  call void @llvm.dbg.declare(metadata %struct.list_data_s** %5, metadata !260, metadata !DIExpression()), !dbg !286
  %12 = bitcast %struct.list_head_s* %10 to %struct.list_data_s*, !dbg !287
  store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
  %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
  %14 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %13, i32 %8, !dbg !289
  call void @llvm.dbg.value(metadata %struct.list_data_s* %14, metadata !261, metadata !DIExpression()), !dbg !275
  %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
  call void @llvm.dbg.value(metadata %struct.list_head_s* %15, metadata !264, metadata !DIExpression()), !dbg !275
  %16 = bitcast %struct.list_data_s* %6 to i8*, !dbg !291
  call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  call void @llvm.dbg.declare(metadata %struct.list_data_s* %6, metadata !265, metadata !DIExpression()), !dbg !292
  %17 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 0, !dbg !293
  store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
  %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !298
  store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !301
  %21 = load %struct.list_data_s*, %struct.list_data_s** %20, align 4, !dbg !301, !tbaa !300
  %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %21, i32 0, i32 1, !dbg !302
  store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !307
  %24 = load %struct.list_data_s*, %struct.list_data_s** %23, align 4, !dbg !307, !tbaa !300
  %25 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %24, i32 0, i32 0, !dbg !308
  store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
  %27 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %26, i32 1, !dbg !311
  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
  %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %28, i32 1, !dbg !312
  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
  %30 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %6, i32 0, i32 1, !dbg !313
  store i16 32767, i16* %30, align 2, !dbg !314, !tbaa !304
  %31 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %6, i32 0, i32 0, !dbg !315
  store i16 -1, i16* %31, align 2, !dbg !316, !tbaa !310
  %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !317
  call void @llvm.dbg.value(metadata i32 0, metadata !262, metadata !DIExpression()), !dbg !275
  br label %33, !dbg !318

Cursor:   %27 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %26, i32 1, !dbg !311
Cursor:   %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276

Visiting BB: 
  %4 = alloca %struct.list_head_s*, align 4
  %5 = alloca %struct.list_data_s*, align 4
  %6 = alloca %struct.list_data_s, align 2
  call void @llvm.dbg.value(metadata i32 %0, metadata !254, metadata !DIExpression()), !dbg !275
  store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
  call void @llvm.dbg.declare(metadata %struct.list_head_s** %4, metadata !255, metadata !DIExpression()), !dbg !280
  call void @llvm.dbg.value(metadata i16 %2, metadata !256, metadata !DIExpression()), !dbg !275
  call void @llvm.dbg.value(metadata i32 20, metadata !257, metadata !DIExpression()), !dbg !275
  %7 = udiv i32 %0, 20, !dbg !281
  %8 = sub i32 %7, 2, !dbg !282
  call void @llvm.dbg.value(metadata i32 %8, metadata !258, metadata !DIExpression()), !dbg !275
  %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276
  %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %9, i32 %8, !dbg !284
  call void @llvm.dbg.value(metadata %struct.list_head_s* %10, metadata !259, metadata !DIExpression()), !dbg !275
  %11 = bitcast %struct.list_data_s** %5 to i8*, !dbg !285
  call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
  call void @llvm.dbg.declare(metadata %struct.list_data_s** %5, metadata !260, metadata !DIExpression()), !dbg !286
  %12 = bitcast %struct.list_head_s* %10 to %struct.list_data_s*, !dbg !287
  store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
  %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
  %14 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %13, i32 %8, !dbg !289
  call void @llvm.dbg.value(metadata %struct.list_data_s* %14, metadata !261, metadata !DIExpression()), !dbg !275
  %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
  call void @llvm.dbg.value(metadata %struct.list_head_s* %15, metadata !264, metadata !DIExpression()), !dbg !275
  %16 = bitcast %struct.list_data_s* %6 to i8*, !dbg !291
  call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  call void @llvm.dbg.declare(metadata %struct.list_data_s* %6, metadata !265, metadata !DIExpression()), !dbg !292
  %17 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 0, !dbg !293
  store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
  %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !298
  store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !301
  %21 = load %struct.list_data_s*, %struct.list_data_s** %20, align 4, !dbg !301, !tbaa !300
  %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %21, i32 0, i32 1, !dbg !302
  store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !307
  %24 = load %struct.list_data_s*, %struct.list_data_s** %23, align 4, !dbg !307, !tbaa !300
  %25 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %24, i32 0, i32 0, !dbg !308
  store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
  %27 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %26, i32 1, !dbg !311
  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276
  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
  %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %28, i32 1, !dbg !312
  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276
  %30 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %6, i32 0, i32 1, !dbg !313
  store i16 32767, i16* %30, align 2, !dbg !314, !tbaa !304
  %31 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %6, i32 0, i32 0, !dbg !315
  store i16 -1, i16* %31, align 2, !dbg !316, !tbaa !310
  %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !317
  call void @llvm.dbg.value(metadata i32 0, metadata !262, metadata !DIExpression()), !dbg !275
  br label %33, !dbg !318

Cursor:   %29 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %28, i32 1, !dbg !312
Cursor:   %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !312, !tbaa !276

Write after Reads:
  WAR:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
  WAR:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  WAR:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  WAR:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
  WAR:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
    needs:   %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312
    needs:   %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276
    needs:   %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
  WAR:   store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
    needs:   %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
    needs:   %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !312
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
    needs:   %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
  WAR:   store i16 32767, i16* %30, align 2, !dbg !315, !tbaa !304
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  WAR:   store i16 -1, i16* %31, align 2, !dbg !317, !tbaa !310
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
  WAR:   store i16 %51, i16* %52, align 2, !dbg !340, !tbaa !310
    needs:   %53 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !341
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
    needs:   %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !318
  WAR:   store i16 %68, i16* %71, align 2, !dbg !358, !tbaa !304
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
  WAR:   store i16 %82, i16* %85, align 2, !dbg !373, !tbaa !304
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285

All Wars:
  [WAR] R:  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
  [WAR] R:  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312

Forced cuts:
  %90 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %15, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !378
  %53 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !341
  %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !318

Precut Wars:

Uncut Wars:
  [WAR] R:  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
    Covered by Path:         store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312

  [WAR] R:  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
    Covered by Path:         store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312


War Paths:
  Path:     store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312

  Path:     store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312

$WAR_COUNT: 2
$UNCUT_WAR_COUNT: 2
$PATH_COUNT: 2
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Collecting Potential Cuts from:   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276 to:   %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312
At instruction:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
Adding:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
At instruction:   %25 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %24, i32 0, i32 0, !dbg !308
At instruction:   %24 = load %struct.list_data_s*, %struct.list_data_s** %23, align 4, !dbg !307, !tbaa !300
At instruction:   %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !307
At instruction:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
Adding:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
At instruction:   %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %21, i32 0, i32 1, !dbg !302
At instruction:   %21 = load %struct.list_data_s*, %struct.list_data_s** %20, align 4, !dbg !301, !tbaa !300
At instruction:   %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !301
At instruction:   store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
Adding:   store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
At instruction:   %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !298
At instruction:   %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
At instruction:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
Adding:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
At instruction:   %17 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 0, !dbg !293
At instruction:   call void @llvm.dbg.declare(metadata %struct.list_data_s* %6, metadata !820, metadata !DIExpression()), !dbg !843
At instruction:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
At instruction:   %16 = bitcast %struct.list_data_s* %6 to i8*, !dbg !291
At instruction:   call void @llvm.dbg.value(metadata %struct.list_head_s* %15, metadata !819, metadata !DIExpression()), !dbg !830
At instruction:   %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
At instruction:   call void @llvm.dbg.value(metadata %struct.list_data_s* %14, metadata !816, metadata !DIExpression()), !dbg !830
At instruction:   %14 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %13, i32 %8, !dbg !289
At instruction:   %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
At instruction:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Adding:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
At instruction:   %12 = bitcast %struct.list_head_s* %10 to %struct.list_data_s*, !dbg !287
At instruction:   call void @llvm.dbg.declare(metadata %struct.list_data_s** %5, metadata !815, metadata !DIExpression()), !dbg !837
At instruction:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %11) #4, !dbg !285
At instruction:   %11 = bitcast %struct.list_data_s** %5 to i8*, !dbg !285
At instruction:   call void @llvm.dbg.value(metadata %struct.list_head_s* %10, metadata !814, metadata !DIExpression()), !dbg !830
At instruction:   %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %9, i32 %8, !dbg !284
At instruction:   %9 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !283, !tbaa !276
At instruction:   call void @llvm.dbg.value(metadata i32 %8, metadata !813, metadata !DIExpression()), !dbg !830
At instruction:   %8 = sub i32 %7, 2, !dbg !282
At instruction:   %7 = udiv i32 %0, 20, !dbg !281
At instruction:   call void @llvm.dbg.value(metadata i32 20, metadata !812, metadata !DIExpression()), !dbg !830
At instruction:   call void @llvm.dbg.value(metadata i16 %2, metadata !811, metadata !DIExpression()), !dbg !830
At instruction:   call void @llvm.dbg.declare(metadata %struct.list_head_s** %4, metadata !810, metadata !DIExpression()), !dbg !831
At instruction:   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Adding:   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Found a path
WAR: R:  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
  Is protected by:   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276
Potential protecting write:  store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Collecting Potential Cuts from:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276 to:   %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !312
At instruction:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
Adding:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
At instruction:   %27 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %26, i32 1, !dbg !311
At instruction:   %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !311, !tbaa !276, !idemp_war_rd !312
At instruction:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
Adding:   store i16 -32640, i16* %25, align 2, !dbg !309, !tbaa !310
At instruction:   %25 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %24, i32 0, i32 0, !dbg !308
At instruction:   %24 = load %struct.list_data_s*, %struct.list_data_s** %23, align 4, !dbg !307, !tbaa !300
At instruction:   %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !307
At instruction:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
Adding:   store i16 0, i16* %22, align 2, !dbg !303, !tbaa !304
At instruction:   %22 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %21, i32 0, i32 1, !dbg !302
At instruction:   %21 = load %struct.list_data_s*, %struct.list_data_s** %20, align 4, !dbg !301, !tbaa !300
At instruction:   %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !301
At instruction:   store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
Adding:   store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !299, !tbaa !300
At instruction:   %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 1, !dbg !298
At instruction:   %18 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !297, !tbaa !276
At instruction:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
Adding:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !294, !tbaa !295
At instruction:   %17 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %15, i32 0, i32 0, !dbg !293
At instruction:   call void @llvm.dbg.declare(metadata %struct.list_data_s* %6, metadata !820, metadata !DIExpression()), !dbg !843
At instruction:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %16) #4, !dbg !291
At instruction:   %16 = bitcast %struct.list_data_s* %6 to i8*, !dbg !291
At instruction:   call void @llvm.dbg.value(metadata %struct.list_head_s* %15, metadata !819, metadata !DIExpression()), !dbg !830
At instruction:   %15 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !290, !tbaa !276
At instruction:   call void @llvm.dbg.value(metadata %struct.list_data_s* %14, metadata !816, metadata !DIExpression()), !dbg !830
At instruction:   %14 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %13, i32 %8, !dbg !289
At instruction:   %13 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !288, !tbaa !276
At instruction:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Adding:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276
Found a path
WAR: R:  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !312 - W:  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !312, !idemp_uncut_war !312
  Is protected by:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !286, !tbaa !276

Conditional Paths:
Cut at instruction:   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276, !idemp_pot_pwrite !280
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !287, !tbaa !276, !idemp_pot_pwrite !280
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store %struct.list_head_s* null, %struct.list_head_s** %17, align 4, !dbg !295, !tbaa !296
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store %struct.list_data_s* %18, %struct.list_data_s** %19, align 4, !dbg !300, !tbaa !301
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store i16 0, i16* %22, align 2, !dbg !304, !tbaa !305
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store i16 -32640, i16* %25, align 2, !dbg !310, !tbaa !311
  Introduces paths:
    Path:    store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Cut at instruction:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
  Introduces paths:
    Path:    store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280

Potential Protecting Writes:
  Write   store %struct.list_head_s* %1, %struct.list_head_s** %4, align 4, !tbaa !276, !idemp_pot_pwrite !280 potentially protects WAR:
    R:  %26 = load %struct.list_head_s*, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_rd !280 - W:  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
  Write   store %struct.list_data_s* %12, %struct.list_data_s** %5, align 4, !dbg !287, !tbaa !276, !idemp_pot_pwrite !280 potentially protects WAR:
    R:  %28 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_rd !280 - W:  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Running HittingSet

Step: 0
Remaining Paths: 2
Candidate:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 1
Candidate:   store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
  store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280

$CUTS_COUNT: 2
$CUTS_COST: 2
Adding checkpoint before forced cut:   %90 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %15, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !378
Adding checkpoint before forced cut:   %53 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !341
Adding checkpoint before forced cut:   %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !318
********************************************************************************
* Analyzing Function: _out_rev
********************************************************************************
Running WarAnalysis on function: _out_rev
Instruction  %29 = load i8, i8* %28, align 1, !dbg !283, !tbaa !284 depends on:
Collecting WAR depencies
Adding forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.02, i32 %3), !dbg !273
Adding forced cut:   call arm_aapcscc void %0(i8 zeroext %29, i8* %1, i32 %.2, i32 %3), !dbg !288
Adding forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.3, i32 %3), !dbg !300

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.3, i32 %3), !dbg !300
  call arm_aapcscc void %0(i8 zeroext %29, i8* %1, i32 %.2, i32 %3), !dbg !288
  call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.02, i32 %3), !dbg !273

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.3, i32 %3), !dbg !300
Adding checkpoint before forced cut:   call arm_aapcscc void %0(i8 zeroext %29, i8* %1, i32 %.2, i32 %3), !dbg !288
Adding checkpoint before forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.02, i32 %3), !dbg !273
********************************************************************************
* Analyzing Function: calc_func
********************************************************************************
Running WarAnalysis on function: calc_func
Instruction  %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294 depends on:
Instruction  %33 = load i32, i32* %32, align 4, !dbg !325, !tbaa !326 depends on:
Instruction  %36 = load i8*, i8** %35, align 4, !dbg !333, !tbaa !334 depends on:
Instruction  %38 = load i16, i16* %37, align 4, !dbg !335, !tbaa !336 depends on:
Instruction  %40 = load i16, i16* %39, align 2, !dbg !337, !tbaa !338 depends on:
Instruction  %42 = load i16, i16* %41, align 4, !dbg !339, !tbaa !340 depends on:
Instruction  %45 = load i16, i16* %44, align 2, !dbg !342, !tbaa !344 depends on:
Instruction  store i16 %43, i16* %49, align 2, !dbg !349, !tbaa !344 depends on:
             needs [WAR]    %45 = load i16, i16* %44, align 2, !dbg !342, !tbaa !344
             needs [WAW]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
             needs [WAR]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
Instruction  %54 = load i16, i16* %53, align 4, !dbg !353, !tbaa !340 depends on:
Instruction  %57 = load i16, i16* %56, align 4, !dbg !355, !tbaa !357 depends on:
Instruction  store i16 %55, i16* %61, align 4, !dbg !362, !tbaa !357 depends on:
             needs [WAR]    %57 = load i16, i16* %56, align 4, !dbg !355, !tbaa !357
Instruction  %66 = load i16, i16* %65, align 4, !dbg !367, !tbaa !340 depends on:
Instruction  store i16 %67, i16* %68, align 4, !dbg !370, !tbaa !340 depends on:
             needs [WAR]    %54 = load i16, i16* %53, align 4, !dbg !353, !tbaa !340
             needs [WAR]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
             needs [WAR]    %66 = load i16, i16* %65, align 4, !dbg !367, !tbaa !340
             needs [WAR]    %42 = load i16, i16* %41, align 4, !dbg !339, !tbaa !340
             needs [WAW]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
Instruction  store i16 %77, i16* %0, align 2, !dbg !378, !tbaa !294 depends on:
             needs [WAR]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
             needs [WAW]    %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
             needs [WAR]    %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294
Collecting WAR depencies
Analyzing write:   store i16 %43, i16* %49, align 2, !dbg !349, !tbaa !344
  WAR Read:   %45 = load i16, i16* %44, align 2, !dbg !342, !tbaa !344 found
Analyzing write:   store i16 %55, i16* %61, align 4, !dbg !362, !tbaa !357
  WAR Read:   %57 = load i16, i16* %56, align 4, !dbg !355, !tbaa !357 found
Analyzing write:   store i16 %67, i16* %68, align 4, !dbg !370, !tbaa !340
  WAR Read:   %66 = load i16, i16* %65, align 4, !dbg !367, !tbaa !340 found
Analyzing write:   store i16 %77, i16* %0, align 2, !dbg !378, !tbaa !294
  WAR Read:   %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294 found
Adding forced cut:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
Adding forced cut:   %55 = call arm_aapcscc zeroext i16 @core_bench_matrix(%struct.MAT_PARAMS_S* %52, i16 signext %25, i16 zeroext %54), !dbg !354
Adding forced cut:   %67 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %66), !dbg !368
Found a path
Found a path
WAR cut by:   %67 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %66), !dbg !368
WAR cut by:   %67 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %66), !dbg !368

Collecting Dominating Paths

Visiting BB: 
48:                                               ; preds = %31
  %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 12, !dbg !348
  store i16 %43, i16* %49, align 2, !dbg !349, !tbaa !344
  br label %50, !dbg !350

Cursor:   %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 12, !dbg !348

Visiting BB: 
31:                                               ; preds = %30, %._crit_edge
  %.01 = phi i16 [ 34, %30 ], [ %25, %._crit_edge ], !dbg !310
  call void @llvm.dbg.value(metadata i16 %.01, metadata !291, metadata !DIExpression()), !dbg !310
  %32 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 4, !dbg !325
  %33 = load i32, i32* %32, align 4, !dbg !325, !tbaa !326
  %34 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 3, !dbg !332
  %35 = getelementptr inbounds [4 x i8*], [4 x i8*]* %34, i32 0, i32 3, !dbg !333
  %36 = load i8*, i8** %35, align 4, !dbg !333, !tbaa !334
  %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 0, !dbg !335
  %38 = load i16, i16* %37, align 4, !dbg !335, !tbaa !336
  %39 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 1, !dbg !337
  %40 = load i16, i16* %39, align 2, !dbg !337, !tbaa !338
  %41 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 9, !dbg !339
  %42 = load i16, i16* %41, align 4, !dbg !339, !tbaa !340
  %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !341
  call void @llvm.dbg.value(metadata i16 %43, metadata !286, metadata !DIExpression()), !dbg !292
  %44 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 12, !dbg !342
  %45 = load i16, i16* %44, align 2, !dbg !342, !tbaa !344
  %46 = zext i16 %45 to i32, !dbg !345
  %47 = icmp eq i32 %46, 0, !dbg !346
  br i1 %47, label %48, label %._crit_edge3, !dbg !347

Cursor:   br i1 %47, label %48, label %._crit_edge3, !dbg !347
Cursor:   %47 = icmp eq i32 %46, 0, !dbg !346
Cursor:   %46 = zext i16 %45 to i32, !dbg !345
Cursor:   %45 = load i16, i16* %44, align 2, !dbg !342, !tbaa !344

Visiting BB: 
60:                                               ; preds = %51
  %61 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 11, !dbg !361
  store i16 %55, i16* %61, align 4, !dbg !362, !tbaa !357
  br label %62, !dbg !363

Cursor:   %61 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 11, !dbg !361

Visiting BB: 
51:                                               ; preds = %LeafBlock
  %52 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 8, !dbg !352
  %53 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 9, !dbg !353
  %54 = load i16, i16* %53, align 4, !dbg !353, !tbaa !340
  %55 = call arm_aapcscc zeroext i16 @core_bench_matrix(%struct.MAT_PARAMS_S* %52, i16 signext %25, i16 zeroext %54), !dbg !354
  call void @llvm.dbg.value(metadata i16 %55, metadata !286, metadata !DIExpression()), !dbg !292
  %56 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %1, i32 0, i32 11, !dbg !355
  %57 = load i16, i16* %56, align 4, !dbg !355, !tbaa !357
  %58 = zext i16 %57 to i32, !dbg !358
  %59 = icmp eq i32 %58, 0, !dbg !359
  br i1 %59, label %60, label %._crit_edge4, !dbg !360

Cursor:   br i1 %59, label %60, label %._crit_edge4, !dbg !360
Cursor:   %59 = icmp eq i32 %58, 0, !dbg !359
Cursor:   %58 = zext i16 %57 to i32, !dbg !358
Cursor:   %57 = load i16, i16* %56, align 4, !dbg !355, !tbaa !357

Write after Reads:
  WAR:   store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298
    needs:   %45 = load i16, i16* %44, align 2, !dbg !343, !tbaa !345, !idemp_war_rd !298
    needs:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342
  WAR:   store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
    needs:   %57 = load i16, i16* %56, align 4, !dbg !356, !tbaa !358, !idemp_war_rd !298
  WAR:   store i16 %67, i16* %68, align 4, !dbg !371, !tbaa !341, !idemp_war_wr !298, !idemp_precut_war !298
    needs:   %54 = load i16, i16* %53, align 4, !dbg !354, !tbaa !341
    needs:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342
    needs:   %66 = load i16, i16* %65, align 4, !dbg !368, !tbaa !341, !idemp_war_rd !298
    needs:   %42 = load i16, i16* %41, align 4, !dbg !340, !tbaa !341
  WAR:   store i16 %77, i16* %0, align 2, !dbg !379, !tbaa !294, !idemp_war_wr !298, !idemp_precut_war !298
    needs:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342
    needs:   %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294, !idemp_war_rd !298

All Wars:
  [WAR] R:  %45 = load i16, i16* %44, align 2, !dbg !343, !tbaa !345, !idemp_war_rd !298 - W:  store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298
  [WAR] R:  %57 = load i16, i16* %56, align 4, !dbg !356, !tbaa !358, !idemp_war_rd !298 - W:  store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
  [WAR] R:  %66 = load i16, i16* %65, align 4, !dbg !368, !tbaa !341, !idemp_war_rd !298 - W:  store i16 %67, i16* %68, align 4, !dbg !371, !tbaa !341, !idemp_war_wr !298, !idemp_precut_war !298
  [WAR] R:  %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294, !idemp_war_rd !298 - W:  store i16 %77, i16* %0, align 2, !dbg !379, !tbaa !294, !idemp_war_wr !298, !idemp_precut_war !298

Forced cuts:
  %55 = call arm_aapcscc zeroext i16 @core_bench_matrix(%struct.MAT_PARAMS_S* %52, i16 signext %25, i16 zeroext %54), !dbg !355
  %67 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %66), !dbg !369
  %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342

Precut Wars:
  [WAR] R:  %66 = load i16, i16* %65, align 4, !dbg !368, !tbaa !341, !idemp_war_rd !298 - W:  store i16 %67, i16* %68, align 4, !dbg !371, !tbaa !341, !idemp_war_wr !298, !idemp_precut_war !298
  [WAR] R:  %3 = load i16, i16* %0, align 2, !dbg !293, !tbaa !294, !idemp_war_rd !298 - W:  store i16 %77, i16* %0, align 2, !dbg !379, !tbaa !294, !idemp_war_wr !298, !idemp_precut_war !298

Uncut Wars:
  [WAR] R:  %45 = load i16, i16* %44, align 2, !dbg !343, !tbaa !345, !idemp_war_rd !298 - W:  store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298
    Covered by Path:         store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298

  [WAR] R:  %57 = load i16, i16* %56, align 4, !dbg !356, !tbaa !358, !idemp_war_rd !298 - W:  store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
    Covered by Path:         store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298


War Paths:
  Path:     store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298

  Path:     store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298

$WAR_COUNT: 4
$UNCUT_WAR_COUNT: 2
$PATH_COUNT: 2
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 2
Candidate:   store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 1
Candidate:   store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i16 %55, i16* %61, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
  store i16 %43, i16* %49, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298

$CUTS_COUNT: 2
$CUTS_COST: 2
Adding checkpoint before forced cut:   %55 = call arm_aapcscc zeroext i16 @core_bench_matrix(%struct.MAT_PARAMS_S* %52, i16 signext %25, i16 zeroext %54), !dbg !355
Adding checkpoint before forced cut:   %67 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %66), !dbg !369
Adding checkpoint before forced cut:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342
********************************************************************************
* Analyzing Function: crcu16
********************************************************************************
Running WarAnalysis on function: crcu16
Collecting WAR depencies
Adding forced cut:   %4 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %3, i16 zeroext %1), !dbg !250
Adding forced cut:   %8 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %7, i16 zeroext %4), !dbg !254

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %8 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %7, i16 zeroext %4), !dbg !254
  %4 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %3, i16 zeroext %1), !dbg !250

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %8 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %7, i16 zeroext %4), !dbg !254
Adding checkpoint before forced cut:   %4 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %3, i16 zeroext %1), !dbg !250
********************************************************************************
* Analyzing Function: _out_buffer
********************************************************************************
Running WarAnalysis on function: _out_buffer
Instruction  store i8 %0, i8* %7, align 1, !dbg !253, !tbaa !254 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: vsnprintf_
********************************************************************************
Running WarAnalysis on function: vsnprintf_
Instruction  store [1 x i32] %3, [1 x i32]* %7, align 4 depends on:
Instruction  %10 = load [1 x i32], [1 x i32]* %9, align 4, !dbg !259 depends on:
             needs [RAW]    store [1 x i32] %3, [1 x i32]* %7, align 4
Collecting WAR depencies
Adding forced cut:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %10), !dbg !259

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %10), !dbg !259

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %10), !dbg !259
********************************************************************************
* Analyzing Function: ee_isdigit
********************************************************************************
Running WarAnalysis on function: ee_isdigit
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: iterate
********************************************************************************
Running WarAnalysis on function: iterate
Instruction  %4 = load i32, i32* %3, align 4, !dbg !252, !tbaa !253 depends on:
Instruction  store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264 depends on:
Instruction  store i16 0, i16* %6, align 2, !dbg !266, !tbaa !267 depends on:
Instruction  store i16 0, i16* %7, align 4, !dbg !269, !tbaa !270 depends on:
Instruction  store i16 0, i16* %8, align 2, !dbg !272, !tbaa !273 depends on:
Instruction  %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264 depends on:
             needs [RAW]    store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264
             needs [RAW]    store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264
             needs [RAW]    store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264
Instruction  store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264 depends on:
             needs [WAR]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAW]    store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264
             needs [WAW]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
             needs [WAR]    %18 = load i16, i16* %17, align 4, !dbg !287, !tbaa !264
             needs [WAW]    store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264
             needs [WAR]    %24 = load i16, i16* %23, align 4, !dbg !294, !tbaa !264
             needs [WAR]    %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264
             needs [WAW]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAR]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
Instruction  %18 = load i16, i16* %17, align 4, !dbg !287, !tbaa !264 depends on:
             needs [RAW]    store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264
             needs [RAW]    store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264
             needs [RAW]    store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264
Instruction  store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264 depends on:
             needs [WAW]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
             needs [WAR]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAW]    store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264
             needs [WAR]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
             needs [WAW]    store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264
             needs [WAR]    %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264
             needs [WAR]    %18 = load i16, i16* %17, align 4, !dbg !287, !tbaa !264
             needs [WAW]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAR]    %24 = load i16, i16* %23, align 4, !dbg !294, !tbaa !264
Instruction  %24 = load i16, i16* %23, align 4, !dbg !294, !tbaa !264 depends on:
             needs [RAW]    store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264
             needs [RAW]    store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264
             needs [RAW]    store i16 0, i16* %5, align 4, !dbg !263, !tbaa !264
Instruction  store i16 %24, i16* %25, align 2, !dbg !296, !tbaa !267 depends on:
             needs [WAW]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
             needs [WAW]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAR]    %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
             needs [WAR]    %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
             needs [WAW]    store i16 0, i16* %6, align 2, !dbg !266, !tbaa !267
Collecting WAR depencies
Analyzing write:   store i16 %14, i16* %15, align 4, !dbg !285, !tbaa !264
  WAR Read:   %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264 found
Analyzing write:   store i16 %19, i16* %20, align 4, !dbg !290, !tbaa !264
  WAR Read:   %18 = load i16, i16* %17, align 4, !dbg !287, !tbaa !264 found
Analyzing write:   store i16 %24, i16* %25, align 2, !dbg !296, !tbaa !267
Adding forced cut:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
Adding forced cut:   %14 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %11, i16 zeroext %13), !dbg !283
Adding forced cut:   %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !286
Adding forced cut:   %19 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %16, i16 zeroext %18), !dbg !288
WAR cut by:   %14 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %11, i16 zeroext %13), !dbg !283
WAR cut by:   %19 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %16, i16 zeroext %18), !dbg !288

Collecting Dominating Paths

Write after Reads:
  WAR:   store i16 %14, i16* %15, align 4, !dbg !286, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283
    needs:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
    needs:   %18 = load i16, i16* %17, align 4, !dbg !288, !tbaa !264, !idemp_war_rd !283
    needs:   %24 = load i16, i16* %23, align 4, !dbg !295, !tbaa !264
    needs:   %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264, !idemp_war_rd !283
    needs:   %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287
  WAR:   store i16 %19, i16* %20, align 4, !dbg !291, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283
    needs:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
    needs:   %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287
    needs:   %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264, !idemp_war_rd !283
    needs:   %18 = load i16, i16* %17, align 4, !dbg !288, !tbaa !264, !idemp_war_rd !283
    needs:   %24 = load i16, i16* %23, align 4, !dbg !295, !tbaa !264
  WAR:   store i16 %24, i16* %25, align 2, !dbg !297, !tbaa !267
    needs:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
    needs:   %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287

All Wars:
  [WAR] R:  %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264, !idemp_war_rd !283 - W:  store i16 %14, i16* %15, align 4, !dbg !286, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283
  [WAR] R:  %18 = load i16, i16* %17, align 4, !dbg !288, !tbaa !264, !idemp_war_rd !283 - W:  store i16 %19, i16* %20, align 4, !dbg !291, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283

Forced cuts:
  %19 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %16, i16 zeroext %18), !dbg !289
  %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287
  %14 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %11, i16 zeroext %13), !dbg !284
  %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280

Precut Wars:
  [WAR] R:  %13 = load i16, i16* %12, align 4, !dbg !282, !tbaa !264, !idemp_war_rd !283 - W:  store i16 %14, i16* %15, align 4, !dbg !286, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283
  [WAR] R:  %18 = load i16, i16* %17, align 4, !dbg !288, !tbaa !264, !idemp_war_rd !283 - W:  store i16 %19, i16* %20, align 4, !dbg !291, !tbaa !264, !idemp_war_wr !283, !idemp_precut_war !283

Uncut Wars:

War Paths:
$WAR_COUNT: 2
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %19 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %16, i16 zeroext %18), !dbg !289
Adding checkpoint before forced cut:   %16 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287
Adding checkpoint before forced cut:   %14 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %11, i16 zeroext %13), !dbg !284
Adding checkpoint before forced cut:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
********************************************************************************
* Analyzing Function: portable_fini
********************************************************************************
Running WarAnalysis on function: portable_fini
Instruction  store i8 0, i8* %2, align 1, !dbg !253, !tbaa !254 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: core_init_matrix
********************************************************************************
Running WarAnalysis on function: core_init_matrix
Instruction  store i16 %35, i16* %38, align 2, !dbg !308, !tbaa !309 depends on:
Instruction  store i16 %44, i16* %47, align 2, !dbg !320, !tbaa !309 depends on:
Instruction  store i16* %22, i16** %55, align 4, !dbg !333, !tbaa !334 depends on:
Instruction  store i16* %24, i16** %56, align 4, !dbg !339, !tbaa !340 depends on:
Instruction  store i32* %64, i32** %65, align 4, !dbg !344, !tbaa !345 depends on:
Instruction  store i32 %16, i32* %66, align 4, !dbg !347, !tbaa !348 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: vprintf_
********************************************************************************
Running WarAnalysis on function: vprintf_
Instruction  store [1 x i32] %1, [1 x i32]* %6, align 4 depends on:
Instruction  %11 = load [1 x i32], [1 x i32]* %10, align 4, !dbg !264 depends on:
             needs [RAW]    store [1 x i32] %1, [1 x i32]* %6, align 4
Collecting WAR depencies
Adding forced cut:   %12 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %8, i32 -1, i8* %0, [1 x i32] %11), !dbg !264

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %12 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %8, i32 -1, i8* %0, [1 x i32] %11), !dbg !264

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %12 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %8, i32 -1, i8* %0, [1 x i32] %11), !dbg !264
********************************************************************************
* Analyzing Function: core_state_transition
********************************************************************************
Running WarAnalysis on function: core_state_transition
Instruction  %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254 depends on:
Instruction  %5 = load i8, i8* %.01, align 1, !dbg !260, !tbaa !263 depends on:
Instruction  %13 = load i8, i8* %.01, align 1, !dbg !268, !tbaa !263 depends on:
Instruction  %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301 depends on:
             needs [RAW]    store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301
             needs [RAW]    store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301
Instruction  store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301 depends on:
             needs [WAW]    store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301
             needs [WAR]    %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301
             needs [WAR]    %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301
Instruction  %42 = load i32, i32* %41, align 4, !dbg !307, !tbaa !301 depends on:
             needs [RAW]    store i32 %43, i32* %41, align 4, !dbg !307, !tbaa !301
Instruction  store i32 %43, i32* %41, align 4, !dbg !307, !tbaa !301 depends on:
             needs [WAR]    %42 = load i32, i32* %41, align 4, !dbg !307, !tbaa !301
Instruction  %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301 depends on:
             needs [RAW]    store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [RAW]    store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
             needs [RAW]    store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
Instruction  store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301 depends on:
             needs [WAW]    store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
             needs [WAW]    store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [WAR]    %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301
             needs [WAR]    %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [WAR]    %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301
Instruction  %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301 depends on:
             needs [RAW]    store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [RAW]    store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
             needs [RAW]    store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
Instruction  store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301 depends on:
             needs [WAW]    store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
             needs [WAR]    %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301
             needs [WAR]    %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [WAW]    store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
             needs [WAR]    %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301
Instruction  %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301 depends on:
             needs [RAW]    store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
             needs [RAW]    store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [RAW]    store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
Instruction  store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301 depends on:
             needs [WAR]    %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [WAW]    store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
             needs [WAW]    store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
             needs [WAR]    %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301
             needs [WAR]    %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301
Instruction  %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301 depends on:
             needs [RAW]    store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301
             needs [RAW]    store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301
Instruction  store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301 depends on:
             needs [WAR]    %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301
             needs [WAR]    %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301
             needs [WAW]    store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301
Instruction  %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301 depends on:
             needs [RAW]    store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301
             needs [RAW]    store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301
Instruction  store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301 depends on:
             needs [WAW]    store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301
             needs [WAR]    %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301
             needs [WAR]    %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301
Instruction  %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301 depends on:
             needs [RAW]    store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301
             needs [RAW]    store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301
Instruction  store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301 depends on:
             needs [WAW]    store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301
             needs [WAR]    %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301
             needs [WAR]    %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301
Instruction  %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301 depends on:
             needs [RAW]    store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301
             needs [RAW]    store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301
Instruction  store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301 depends on:
             needs [WAW]    store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301
             needs [WAR]    %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301
             needs [WAR]    %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301
Instruction  %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301 depends on:
             needs [RAW]    store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301
             needs [RAW]    store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301
Instruction  store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301 depends on:
             needs [WAR]    %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301
             needs [WAW]    store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301
             needs [WAR]    %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301
Instruction  %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301 depends on:
             needs [RAW]    store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301
             needs [RAW]    store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301
Instruction  store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301 depends on:
             needs [WAR]    %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301
             needs [WAR]    %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301
             needs [WAW]    store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301
Instruction  %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301 depends on:
             needs [RAW]    store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301
             needs [RAW]    store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301
Instruction  store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301 depends on:
             needs [WAW]    store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301
             needs [WAR]    %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301
             needs [WAR]    %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301
Instruction  %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301 depends on:
             needs [RAW]    store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301
             needs [RAW]    store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301
Instruction  store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301 depends on:
             needs [WAR]    %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301
             needs [WAW]    store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301
             needs [WAR]    %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301
Instruction  %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301 depends on:
             needs [RAW]    store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301
             needs [RAW]    store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301
Instruction  store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301 depends on:
             needs [WAW]    store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301
             needs [WAR]    %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301
             needs [WAR]    %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301
Instruction  store i8* %.14, i8** %0, align 4, !dbg !407, !tbaa !254 depends on:
             needs [WAR]    %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254
Collecting WAR depencies
Analyzing write:   store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301
  WAR Read:   %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301 found
Analyzing write:   store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301
  WAR Read:   %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301 found
Analyzing write:   store i8* %.14, i8** %0, align 4, !dbg !407, !tbaa !254
  WAR Read:   %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254 found
Analyzing write:   store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301
  WAR Read:   %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301 found
Analyzing write:   store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301
  WAR Read:   %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301 found
Analyzing write:   store i32 %43, i32* %41, align 4, !dbg !307, !tbaa !301
  WAR Read:   %42 = load i32, i32* %41, align 4, !dbg !307, !tbaa !301 found
Analyzing write:   store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
  WAR Read:   %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301 found
Analyzing write:   store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
  WAR Read:   %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301 found
Analyzing write:   store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
  WAR Read:   %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301 found
Analyzing write:   store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301
  WAR Read:   %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301 found
Analyzing write:   store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301
  WAR Read:   %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301 found
Analyzing write:   store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301
  WAR Read:   %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301 found
Analyzing write:   store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301
  WAR Read:   %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301 found
Analyzing write:   store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301
  WAR Read:   %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301 found
Analyzing write:   store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301
  WAR Read:   %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301 found
Adding forced cut:   %20 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !277
Adding forced cut:   %45 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !309
Adding forced cut:   %72 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !338
Adding forced cut:   %91 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !357
Adding forced cut:   %115 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !381
Adding forced cut:   %127 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !393
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
121:                                              ; preds = %114
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %122 = getelementptr inbounds i32, i32* %1, i32 6, !dbg !388
  %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301
  %124 = add i32 %123, 1, !dbg !390
  store i32 %124, i32* %122, align 4, !dbg !390, !tbaa !301
  br label %125

Cursor:   %124 = add i32 %123, 1, !dbg !390
Cursor:   %123 = load i32, i32* %122, align 4, !dbg !390, !tbaa !301

Visiting BB: 
129:                                              ; preds = %126
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %130 = getelementptr inbounds i32, i32* %1, i32 1, !dbg !396
  %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301
  %132 = add i32 %131, 1, !dbg !398
  store i32 %132, i32* %130, align 4, !dbg !398, !tbaa !301
  br label %133, !dbg !399

Cursor:   %132 = add i32 %131, 1, !dbg !398
Cursor:   %131 = load i32, i32* %130, align 4, !dbg !398, !tbaa !301

Visiting BB: 
138:                                              ; preds = %16, %._crit_edge17
  %.028 = phi i32 [ %.0.lcssa27, %16 ], [ %.0.lcssa, %._crit_edge17 ]
  %.14 = phi i8* [ %17, %16 ], [ %.01.lcssa, %._crit_edge17 ], !dbg !252
  call void @llvm.dbg.value(metadata i8* %.14, metadata !249, metadata !DIExpression()), !dbg !252
  store i8* %.14, i8** %0, align 4, !dbg !407, !tbaa !254
  ret i32 %.028, !dbg !408

Cursor:   call void @llvm.dbg.value(metadata i8* %.14, metadata !2247, metadata !DIExpression()), !dbg !2250
Cursor:   %.14 = phi i8* [ %17, %16 ], [ %.01.lcssa, %._crit_edge17 ], !dbg !252
Cursor:   %.028 = phi i32 [ %.0.lcssa27, %16 ], [ %.0.lcssa, %._crit_edge17 ]

Visiting BB: 
10:                                               ; preds = %8, %._crit_edge
  %11 = phi i1 [ false, %._crit_edge ], [ %9, %8 ], !dbg !266
  br i1 %11, label %12, label %._crit_edge17, !dbg !267

Cursor:   br i1 %11, label %12, label %._crit_edge17, !dbg !267
Cursor:   %11 = phi i1 [ false, %._crit_edge ], [ %9, %8 ], !dbg !266

Visiting BB: 
4:                                                ; preds = %136, %2
  %.01 = phi i8* [ %3, %2 ], [ %137, %136 ], !dbg !252
  %.0 = phi i32 [ 0, %2 ], [ %.13, %136 ], !dbg !259
  call void @llvm.dbg.value(metadata i32 %.0, metadata !251, metadata !DIExpression()), !dbg !252
  call void @llvm.dbg.value(metadata i8* %.01, metadata !249, metadata !DIExpression()), !dbg !252
  %5 = load i8, i8* %.01, align 1, !dbg !260, !tbaa !263
  %6 = zext i8 %5 to i32, !dbg !260
  %7 = icmp ne i32 %6, 0, !dbg !260
  br i1 %7, label %8, label %._crit_edge, !dbg !264

Cursor:   br i1 %7, label %8, label %._crit_edge, !dbg !264
Cursor:   %7 = icmp ne i32 %6, 0, !dbg !260
Cursor:   %6 = zext i8 %5 to i32, !dbg !260
Cursor:   %5 = load i8, i8* %.01, align 1, !dbg !260, !tbaa !263
Cursor:   call void @llvm.dbg.value(metadata i8* %.01, metadata !2247, metadata !DIExpression()), !dbg !2250
Cursor:   call void @llvm.dbg.value(metadata i32 %.0, metadata !2249, metadata !DIExpression()), !dbg !2250
Cursor:   %.0 = phi i32 [ 0, %2 ], [ %.13, %136 ], !dbg !259
Cursor:   %.01 = phi i8* [ %3, %2 ], [ %137, %136 ], !dbg !252

Visiting BB: 
  call void @llvm.dbg.value(metadata i8** %0, metadata !247, metadata !DIExpression()), !dbg !252
  call void @llvm.dbg.value(metadata i32* %1, metadata !248, metadata !DIExpression()), !dbg !252
  %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254
  call void @llvm.dbg.value(metadata i8* %3, metadata !249, metadata !DIExpression()), !dbg !252
  call void @llvm.dbg.value(metadata i32 0, metadata !251, metadata !DIExpression()), !dbg !252
  br label %4, !dbg !258

Cursor:   br label %4, !dbg !258
Cursor:   call void @llvm.dbg.value(metadata i32 0, metadata !2249, metadata !DIExpression()), !dbg !2250
Cursor:   call void @llvm.dbg.value(metadata i8* %3, metadata !2247, metadata !DIExpression()), !dbg !2250
Cursor:   %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254

Visiting BB: 
105:                                              ; preds = %._crit_edge25, %._crit_edge24
  call void @llvm.dbg.value(metadata i32 6, metadata !251, metadata !DIExpression()), !dbg !252
  %106 = getelementptr inbounds i32, i32* %1, i32 3, !dbg !372
  %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301
  %108 = add i32 %107, 1, !dbg !374
  store i32 %108, i32* %106, align 4, !dbg !374, !tbaa !301
  br label %113, !dbg !375

Cursor:   %108 = add i32 %107, 1, !dbg !374
Cursor:   %107 = load i32, i32* %106, align 4, !dbg !374, !tbaa !301

Visiting BB: 
34:                                               ; preds = %30
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %35 = getelementptr inbounds i32, i32* %1, i32 1, !dbg !298
  %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301
  %37 = add i32 %36, 1, !dbg !300
  store i32 %37, i32* %35, align 4, !dbg !300, !tbaa !301
  br label %38

Cursor:   %37 = add i32 %36, 1, !dbg !300
Cursor:   %36 = load i32, i32* %35, align 4, !dbg !300, !tbaa !301

Visiting BB: 
40:                                               ; preds = %39, %22
  %.3 = phi i32 [ 4, %22 ], [ %.2, %39 ], !dbg !305
  call void @llvm.dbg.value(metadata i32 %.3, metadata !251, metadata !DIExpression()), !dbg !252
  %41 = getelementptr inbounds i32, i32* %1, i32 0, !dbg !306
  %42 = load i32, i32* %41, align 4, !dbg !307, !tbaa !301
  %43 = add i32 %42, 1, !dbg !307
  store i32 %43, i32* %41, align 4, !dbg !307, !tbaa !301
  br label %135, !dbg !308

Cursor:   %43 = add i32 %42, 1, !dbg !307
Cursor:   %42 = load i32, i32* %41, align 4, !dbg !307, !tbaa !301

Visiting BB: 
47:                                               ; preds = %44
  call void @llvm.dbg.value(metadata i32 4, metadata !251, metadata !DIExpression()), !dbg !252
  %48 = getelementptr inbounds i32, i32* %1, i32 2, !dbg !312
  %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301
  %50 = add i32 %49, 1, !dbg !314
  store i32 %50, i32* %48, align 4, !dbg !314, !tbaa !301
  br label %63, !dbg !315

Cursor:   %50 = add i32 %49, 1, !dbg !314
Cursor:   %49 = load i32, i32* %48, align 4, !dbg !314, !tbaa !301

Visiting BB: 
54:                                               ; preds = %51
  call void @llvm.dbg.value(metadata i32 5, metadata !251, metadata !DIExpression()), !dbg !252
  %55 = getelementptr inbounds i32, i32* %1, i32 2, !dbg !320
  %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301
  %57 = add i32 %56, 1, !dbg !322
  store i32 %57, i32* %55, align 4, !dbg !322, !tbaa !301
  br label %62, !dbg !323

Cursor:   %57 = add i32 %56, 1, !dbg !322
Cursor:   %56 = load i32, i32* %55, align 4, !dbg !322, !tbaa !301

Visiting BB: 
58:                                               ; preds = %51
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %59 = getelementptr inbounds i32, i32* %1, i32 2, !dbg !324
  %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301
  %61 = add i32 %60, 1, !dbg !326
  store i32 %61, i32* %59, align 4, !dbg !326, !tbaa !301
  br label %62

Cursor:   %61 = add i32 %60, 1, !dbg !326
Cursor:   %60 = load i32, i32* %59, align 4, !dbg !326, !tbaa !301

Visiting BB: 
67:                                               ; preds = %64
  call void @llvm.dbg.value(metadata i32 5, metadata !251, metadata !DIExpression()), !dbg !252
  %68 = getelementptr inbounds i32, i32* %1, i32 4, !dbg !334
  %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301
  %70 = add i32 %69, 1, !dbg !336
  store i32 %70, i32* %68, align 4, !dbg !336, !tbaa !301
  br label %79, !dbg !337

Cursor:   %70 = add i32 %69, 1, !dbg !336
Cursor:   %69 = load i32, i32* %68, align 4, !dbg !336, !tbaa !301

Visiting BB: 
74:                                               ; preds = %71
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %75 = getelementptr inbounds i32, i32* %1, i32 4, !dbg !341
  %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301
  %77 = add i32 %76, 1, !dbg !343
  store i32 %77, i32* %75, align 4, !dbg !343, !tbaa !301
  br label %78, !dbg !344

Cursor:   %77 = add i32 %76, 1, !dbg !343
Cursor:   %76 = load i32, i32* %75, align 4, !dbg !343, !tbaa !301

Visiting BB: 
86:                                               ; preds = %._crit_edge22, %._crit_edge21
  call void @llvm.dbg.value(metadata i32 3, metadata !251, metadata !DIExpression()), !dbg !252
  %87 = getelementptr inbounds i32, i32* %1, i32 5, !dbg !353
  %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301
  %89 = add i32 %88, 1, !dbg !355
  store i32 %89, i32* %87, align 4, !dbg !355, !tbaa !301
  br label %98, !dbg !356

Cursor:   %89 = add i32 %88, 1, !dbg !355
Cursor:   %88 = load i32, i32* %87, align 4, !dbg !355, !tbaa !301

Visiting BB: 
93:                                               ; preds = %90
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %94 = getelementptr inbounds i32, i32* %1, i32 5, !dbg !360
  %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301
  %96 = add i32 %95, 1, !dbg !362
  store i32 %96, i32* %94, align 4, !dbg !362, !tbaa !301
  br label %97, !dbg !363

Cursor:   %96 = add i32 %95, 1, !dbg !362
Cursor:   %95 = load i32, i32* %94, align 4, !dbg !362, !tbaa !301

Visiting BB: 
109:                                              ; preds = %102
  call void @llvm.dbg.value(metadata i32 1, metadata !251, metadata !DIExpression()), !dbg !252
  %110 = getelementptr inbounds i32, i32* %1, i32 3, !dbg !376
  %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301
  %112 = add i32 %111, 1, !dbg !378
  store i32 %112, i32* %110, align 4, !dbg !378, !tbaa !301
  br label %113

Cursor:   %112 = add i32 %111, 1, !dbg !378
Cursor:   %111 = load i32, i32* %110, align 4, !dbg !378, !tbaa !301

Visiting BB: 
117:                                              ; preds = %114
  call void @llvm.dbg.value(metadata i32 7, metadata !251, metadata !DIExpression()), !dbg !252
  %118 = getelementptr inbounds i32, i32* %1, i32 6, !dbg !384
  %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301
  %120 = add i32 %119, 1, !dbg !386
  store i32 %120, i32* %118, align 4, !dbg !386, !tbaa !301
  br label %125, !dbg !387

Cursor:   %120 = add i32 %119, 1, !dbg !386
Cursor:   %119 = load i32, i32* %118, align 4, !dbg !386, !tbaa !301

Write after Reads:
  WAR:   store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %119 = load i32, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_rd !258
    needs:   %123 = load i32, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %36 = load i32, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_rd !258
    needs:   %131 = load i32, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_rd !258
  WAR:   store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254, !idemp_war_rd !258
  WAR:   store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %107 = load i32, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_rd !258
    needs:   %111 = load i32, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %131 = load i32, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_rd !258
    needs:   %36 = load i32, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %42 = load i32, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %49 = load i32, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_rd !258
    needs:   %56 = load i32, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_rd !258
    needs:   %60 = load i32, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %60 = load i32, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_rd !258
    needs:   %56 = load i32, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_rd !258
    needs:   %49 = load i32, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %56 = load i32, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_rd !258
    needs:   %60 = load i32, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_rd !258
    needs:   %49 = load i32, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %76 = load i32, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_rd !258
    needs:   %69 = load i32, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %69 = load i32, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_rd !258
    needs:   %76 = load i32, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %95 = load i32, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_rd !258
    needs:   %88 = load i32, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %88 = load i32, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_rd !258
    needs:   %95 = load i32, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %111 = load i32, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_rd !258
    needs:   %107 = load i32, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_rd !258
  WAR:   store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    needs:   %123 = load i32, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_rd !258
    needs:   %119 = load i32, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_rd !258

All Wars:
  [WAR] R:  %123 = load i32, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %131 = load i32, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254, !idemp_war_rd !258 - W:  store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %107 = load i32, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %36 = load i32, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %42 = load i32, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %49 = load i32, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %56 = load i32, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %60 = load i32, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %69 = load i32, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %76 = load i32, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %88 = load i32, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %95 = load i32, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %111 = load i32, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  [WAR] R:  %119 = load i32, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

Forced cuts:
  %115 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !382
  %91 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !358
  %72 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !339
  %45 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !310
  %127 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !394
  %20 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !278

Precut Wars:

Uncut Wars:
  [WAR] R:  %123 = load i32, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %131 = load i32, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %3 = load i8*, i8** %0, align 4, !dbg !253, !tbaa !254, !idemp_war_rd !258 - W:  store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %107 = load i32, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %36 = load i32, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %42 = load i32, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %49 = load i32, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %56 = load i32, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %60 = load i32, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %69 = load i32, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %76 = load i32, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %88 = load i32, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %95 = load i32, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %111 = load i32, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  [WAR] R:  %119 = load i32, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_rd !258 - W:  store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
    Covered by Path:         store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258


War Paths:
  Path:     store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

  Path:     store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

$WAR_COUNT: 15
$UNCUT_WAR_COUNT: 15
$PATH_COUNT: 15
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 15
Candidate:   store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 14
Candidate:   store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 13
Candidate:   store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 3
Remaining Paths: 12
Candidate:   store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 4
Remaining Paths: 11
Candidate:   store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 5
Remaining Paths: 10
Candidate:   store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 6
Remaining Paths: 9
Candidate:   store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 7
Remaining Paths: 8
Candidate:   store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 8
Remaining Paths: 7
Candidate:   store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 9
Remaining Paths: 6
Candidate:   store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 10
Remaining Paths: 5
Candidate:   store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 11
Remaining Paths: 4
Candidate:   store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 12
Remaining Paths: 3
Candidate:   store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 13
Remaining Paths: 2
Candidate:   store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Step: 14
Remaining Paths: 1
Candidate:   store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i32 %112, i32* %110, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %124, i32* %122, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %43, i32* %41, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %57, i32* %55, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %96, i32* %94, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %120, i32* %118, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %108, i32* %106, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %132, i32* %130, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %89, i32* %87, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %50, i32* %48, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %37, i32* %35, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %61, i32* %59, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %70, i32* %68, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
  store i32 %77, i32* %75, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258

$CUTS_COUNT: 15
$CUTS_COST: 15
Adding checkpoint before forced cut:   %115 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !382
Adding checkpoint before forced cut:   %91 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !358
Adding checkpoint before forced cut:   %72 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !339
Adding checkpoint before forced cut:   %45 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !310
Adding checkpoint before forced cut:   %127 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !394
Adding checkpoint before forced cut:   %20 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !278
********************************************************************************
* Analyzing Function: matrix_add_const
********************************************************************************
Running WarAnalysis on function: matrix_add_const
Instruction  %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271 depends on:
             needs [RAW]    store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271
Instruction  store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271 depends on:
             needs [WAR]    %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271
Collecting WAR depencies
Analyzing write:   store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271
  WAR Read:   %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271 found
Found a path

Collecting Dominating Paths

Visiting BB: 
7:                                                ; preds = %6
  %8 = sext i16 %2 to i32, !dbg !265
  %9 = mul i32 %.01, %0, !dbg !267
  %10 = add i32 %9, %.0, !dbg !268
  %11 = getelementptr inbounds i16, i16* %1, i32 %10, !dbg !269
  %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271
  %13 = sext i16 %12 to i32, !dbg !270
  %14 = add nsw i32 %13, %8, !dbg !270
  %15 = trunc i32 %14 to i16, !dbg !270
  store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271
  br label %16, !dbg !275

Cursor:   %15 = trunc i32 %14 to i16, !dbg !270
Cursor:   %14 = add nsw i32 %13, %8, !dbg !270
Cursor:   %13 = sext i16 %12 to i32, !dbg !270
Cursor:   %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271

Write after Reads:
  WAR:   store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275
    needs:   %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_rd !275

All Wars:
  [WAR] R:  %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_rd !275 - W:  store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %12 = load i16, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_rd !275 - W:  store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275
    Covered by Path:         store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275


War Paths:
  Path:     store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275

$WAR_COUNT: 1
$UNCUT_WAR_COUNT: 1
$PATH_COUNT: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 1
Candidate:   store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275

$CUTS_COUNT: 1
$CUTS_COST: 1
********************************************************************************
* Analyzing Function: matrix_mul_vect
********************************************************************************
Running WarAnalysis on function: matrix_mul_vect
Instruction  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262 depends on:
             needs [WAW]    store i32 %21, i32* %19, align 4, !dbg !283, !tbaa !262
             needs [WAR]    %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262
Instruction  %13 = load i16, i16* %12, align 2, !dbg !275, !tbaa !276 depends on:
Instruction  %16 = load i16, i16* %15, align 2, !dbg !279, !tbaa !276 depends on:
Instruction  %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262 depends on:
             needs [RAW]    store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262
             needs [RAW]    store i32 %21, i32* %19, align 4, !dbg !283, !tbaa !262
Instruction  store i32 %21, i32* %19, align 4, !dbg !283, !tbaa !262 depends on:
             needs [WAR]    %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262
             needs [WAW]    store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262
Collecting WAR depencies
Analyzing write:   store i32 %21, i32* %19, align 4, !dbg !283, !tbaa !262
  WAR Read:   %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262 found
Analyzing write:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262
  WAR Read:   %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262 found
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
9:                                                ; preds = %8
  %10 = mul i32 %.01, %0, !dbg !272
  %11 = add i32 %10, %.0, !dbg !274
  %12 = getelementptr inbounds i16, i16* %2, i32 %11, !dbg !275
  %13 = load i16, i16* %12, align 2, !dbg !275, !tbaa !276
  %14 = sext i16 %13 to i32, !dbg !278
  %15 = getelementptr inbounds i16, i16* %3, i32 %.0, !dbg !279
  %16 = load i16, i16* %15, align 2, !dbg !279, !tbaa !276
  %17 = sext i16 %16 to i32, !dbg !280
  %18 = mul nsw i32 %14, %17, !dbg !281
  %19 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !282
  %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262
  %21 = add nsw i32 %20, %18, !dbg !283
  store i32 %21, i32* %19, align 4, !dbg !283, !tbaa !262
  br label %22, !dbg !284

Cursor:   %21 = add nsw i32 %20, %18, !dbg !283
Cursor:   %20 = load i32, i32* %19, align 4, !dbg !283, !tbaa !262

Visiting BB: 
6:                                                ; preds = %5
  %7 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !259
  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262
  call void @llvm.dbg.value(metadata i32 0, metadata !251, metadata !DIExpression()), !dbg !252
  br label %8, !dbg !266

Cursor:   %7 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !259

Write after Reads:
  WAR:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266
  WAR:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266

All Wars:
  [WAR] R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
  [WAR] R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

  [WAR] R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266


War Paths:
  Path:     store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

  Path:     store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

$WAR_COUNT: 2
$UNCUT_WAR_COUNT: 2
$PATH_COUNT: 2
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Collecting Potential Cuts from:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266 to:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266
At instruction:   %19 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !283
At instruction:   %18 = mul nsw i32 %14, %17, !dbg !282
At instruction:   %17 = sext i16 %16 to i32, !dbg !281
At instruction:   %16 = load i16, i16* %15, align 2, !dbg !280, !tbaa !277
At instruction:   %15 = getelementptr inbounds i16, i16* %3, i32 %.0, !dbg !280
At instruction:   %14 = sext i16 %13 to i32, !dbg !279
At instruction:   %13 = load i16, i16* %12, align 2, !dbg !276, !tbaa !277
At instruction:   %12 = getelementptr inbounds i16, i16* %2, i32 %11, !dbg !276
At instruction:   %11 = add i32 %10, %.0, !dbg !275
At instruction:   %10 = mul i32 %.01, %0, !dbg !273
At instruction:   br i1 %exitcond, label %9, label %24, !dbg !272
At instruction:   %exitcond = icmp ne i32 %.0, %0, !dbg !270
At instruction:   call void @llvm.dbg.value(metadata i32 %.0, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   %.0 = phi i32 [ 0, %6 ], [ %23, %22 ], !dbg !269
At instruction:   br label %8, !dbg !267
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Adding:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Found a path
At instruction:   br label %8, !dbg !287, !llvm.loop !288
At instruction:   call void @llvm.dbg.value(metadata i32 %23, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   %23 = add i32 %.0, 1, !dbg !286
At instruction:   br label %22, !dbg !285
At instruction:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Adding:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
At instruction:   %21 = add nsw i32 %20, %18, !dbg !284
At instruction:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266
At instruction:   %19 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !283
At instruction:   %18 = mul nsw i32 %14, %17, !dbg !282
At instruction:   %17 = sext i16 %16 to i32, !dbg !281
At instruction:   %16 = load i16, i16* %15, align 2, !dbg !280, !tbaa !277
At instruction:   %15 = getelementptr inbounds i16, i16* %3, i32 %.0, !dbg !280
At instruction:   %14 = sext i16 %13 to i32, !dbg !279
At instruction:   %13 = load i16, i16* %12, align 2, !dbg !276, !tbaa !277
At instruction:   %12 = getelementptr inbounds i16, i16* %2, i32 %11, !dbg !276
At instruction:   %11 = add i32 %10, %.0, !dbg !275
At instruction:   %10 = mul i32 %.01, %0, !dbg !273
WAR: R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
  Is protected by:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Potential protecting write:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Collecting Potential Cuts from:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266 to:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266
At instruction:   %19 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !283
At instruction:   %18 = mul nsw i32 %14, %17, !dbg !282
At instruction:   %17 = sext i16 %16 to i32, !dbg !281
At instruction:   %16 = load i16, i16* %15, align 2, !dbg !280, !tbaa !277
At instruction:   %15 = getelementptr inbounds i16, i16* %3, i32 %.0, !dbg !280
At instruction:   %14 = sext i16 %13 to i32, !dbg !279
At instruction:   %13 = load i16, i16* %12, align 2, !dbg !276, !tbaa !277
At instruction:   %12 = getelementptr inbounds i16, i16* %2, i32 %11, !dbg !276
At instruction:   %11 = add i32 %10, %.0, !dbg !275
At instruction:   %10 = mul i32 %.01, %0, !dbg !273
At instruction:   br i1 %exitcond, label %9, label %24, !dbg !272
At instruction:   %exitcond = icmp ne i32 %.0, %0, !dbg !270
At instruction:   call void @llvm.dbg.value(metadata i32 %.0, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   %.0 = phi i32 [ 0, %6 ], [ %23, %22 ], !dbg !269
At instruction:   br label %8, !dbg !267
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Adding:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Found a path
At instruction:   br label %8, !dbg !287, !llvm.loop !288
At instruction:   call void @llvm.dbg.value(metadata i32 %23, metadata !1855, metadata !DIExpression()), !dbg !1856
At instruction:   %23 = add i32 %.0, 1, !dbg !286
At instruction:   br label %22, !dbg !285
At instruction:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
Adding:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
At instruction:   %21 = add nsw i32 %20, %18, !dbg !284
At instruction:   %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266
At instruction:   %19 = getelementptr inbounds i32, i32* %1, i32 %.01, !dbg !283
At instruction:   %18 = mul nsw i32 %14, %17, !dbg !282
At instruction:   %17 = sext i16 %16 to i32, !dbg !281
At instruction:   %16 = load i16, i16* %15, align 2, !dbg !280, !tbaa !277
At instruction:   %15 = getelementptr inbounds i16, i16* %3, i32 %.0, !dbg !280
At instruction:   %14 = sext i16 %13 to i32, !dbg !279
At instruction:   %13 = load i16, i16* %12, align 2, !dbg !276, !tbaa !277
At instruction:   %12 = getelementptr inbounds i16, i16* %2, i32 %11, !dbg !276
At instruction:   %11 = add i32 %10, %.0, !dbg !275
At instruction:   %10 = mul i32 %.01, %0, !dbg !273
WAR: R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
  Is protected by:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

Conditional Paths:
Cut at instruction:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
  Introduces paths:
    Path:    store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    Path:    store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
Cut at instruction:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
  Introduces paths:
    Path:    store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
    Path:    store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266

Potential Protecting Writes:
  Write   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266 potentially protects WAR:
    R:  %20 = load i32, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_rd !266 - W:  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
Running HittingSet

Step: 0
Remaining Paths: 2
Candidate:   store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 1
Candidate:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
  store i32 %21, i32* %19, align 4, !dbg !284, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266

$CUTS_COUNT: 2
$CUTS_COST: 2
********************************************************************************
* Analyzing Function: cmp_complex
********************************************************************************
Running WarAnalysis on function: cmp_complex
Collecting WAR depencies
Adding forced cut:   %5 = call arm_aapcscc signext i16 @calc_func(i16* %4, %struct.RESULTS_S* %2), !dbg !289
Adding forced cut:   %7 = call arm_aapcscc signext i16 @calc_func(i16* %6, %struct.RESULTS_S* %2), !dbg !291

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %7 = call arm_aapcscc signext i16 @calc_func(i16* %6, %struct.RESULTS_S* %2), !dbg !291
  %5 = call arm_aapcscc signext i16 @calc_func(i16* %4, %struct.RESULTS_S* %2), !dbg !289

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %7 = call arm_aapcscc signext i16 @calc_func(i16* %6, %struct.RESULTS_S* %2), !dbg !291
Adding checkpoint before forced cut:   %5 = call arm_aapcscc signext i16 @calc_func(i16* %4, %struct.RESULTS_S* %2), !dbg !289
********************************************************************************
* Analyzing Function: core_bench_state
********************************************************************************
Running WarAnalysis on function: core_bench_state
Instruction  store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
Instruction  store i32 0, i32* %15, align 4, !dbg !281, !tbaa !282 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
Instruction  store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
Instruction  %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Instruction  %22 = load i8, i8* %21, align 1, !dbg !293, !tbaa !294 depends on:
Instruction  %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282 depends on:
             needs [RAW]    store i32 %30, i32* %28, align 4, !dbg !300, !tbaa !282
Instruction  store i32 %30, i32* %28, align 4, !dbg !300, !tbaa !282 depends on:
             needs [WAR]    %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
             needs [WAW]    store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
Instruction  store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269 depends on:
             needs [WAW]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
Instruction  %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Instruction  %37 = load i8*, i8** %9, align 4, !dbg !308, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
Instruction  %38 = load i8, i8* %37, align 1, !dbg !311, !tbaa !294 depends on:
Instruction  %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269 depends on:
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
Instruction  %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294 depends on:
             needs [RAW]    store i8 %48, i8* %44, align 1, !dbg !316, !tbaa !294
Instruction  store i8 %48, i8* %44, align 1, !dbg !316, !tbaa !294 depends on:
             needs [WAR]    %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294
             needs [WAR]    %38 = load i8, i8* %37, align 1, !dbg !311, !tbaa !294
             needs [WAR]    %22 = load i8, i8* %21, align 1, !dbg !293, !tbaa !294
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
Instruction  %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269 depends on:
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
Instruction  store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269 depends on:
             needs [WAR]    %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAR]    %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
             needs [WAR]    %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [WAW]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %37 = load i8*, i8** %9, align 4, !dbg !308, !tbaa !269
             needs [WAR]    %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269
Instruction  store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269 depends on:
             needs [WAR]    %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [WAR]    %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269
             needs [WAR]    %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [WAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269
             needs [WAW]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %37 = load i8*, i8** %9, align 4, !dbg !308, !tbaa !269
Instruction  %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Instruction  %56 = load i8, i8* %55, align 1, !dbg !325, !tbaa !294 depends on:
Instruction  %63 = load i32, i32* %62, align 4, !dbg !331, !tbaa !282 depends on:
             needs [RAW]    store i32 %64, i32* %62, align 4, !dbg !331, !tbaa !282
Instruction  store i32 %64, i32* %62, align 4, !dbg !331, !tbaa !282 depends on:
             needs [WAW]    store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
             needs [WAR]    %63 = load i32, i32* %62, align 4, !dbg !331, !tbaa !282
             needs [WAR]    %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282
             needs [WAW]    store i32 %30, i32* %28, align 4, !dbg !300, !tbaa !282
Instruction  store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269 depends on:
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269
             needs [WAR]    %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269
             needs [WAW]    %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
             needs [WAR]    %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [WAR]    %37 = load i8*, i8** %9, align 4, !dbg !308, !tbaa !269
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAR]    %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
             needs [WAR]    %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
             needs [WAR]    %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAW]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
Instruction  %67 = load i8*, i8** %9, align 4, !dbg !336, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [RAW]    store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
Instruction  %71 = load i8*, i8** %9, align 4, !dbg !339, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
Instruction  %72 = load i8, i8* %71, align 1, !dbg !342, !tbaa !294 depends on:
Instruction  %78 = load i8*, i8** %9, align 4, !dbg !346, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
Instruction  %79 = load i8, i8* %78, align 1, !dbg !347, !tbaa !294 depends on:
             needs [RAW]    store i8 %82, i8* %78, align 1, !dbg !347, !tbaa !294
Instruction  store i8 %82, i8* %78, align 1, !dbg !347, !tbaa !294 depends on:
             needs [WAR]    %79 = load i8, i8* %78, align 1, !dbg !347, !tbaa !294
             needs [WAR]    %72 = load i8, i8* %71, align 1, !dbg !342, !tbaa !294
             needs [WAR]    %56 = load i8, i8* %55, align 1, !dbg !325, !tbaa !294
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
             needs [WAR]    %38 = load i8, i8* %37, align 1, !dbg !311, !tbaa !294
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAR]    %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294
             needs [WAW]    store i8 %48, i8* %44, align 1, !dbg !316, !tbaa !294
             needs [WAR]    %22 = load i8, i8* %21, align 1, !dbg !293, !tbaa !294
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAR]    %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
Instruction  %85 = load i8*, i8** %9, align 4, !dbg !350, !tbaa !269 depends on:
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [RAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [RAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [RAW]    store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
Instruction  store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
             needs [WAW]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
             needs [WAR]    %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAR]    %37 = load i8*, i8** %9, align 4, !dbg !308, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
             needs [WAR]    %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269
             needs [WAR]    %85 = load i8*, i8** %9, align 4, !dbg !350, !tbaa !269
             needs [WAR]    %67 = load i8*, i8** %9, align 4, !dbg !336, !tbaa !269
             needs [WAR]    %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
             needs [WAR]    %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
             needs [WAW]    %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
             needs [WAW]    store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
             needs [WAR]    %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269
             needs [WAR]    %78 = load i8*, i8** %9, align 4, !dbg !346, !tbaa !269
             needs [WAR]    %71 = load i8*, i8** %9, align 4, !dbg !339, !tbaa !269
             needs [WAR]    %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
             needs [WAW]    store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
Instruction  %91 = load i32, i32* %90, align 4, !dbg !359, !tbaa !282 depends on:
Instruction  %94 = load i32, i32* %93, align 4, !dbg !362, !tbaa !282 depends on:
Collecting WAR depencies
Analyzing write:   store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Analyzing write:   store i32 0, i32* %15, align 4, !dbg !281, !tbaa !282
Analyzing write:   store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
Analyzing write:   store i32 %30, i32* %28, align 4, !dbg !300, !tbaa !282
  WAR Read:   %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282 found
Analyzing write:   store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
  WAR Read:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269 found
Analyzing write:   store i8 %48, i8* %44, align 1, !dbg !316, !tbaa !294
  WAR Read:   %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294 found
Analyzing write:   store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
  WAR Read:   %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269 found
Analyzing write:   store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
  WAR Read:   %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269 found
Analyzing write:   store i32 %64, i32* %62, align 4, !dbg !331, !tbaa !282
  WAR Read:   %63 = load i32, i32* %62, align 4, !dbg !331, !tbaa !282 found
Analyzing write:   store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
  WAR Read:   %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269 found
Analyzing write:   store i8 %82, i8* %78, align 1, !dbg !347, !tbaa !294
  WAR Read:   %79 = load i8, i8* %78, align 1, !dbg !347, !tbaa !294 found
Analyzing write:   store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
  WAR Read:   %85 = load i8*, i8** %9, align 4, !dbg !350, !tbaa !269 found
Adding forced cut:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
Adding forced cut:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
Adding forced cut:   %92 = call arm_aapcscc zeroext i16 @crcu32(i32 %91, i16 zeroext %.01), !dbg !361
Adding forced cut:   %95 = call arm_aapcscc zeroext i16 @crcu32(i32 %94, i16 zeroext %92), !dbg !363
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
25:                                               ; preds = %20
  %26 = getelementptr inbounds [8 x i32], [8 x i32]* %8, i32 0, i32 0, !dbg !296
  %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !297
  call void @llvm.dbg.value(metadata i32 %27, metadata !258, metadata !DIExpression()), !dbg !298
  %28 = getelementptr inbounds [8 x i32], [8 x i32]* %7, i32 0, i32 %27, !dbg !299
  %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282
  %30 = add i32 %29, 1, !dbg !300
  store i32 %30, i32* %28, align 4, !dbg !300, !tbaa !282
  br label %20, !dbg !291, !llvm.loop !301

Cursor:   %30 = add i32 %29, 1, !dbg !300
Cursor:   %29 = load i32, i32* %28, align 4, !dbg !300, !tbaa !282

Visiting BB: 
31:                                               ; preds = %20
  store i8* %1, i8** %9, align 4, !dbg !303, !tbaa !269
  br label %32, !dbg !304


Visiting BB: 
20:                                               ; preds = %25, %19
  %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269
  %22 = load i8, i8* %21, align 1, !dbg !293, !tbaa !294
  %23 = zext i8 %22 to i32, !dbg !293
  %24 = icmp ne i32 %23, 0, !dbg !295
  br i1 %24, label %25, label %31, !dbg !291

Cursor:   br i1 %24, label %25, label %31, !dbg !291
Cursor:   %24 = icmp ne i32 %23, 0, !dbg !295
Cursor:   %23 = zext i8 %22 to i32, !dbg !293
Cursor:   %22 = load i8, i8* %21, align 1, !dbg !293, !tbaa !294
Cursor:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269

Visiting BB: 
41:                                               ; preds = %36
  %42 = trunc i16 %2 to i8, !dbg !314
  %43 = zext i8 %42 to i32, !dbg !314
  %44 = load i8*, i8** %9, align 4, !dbg !315, !tbaa !269
  %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294
  %46 = zext i8 %45 to i32, !dbg !316
  %47 = xor i32 %46, %43, !dbg !316
  %48 = trunc i32 %47 to i8, !dbg !316
  store i8 %48, i8* %44, align 1, !dbg !316, !tbaa !294
  br label %49, !dbg !317

Cursor:   %48 = trunc i32 %47 to i8, !dbg !316
Cursor:   %47 = xor i32 %46, %43, !dbg !316
Cursor:   %46 = zext i8 %45 to i32, !dbg !316
Cursor:   %45 = load i8, i8* %44, align 1, !dbg !316, !tbaa !294

Visiting BB: 
49:                                               ; preds = %41, %._crit_edge
  %50 = sext i16 %4 to i32, !dbg !318
  %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269
  %52 = getelementptr inbounds i8, i8* %51, i32 %50, !dbg !319
  store i8* %52, i8** %9, align 4, !dbg !319, !tbaa !269
  br label %32, !dbg !304, !llvm.loop !320

Cursor:   %52 = getelementptr inbounds i8, i8* %51, i32 %50, !dbg !319
Cursor:   %51 = load i8*, i8** %9, align 4, !dbg !319, !tbaa !269

Visiting BB: 
53:                                               ; preds = %32
  store i8* %1, i8** %9, align 4, !dbg !322, !tbaa !269
  br label %54, !dbg !323


Visiting BB: 
32:                                               ; preds = %49, %31
  %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269
  %34 = getelementptr inbounds i8, i8* %1, i32 %0, !dbg !306
  %35 = icmp ult i8* %33, %34, !dbg !307
  br i1 %35, label %36, label %53, !dbg !304

Cursor:   br i1 %35, label %36, label %53, !dbg !304
Cursor:   %35 = icmp ult i8* %33, %34, !dbg !307
Cursor:   %34 = getelementptr inbounds i8, i8* %1, i32 %0, !dbg !306
Cursor:   %33 = load i8*, i8** %9, align 4, !dbg !305, !tbaa !269

Visiting BB: 
59:                                               ; preds = %54
  %60 = getelementptr inbounds [8 x i32], [8 x i32]* %8, i32 0, i32 0, !dbg !327
  %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !328
  call void @llvm.dbg.value(metadata i32 %61, metadata !260, metadata !DIExpression()), !dbg !329
  %62 = getelementptr inbounds [8 x i32], [8 x i32]* %7, i32 0, i32 %61, !dbg !330
  %63 = load i32, i32* %62, align 4, !dbg !331, !tbaa !282
  %64 = add i32 %63, 1, !dbg !331
  store i32 %64, i32* %62, align 4, !dbg !331, !tbaa !282
  br label %54, !dbg !323, !llvm.loop !332

Cursor:   %64 = add i32 %63, 1, !dbg !331
Cursor:   %63 = load i32, i32* %62, align 4, !dbg !331, !tbaa !282

Visiting BB: 
65:                                               ; preds = %54
  store i8* %1, i8** %9, align 4, !dbg !334, !tbaa !269
  br label %66, !dbg !335


Visiting BB: 
54:                                               ; preds = %59, %53
  %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269
  %56 = load i8, i8* %55, align 1, !dbg !325, !tbaa !294
  %57 = zext i8 %56 to i32, !dbg !325
  %58 = icmp ne i32 %57, 0, !dbg !326
  br i1 %58, label %59, label %65, !dbg !323

Cursor:   br i1 %58, label %59, label %65, !dbg !323
Cursor:   %58 = icmp ne i32 %57, 0, !dbg !326
Cursor:   %57 = zext i8 %56 to i32, !dbg !325
Cursor:   %56 = load i8, i8* %55, align 1, !dbg !325, !tbaa !294
Cursor:   %55 = load i8*, i8** %9, align 4, !dbg !324, !tbaa !269

Visiting BB: 
75:                                               ; preds = %70
  %76 = trunc i16 %3 to i8, !dbg !345
  %77 = zext i8 %76 to i32, !dbg !345
  %78 = load i8*, i8** %9, align 4, !dbg !346, !tbaa !269
  %79 = load i8, i8* %78, align 1, !dbg !347, !tbaa !294
  %80 = zext i8 %79 to i32, !dbg !347
  %81 = xor i32 %80, %77, !dbg !347
  %82 = trunc i32 %81 to i8, !dbg !347
  store i8 %82, i8* %78, align 1, !dbg !347, !tbaa !294
  br label %83, !dbg !348

Cursor:   %82 = trunc i32 %81 to i8, !dbg !347
Cursor:   %81 = xor i32 %80, %77, !dbg !347
Cursor:   %80 = zext i8 %79 to i32, !dbg !347
Cursor:   %79 = load i8, i8* %78, align 1, !dbg !347, !tbaa !294

Visiting BB: 
83:                                               ; preds = %75, %._crit_edge2
  %84 = sext i16 %4 to i32, !dbg !349
  %85 = load i8*, i8** %9, align 4, !dbg !350, !tbaa !269
  %86 = getelementptr inbounds i8, i8* %85, i32 %84, !dbg !350
  store i8* %86, i8** %9, align 4, !dbg !350, !tbaa !269
  br label %66, !dbg !335, !llvm.loop !351

Cursor:   %86 = getelementptr inbounds i8, i8* %85, i32 %84, !dbg !350
Cursor:   %85 = load i8*, i8** %9, align 4, !dbg !350, !tbaa !269

Write after Reads:
  WAR:   store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
  WAR:   store i32 0, i32* %15, align 4, !dbg !281, !tbaa !282
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
  WAR:   store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
  WAR:   store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %29 = load i32, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_rd !293
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
  WAR:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
  WAR:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293
    needs:   %38 = load i8, i8* %37, align 1, !dbg !312, !tbaa !295
    needs:   %22 = load i8, i8* %21, align 1, !dbg !294, !tbaa !295
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
  WAR:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
    needs:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
    needs:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
    needs:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
  WAR:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
    needs:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
    needs:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
    needs:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
  WAR:   store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %10) #4, !dbg !263
    needs:   %63 = load i32, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_rd !293
    needs:   %29 = load i32, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_rd !293
  WAR:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
    needs:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
    needs:   %55 = load i8*, i8** %9, align 4, !dbg !325, !tbaa !269, !idemp_war_rd !293
    needs:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
    needs:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
    needs:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
    needs:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
  WAR:   store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %79 = load i8, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_rd !293
    needs:   %72 = load i8, i8* %71, align 1, !dbg !343, !tbaa !295
    needs:   %56 = load i8, i8* %55, align 1, !dbg !326, !tbaa !295
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   %38 = load i8, i8* %37, align 1, !dbg !312, !tbaa !295
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267
    needs:   %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293
    needs:   %22 = load i8, i8* %21, align 1, !dbg !294, !tbaa !295
    needs:   call void @llvm.lifetime.start.p0i8(i64 32, i8* %11) #4, !dbg !265
    needs:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
  WAR:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    needs:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
    needs:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
    needs:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
    needs:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
    needs:   %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293
    needs:   %67 = load i8*, i8** %9, align 4, !dbg !337, !tbaa !269
    needs:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
    needs:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
    needs:   %55 = load i8*, i8** %9, align 4, !dbg !325, !tbaa !269, !idemp_war_rd !293
    needs:   %78 = load i8*, i8** %9, align 4, !dbg !347, !tbaa !269
    needs:   %71 = load i8*, i8** %9, align 4, !dbg !340, !tbaa !269
    needs:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
    needs:   call void @llvm.lifetime.start.p0i8(i64 4, i8* %12) #4, !dbg !267

All Wars:
  [WAR] R:  %29 = load i32, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_rd !293 - W:  store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293 - W:  store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %63 = load i32, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_rd !293 - W:  store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %55 = load i8*, i8** %9, align 4, !dbg !325, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %79 = load i8, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_rd !293 - W:  store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  [WAR] R:  %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

Forced cuts:
  %95 = call arm_aapcscc zeroext i16 @crcu32(i32 %94, i16 zeroext %92), !dbg !364
  %92 = call arm_aapcscc zeroext i16 @crcu32(i32 %91, i16 zeroext %.01), !dbg !362
  %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
  %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298

Precut Wars:

Uncut Wars:
  [WAR] R:  %29 = load i32, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_rd !293 - W:  store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293 - W:  store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %63 = load i32, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_rd !293 - W:  store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %55 = load i8*, i8** %9, align 4, !dbg !325, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %79 = load i8, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_rd !293 - W:  store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293

  [WAR] R:  %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Covered by Path:         store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293


War Paths:
  Path:     store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293

  Path:     store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

$WAR_COUNT: 9
$UNCUT_WAR_COUNT: 9
$PATH_COUNT: 9
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Collecting Potential Cuts from:   store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269 to:   %21 = load i8*, i8** %9, align 4, !dbg !292, !tbaa !269, !idemp_war_rd !293
At instruction:   br label %20, !dbg !291
At instruction:   br i1 %exitcond3, label %14, label %19, !dbg !278
At instruction:   %exitcond3 = icmp ne i32 %.0, 8, !dbg !276
At instruction:   call void @llvm.dbg.value(metadata i32 %.0, metadata !2131, metadata !DIExpression()), !dbg !2136
At instruction:   %.0 = phi i32 [ 0, %6 ], [ %18, %17 ], !dbg !275
At instruction:   br label %13, !dbg !273
At instruction:   call void @llvm.dbg.value(metadata i32 0, metadata !2131, metadata !DIExpression()), !dbg !2136
At instruction:   store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Adding:   store i8* %1, i8** %9, align 4, !dbg !268, !tbaa !269
Found a path
At instruction:   br label %13, !dbg !288, !llvm.loop !289
At instruction:   call void @llvm.dbg.value(metadata i32 %18, metadata !2131, metadata !DIExpression()), !dbg !2136
At instruction:   %18 = add nuw nsw i32 %.0, 1, !dbg !287
At instruction:   br label %17, !dbg !286
At instruction:   store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
Adding:   store i32 0, i32* %16, align 4, !dbg !285, !tbaa !282
At instruction:   %16 = getelementptr inbounds [8 x i32], [8 x i32]* %7, i32 0, i32 %.0, !dbg !284
At instruction:   store i32 0, i32* %15, align 4, !dbg !281, !tbaa !282
Adding:   store i32 0, i32* %15, align 4, !dbg !281, !tbaa !282
At instruction:   %15 = getelementptr inbounds [8 x i32], [8 x i32]* %8, i32 0, i32 %.0, !dbg !279
At instruction:   br label %20, !dbg !291, !llvm.loop !302
At instruction:   store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %30 = add i32 %29, 1, !dbg !301
At instruction:   %29 = load i32, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_rd !293
At instruction:   %28 = getelementptr inbounds [8 x i32], [8 x i32]* %7, i32 0, i32 %27, !dbg !300
At instruction:   call void @llvm.dbg.value(metadata i32 %27, metadata !2132, metadata !DIExpression()), !dbg !2166
At instruction:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
Protecting Path cut by:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
Potential protecting write:  store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Collecting Potential Cuts from:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293 to:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
At instruction:   %50 = sext i16 %4 to i32, !dbg !319
At instruction:   br label %49, !dbg !314
At instruction:   br i1 %40, label %41, label %._crit_edge, !dbg !314
At instruction:   %40 = icmp ne i32 %39, 44, !dbg !313
At instruction:   %39 = zext i8 %38 to i32, !dbg !312
At instruction:   %38 = load i8, i8* %37, align 1, !dbg !312, !tbaa !295
At instruction:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
At instruction:   br i1 %35, label %36, label %53, !dbg !305
At instruction:   %35 = icmp ult i8* %33, %34, !dbg !308
At instruction:   %34 = getelementptr inbounds i8, i8* %1, i32 %0, !dbg !307
At instruction:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
At instruction:   br label %32, !dbg !305
At instruction:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Found a path
At instruction:   br label %32, !dbg !305, !llvm.loop !321
At instruction:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %52 = getelementptr inbounds i8, i8* %51, i32 %50, !dbg !320
At instruction:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
At instruction:   %50 = sext i16 %4 to i32, !dbg !319
At instruction:   br label %49, !dbg !318
At instruction:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %48 = trunc i32 %47 to i8, !dbg !317
At instruction:   %47 = xor i32 %46, %43, !dbg !317
At instruction:   %46 = zext i8 %45 to i32, !dbg !317
At instruction:   %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293
At instruction:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
At instruction:   %43 = zext i8 %42 to i32, !dbg !315
At instruction:   %42 = trunc i16 %2 to i8, !dbg !315
WAR: R:  %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Is protected by:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Potential protecting write:  store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Collecting Potential Cuts from:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293 to:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
At instruction:   br label %32, !dbg !305
At instruction:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Found a path
At instruction:   br label %32, !dbg !305, !llvm.loop !321
At instruction:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %52 = getelementptr inbounds i8, i8* %51, i32 %50, !dbg !320
At instruction:   %51 = load i8*, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_rd !293
At instruction:   %50 = sext i16 %4 to i32, !dbg !319
At instruction:   br label %49, !dbg !314
At instruction:   br i1 %40, label %41, label %._crit_edge, !dbg !314
At instruction:   %40 = icmp ne i32 %39, 44, !dbg !313
At instruction:   %39 = zext i8 %38 to i32, !dbg !312
At instruction:   %38 = load i8, i8* %37, align 1, !dbg !312, !tbaa !295
At instruction:   %37 = load i8*, i8** %9, align 4, !dbg !309, !tbaa !269
At instruction:   br i1 %35, label %36, label %53, !dbg !305
At instruction:   %35 = icmp ult i8* %33, %34, !dbg !308
At instruction:   %34 = getelementptr inbounds i8, i8* %1, i32 %0, !dbg !307
At instruction:   %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293
At instruction:   br label %49, !dbg !318
At instruction:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %48 = trunc i32 %47 to i8, !dbg !317
At instruction:   %47 = xor i32 %46, %43, !dbg !317
At instruction:   %46 = zext i8 %45 to i32, !dbg !317
At instruction:   %45 = load i8, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_rd !293
At instruction:   %44 = load i8*, i8** %9, align 4, !dbg !316, !tbaa !269
At instruction:   %43 = zext i8 %42 to i32, !dbg !315
At instruction:   %42 = trunc i16 %2 to i8, !dbg !315
WAR: R:  %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Is protected by:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Potential protecting write:  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Collecting Potential Cuts from:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293 to:   %55 = load i8*, i8** %9, align 4, !dbg !325, !tbaa !269, !idemp_war_rd !293
At instruction:   br label %54, !dbg !324
At instruction:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Found a path
At instruction:   br label %54, !dbg !324, !llvm.loop !333
At instruction:   store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %64 = add i32 %63, 1, !dbg !332
At instruction:   %63 = load i32, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_rd !293
At instruction:   %62 = getelementptr inbounds [8 x i32], [8 x i32]* %7, i32 0, i32 %61, !dbg !331
At instruction:   call void @llvm.dbg.value(metadata i32 %61, metadata !2134, metadata !DIExpression()), !dbg !2197
At instruction:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
Protecting Path cut by:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
Potential protecting write:  store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Collecting Potential Cuts from:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293 to:   %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293
At instruction:   %84 = sext i16 %4 to i32, !dbg !350
At instruction:   br label %83, !dbg !345
At instruction:   br i1 %74, label %75, label %._crit_edge2, !dbg !345
At instruction:   %74 = icmp ne i32 %73, 44, !dbg !344
At instruction:   %73 = zext i8 %72 to i32, !dbg !343
At instruction:   %72 = load i8, i8* %71, align 1, !dbg !343, !tbaa !295
At instruction:   %71 = load i8*, i8** %9, align 4, !dbg !340, !tbaa !269
At instruction:   br i1 %69, label %70, label %87, !dbg !336
At instruction:   %69 = icmp ult i8* %67, %68, !dbg !339
At instruction:   %68 = getelementptr inbounds i8, i8* %1, i32 %0, !dbg !338
At instruction:   %67 = load i8*, i8** %9, align 4, !dbg !337, !tbaa !269
At instruction:   br label %66, !dbg !336
At instruction:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Found a path
At instruction:   br label %66, !dbg !336, !llvm.loop !352
At instruction:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %86 = getelementptr inbounds i8, i8* %85, i32 %84, !dbg !351
At instruction:   %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293
At instruction:   %84 = sext i16 %4 to i32, !dbg !350
At instruction:   br label %83, !dbg !349
At instruction:   store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
Adding:   store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
At instruction:   %82 = trunc i32 %81 to i8, !dbg !348
At instruction:   %81 = xor i32 %80, %77, !dbg !348
At instruction:   %80 = zext i8 %79 to i32, !dbg !348
At instruction:   %79 = load i8, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_rd !293
At instruction:   %78 = load i8*, i8** %9, align 4, !dbg !347, !tbaa !269
At instruction:   %77 = zext i8 %76 to i32, !dbg !346
At instruction:   %76 = trunc i16 %3 to i8, !dbg !346
WAR: R:  %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Is protected by:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

Conditional Paths:
Cut at instruction:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  Introduces paths:
    Path:    store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Path:    store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Cut at instruction:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  Introduces paths:
    Path:    store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Path:    store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Cut at instruction:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Introduces paths:
    Path:    store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
    Path:    store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Cut at instruction:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  Introduces paths:
    Path:    store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Cut at instruction:   store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  Introduces paths:
    Path:    store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Cut at instruction:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Introduces paths:
    Path:    store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293

Potential Protecting Writes:
  Write   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293 potentially protects WAR:
    R:  %33 = load i8*, i8** %9, align 4, !dbg !306, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Write   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293 potentially protects WAR:
    R:  %85 = load i8*, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_rd !293 - W:  store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Running HittingSet

Step: 0
Remaining Paths: 9
Candidate:   store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 8
Candidate:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 7
Candidate:   store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 3
Remaining Paths: 6
Candidate:   store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 4
Remaining Paths: 5
Candidate:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 5
Remaining Paths: 4
Candidate:   store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 6
Remaining Paths: 3
Candidate:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 7
Remaining Paths: 2
Candidate:   store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Step: 8
Remaining Paths: 1
Candidate:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  store i32 %64, i32* %62, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8 %82, i8* %78, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8* %52, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8 %48, i8* %44, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
  store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
  store i32 %30, i32* %28, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293

$CUTS_COUNT: 9
$CUTS_COST: 9
Adding checkpoint before forced cut:   %95 = call arm_aapcscc zeroext i16 @crcu32(i32 %94, i16 zeroext %92), !dbg !364
Adding checkpoint before forced cut:   %92 = call arm_aapcscc zeroext i16 @crcu32(i32 %91, i16 zeroext %.01), !dbg !362
Adding checkpoint before forced cut:   %61 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %60), !dbg !329
Adding checkpoint before forced cut:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
********************************************************************************
* Analyzing Function: snprintf_
********************************************************************************
Running WarAnalysis on function: snprintf_
Instruction  %9 = load [1 x i32], [1 x i32]* %8, align 4, !dbg !263 depends on:
Collecting WAR depencies
Adding forced cut:   %10 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %9), !dbg !263

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %10 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %9), !dbg !263

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %10 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %9), !dbg !263
********************************************************************************
* Analyzing Function: sprintf_
********************************************************************************
Running WarAnalysis on function: sprintf_
Instruction  %8 = load [1 x i32], [1 x i32]* %7, align 4, !dbg !262 depends on:
Collecting WAR depencies
Adding forced cut:   %9 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 -1, i8* %1, [1 x i32] %8), !dbg !262

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %9 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 -1, i8* %1, [1 x i32] %8), !dbg !262

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %9 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 -1, i8* %1, [1 x i32] %8), !dbg !262
********************************************************************************
* Analyzing Function: core_list_reverse
********************************************************************************
Running WarAnalysis on function: core_list_reverse
Instruction  %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261 depends on:
             needs [RAW]    store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !267, !tbaa !261
Instruction  store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !267, !tbaa !261 depends on:
             needs [WAR]    %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261
Collecting WAR depencies
Analyzing write:   store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !267, !tbaa !261
  WAR Read:   %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261 found
Found a path

Collecting Dominating Paths

Visiting BB: 
4:                                                ; preds = %2
  %5 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.0, i32 0, i32 0, !dbg !259
  %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261
  call void @llvm.dbg.value(metadata %struct.list_head_s* %6, metadata !256, metadata !DIExpression()), !dbg !257
  %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.0, i32 0, i32 0, !dbg !266
  store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !267, !tbaa !261
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.0, metadata !255, metadata !DIExpression()), !dbg !257
  call void @llvm.dbg.value(metadata %struct.list_head_s* %6, metadata !254, metadata !DIExpression()), !dbg !257
  br label %2, !dbg !258, !llvm.loop !268

Cursor:   %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.0, i32 0, i32 0, !dbg !266
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %6, metadata !650, metadata !DIExpression()), !dbg !651
Cursor:   %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261

Write after Reads:
  WAR:   store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261, !idemp_war_rd !266

All Wars:
  [WAR] R:  %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261, !idemp_war_rd !266 - W:  store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %6 = load %struct.list_head_s*, %struct.list_head_s** %5, align 4, !dbg !259, !tbaa !261, !idemp_war_rd !266 - W:  store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266


War Paths:
  Path:     store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266

$WAR_COUNT: 1
$UNCUT_WAR_COUNT: 1
$PATH_COUNT: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 1
Candidate:   store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266

$CUTS_COUNT: 1
$CUTS_COST: 1
********************************************************************************
* Analyzing Function: clock
********************************************************************************
Running WarAnalysis on function: clock
Instruction  %1 = load volatile i64, i64* @dummy, align 8, !dbg !244, !tbaa !245 depends on:
Collecting WAR depencies
Adding forced cut:   %1 = load volatile i64, i64* @dummy, align 8, !dbg !244, !tbaa !245

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %1 = load volatile i64, i64* @dummy, align 8, !dbg !244, !tbaa !245

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %1 = load volatile i64, i64* @dummy, align 8, !dbg !244, !tbaa !245
********************************************************************************
* Analyzing Function: core_list_find
********************************************************************************
Running WarAnalysis on function: core_list_find
Instruction  %4 = load i16, i16* %3, align 2, !dbg !257, !tbaa !259 depends on:
Instruction  %12 = load %struct.list_data_s*, %struct.list_data_s** %11, align 4, !dbg !271, !tbaa !272 depends on:
Instruction  %14 = load i16, i16* %13, align 2, !dbg !275, !tbaa !259 depends on:
Instruction  %17 = load i16, i16* %16, align 2, !dbg !277, !tbaa !259 depends on:
Instruction  %24 = load %struct.list_head_s*, %struct.list_head_s** %23, align 4, !dbg !281, !tbaa !282 depends on:
Instruction  %31 = load %struct.list_data_s*, %struct.list_data_s** %30, align 4, !dbg !289, !tbaa !272 depends on:
Instruction  %33 = load i16, i16* %32, align 2, !dbg !290, !tbaa !291 depends on:
Instruction  %37 = load i16, i16* %36, align 2, !dbg !294, !tbaa !291 depends on:
Instruction  %44 = load %struct.list_head_s*, %struct.list_head_s** %43, align 4, !dbg !298, !tbaa !282 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: matrix_mul_matrix
********************************************************************************
Running WarAnalysis on function: matrix_mul_matrix
Instruction  store i32 0, i32* %11, align 4, !dbg !271, !tbaa !272 depends on:
Instruction  %17 = load i16, i16* %16, align 2, !dbg !285, !tbaa !286 depends on:
Instruction  %22 = load i16, i16* %21, align 2, !dbg !291, !tbaa !286 depends on:
Instruction  %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272 depends on:
             needs [RAW]    store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272
Instruction  store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272 depends on:
             needs [WAR]    %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272
Collecting WAR depencies
Analyzing write:   store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272
  WAR Read:   %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272 found
Found a path

Collecting Dominating Paths

Visiting BB: 
13:                                               ; preds = %12
  %14 = mul i32 %.02, %0, !dbg !282
  %15 = add i32 %14, %.0, !dbg !284
  %16 = getelementptr inbounds i16, i16* %2, i32 %15, !dbg !285
  %17 = load i16, i16* %16, align 2, !dbg !285, !tbaa !286
  %18 = sext i16 %17 to i32, !dbg !288
  %19 = mul i32 %.0, %0, !dbg !289
  %20 = add i32 %19, %.01, !dbg !290
  %21 = getelementptr inbounds i16, i16* %3, i32 %20, !dbg !291
  %22 = load i16, i16* %21, align 2, !dbg !291, !tbaa !286
  %23 = sext i16 %22 to i32, !dbg !292
  %24 = mul nsw i32 %18, %23, !dbg !293
  %25 = mul i32 %.02, %0, !dbg !294
  %26 = add i32 %25, %.01, !dbg !295
  %27 = getelementptr inbounds i32, i32* %1, i32 %26, !dbg !296
  %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272
  %29 = add nsw i32 %28, %24, !dbg !297
  store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272
  br label %30, !dbg !298

Cursor:   %29 = add nsw i32 %28, %24, !dbg !297
Cursor:   %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272

Write after Reads:
  WAR:   store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298
    needs:   %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_rd !298

All Wars:
  [WAR] R:  %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_rd !298 - W:  store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %28 = load i32, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_rd !298 - W:  store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298
    Covered by Path:         store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298


War Paths:
  Path:     store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298

$WAR_COUNT: 1
$UNCUT_WAR_COUNT: 1
$PATH_COUNT: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 1
Candidate:   store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298

$CUTS_COUNT: 1
$CUTS_COST: 1
********************************************************************************
* Analyzing Function: crcu32
********************************************************************************
Running WarAnalysis on function: crcu32
Collecting WAR depencies
Adding forced cut:   %4 = call arm_aapcscc zeroext i16 @crc16(i16 signext %3, i16 zeroext %1), !dbg !250
Adding forced cut:   %7 = call arm_aapcscc zeroext i16 @crc16(i16 signext %6, i16 zeroext %4), !dbg !253

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %7 = call arm_aapcscc zeroext i16 @crc16(i16 signext %6, i16 zeroext %4), !dbg !253
  %4 = call arm_aapcscc zeroext i16 @crc16(i16 signext %3, i16 zeroext %1), !dbg !250

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %7 = call arm_aapcscc zeroext i16 @crc16(i16 signext %6, i16 zeroext %4), !dbg !253
Adding checkpoint before forced cut:   %4 = call arm_aapcscc zeroext i16 @crc16(i16 signext %3, i16 zeroext %1), !dbg !250
********************************************************************************
* Analyzing Function: _out_fct
********************************************************************************
Running WarAnalysis on function: _out_fct
Instruction  %9 = load void (i8, i8*)*, void (i8, i8*)** %8, align 4, !dbg !253, !tbaa !254 depends on:
Instruction  %12 = load i8*, i8** %11, align 4, !dbg !260, !tbaa !261 depends on:
Collecting WAR depencies
Adding forced cut:   call arm_aapcscc void %9(i8 zeroext %0, i8* %12), !dbg !262

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  call arm_aapcscc void %9(i8 zeroext %0, i8* %12), !dbg !262

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   call arm_aapcscc void %9(i8 zeroext %0, i8* %12), !dbg !262
********************************************************************************
* Analyzing Function: get_seed_32
********************************************************************************
Running WarAnalysis on function: get_seed_32
Instruction  %3 = load volatile i32, i32* @seed1_volatile, align 4, !dbg !249, !tbaa !251 depends on:
Instruction  %5 = load volatile i32, i32* @seed2_volatile, align 4, !dbg !256, !tbaa !251 depends on:
Instruction  %7 = load volatile i32, i32* @seed3_volatile, align 4, !dbg !258, !tbaa !251 depends on:
Instruction  %9 = load volatile i32, i32* @seed4_volatile, align 4, !dbg !260, !tbaa !251 depends on:
Instruction  %11 = load volatile i32, i32* @seed5_volatile, align 4, !dbg !262, !tbaa !251 depends on:
Collecting WAR depencies
Adding forced cut:   %3 = load volatile i32, i32* @seed1_volatile, align 4, !dbg !249, !tbaa !251
Adding forced cut:   %5 = load volatile i32, i32* @seed2_volatile, align 4, !dbg !256, !tbaa !251
Adding forced cut:   %7 = load volatile i32, i32* @seed3_volatile, align 4, !dbg !258, !tbaa !251
Adding forced cut:   %9 = load volatile i32, i32* @seed4_volatile, align 4, !dbg !260, !tbaa !251
Adding forced cut:   %11 = load volatile i32, i32* @seed5_volatile, align 4, !dbg !262, !tbaa !251

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %11 = load volatile i32, i32* @seed5_volatile, align 4, !dbg !262, !tbaa !251
  %7 = load volatile i32, i32* @seed3_volatile, align 4, !dbg !258, !tbaa !251
  %5 = load volatile i32, i32* @seed2_volatile, align 4, !dbg !256, !tbaa !251
  %9 = load volatile i32, i32* @seed4_volatile, align 4, !dbg !260, !tbaa !251
  %3 = load volatile i32, i32* @seed1_volatile, align 4, !dbg !249, !tbaa !251

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %11 = load volatile i32, i32* @seed5_volatile, align 4, !dbg !262, !tbaa !251
Adding checkpoint before forced cut:   %7 = load volatile i32, i32* @seed3_volatile, align 4, !dbg !258, !tbaa !251
Adding checkpoint before forced cut:   %5 = load volatile i32, i32* @seed2_volatile, align 4, !dbg !256, !tbaa !251
Adding checkpoint before forced cut:   %9 = load volatile i32, i32* @seed4_volatile, align 4, !dbg !260, !tbaa !251
Adding checkpoint before forced cut:   %3 = load volatile i32, i32* @seed1_volatile, align 4, !dbg !249, !tbaa !251
********************************************************************************
* Analyzing Function: core_init_state
********************************************************************************
Running WarAnalysis on function: core_init_state
Instruction  %15 = load i8, i8* %14, align 1, !dbg !271, !tbaa !272 depends on:
Instruction  store i8 %15, i8* %17, align 1, !dbg !277, !tbaa !272 depends on:
             needs [WAW]    store i8 44, i8* %22, align 1, !dbg !285, !tbaa !272
Instruction  store i8 44, i8* %22, align 1, !dbg !285, !tbaa !272 depends on:
             needs [WAW]    store i8 %15, i8* %17, align 1, !dbg !277, !tbaa !272
Instruction  %34 = load i8*, i8** %33, align 4, !dbg !296, !tbaa !297 depends on:
Instruction  %40 = load i8*, i8** %39, align 4, !dbg !303, !tbaa !297 depends on:
Instruction  %46 = load i8*, i8** %45, align 4, !dbg !308, !tbaa !297 depends on:
Instruction  %52 = load i8*, i8** %51, align 4, !dbg !313, !tbaa !297 depends on:
Instruction  store i8 0, i8* %59, align 1, !dbg !322, !tbaa !272 depends on:
             needs [WAW]    store i8 44, i8* %22, align 1, !dbg !285, !tbaa !272
             needs [WAW]    store i8 %15, i8* %17, align 1, !dbg !277, !tbaa !272
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: _etoa
********************************************************************************
Running WarAnalysis on function: _etoa
Instruction  store double %.09, double* %29, align 8, !dbg !293, !tbaa !294 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
Instruction  %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294 depends on:
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Instruction  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294 depends on:
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Instruction  store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAR]    %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [WAR]    %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
Instruction  %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294 depends on:
             needs [RAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Instruction  store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAR]    %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
             needs [WAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAR]    %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
             needs [WAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [WAR]    %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
Instruction  %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294 depends on:
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [RAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [RAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
Instruction  store double %76, double* %74, align 8, !dbg !341, !tbaa !294 depends on:
             needs [WAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [WAR]    %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
             needs [WAR]    %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAR]    %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
             needs [WAR]    %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
             needs [WAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
             needs [WAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Instruction  %78 = load double, double* %77, align 8, !dbg !342, !tbaa !294 depends on:
             needs [RAW]    store double %76, double* %74, align 8, !dbg !341, !tbaa !294
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [RAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [RAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
Instruction  %83 = load double, double* %82, align 8, !dbg !349, !tbaa !294 depends on:
             needs [RAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [RAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [RAW]    store double %76, double* %74, align 8, !dbg !341, !tbaa !294
Instruction  store double %84, double* %82, align 8, !dbg !349, !tbaa !294 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAR]    %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
             needs [WAR]    %83 = load double, double* %82, align 8, !dbg !349, !tbaa !294
             needs [WAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
             needs [WAR]    %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
             needs [WAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [WAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
             needs [WAR]    %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
             needs [WAW]    store double %76, double* %74, align 8, !dbg !341, !tbaa !294
             needs [WAR]    %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294
             needs [WAR]    %78 = load double, double* %77, align 8, !dbg !342, !tbaa !294
Instruction  %131 = load double, double* %130, align 8, !dbg !403, !tbaa !294 depends on:
             needs [RAW]    store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
             needs [RAW]    store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
             needs [RAW]    store double %76, double* %74, align 8, !dbg !341, !tbaa !294
             needs [RAW]    store double %84, double* %82, align 8, !dbg !349, !tbaa !294
             needs [RAW]    store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Collecting WAR depencies
Analyzing write:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Analyzing write:   store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
  WAR Read:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294 found
Analyzing write:   store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
  WAR Read:   %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294 found
Analyzing write:   store double %76, double* %74, align 8, !dbg !341, !tbaa !294
  WAR Read:   %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294 found
Analyzing write:   store double %84, double* %82, align 8, !dbg !349, !tbaa !294
  WAR Read:   %83 = load double, double* %82, align 8, !dbg !349, !tbaa !294 found
Adding forced cut:   %16 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !274
Adding forced cut:   %141 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %139, i32 %.4, i32 %.1, i32 %140), !dbg !410
Adding forced cut:   call arm_aapcscc void %0(i8 zeroext %148, i8* %1, i32 %141, i32 %3), !dbg !418
Adding forced cut:   %158 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %149, i32 %3, i32 %155, i1 zeroext %156, i32 10, i32 0, i32 %157, i32 5), !dbg !424
Adding forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.04, i32 %3), !dbg !434
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
27:                                               ; preds = %26, %._crit_edge19
  %.011 = phi i32 [ %5, %._crit_edge19 ], [ 6, %26 ]
  call void @llvm.dbg.value(metadata i32 %.011, metadata !248, metadata !DIExpression()), !dbg !266
  %28 = bitcast %union.anon* %9 to i8*, !dbg !290
  call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
  call void @llvm.dbg.declare(metadata %union.anon* %9, metadata !253, metadata !DIExpression()), !dbg !291
  %29 = bitcast %union.anon* %9 to double*, !dbg !292
  store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
  %30 = bitcast %union.anon* %9 to i64*, !dbg !297
  %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
  %32 = lshr i64 %31, 52, !dbg !298
  %33 = and i64 %32, 2047, !dbg !299
  %34 = trunc i64 %33 to i32, !dbg !300
  %35 = sub nsw i32 %34, 1023, !dbg !301
  call void @llvm.dbg.value(metadata i32 %35, metadata !258, metadata !DIExpression()), !dbg !266
  %36 = bitcast %union.anon* %9 to i64*, !dbg !302
  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
  %38 = and i64 %37, 4503599627370495, !dbg !303
  %39 = or i64 %38, 4607182418800017408, !dbg !304
  %40 = bitcast %union.anon* %9 to i64*, !dbg !305
  store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
  %41 = sitofp i32 %35 to double, !dbg !307
  %42 = fmul double %41, 0x3FD34413509F79FB, !dbg !308
  %43 = fadd double 0x3FC68A288B60C8B3, %42, !dbg !309
  %44 = bitcast %union.anon* %9 to double*, !dbg !310
  %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
  %46 = fsub double %45, 1.500000e+00, !dbg !311
  %47 = fmul double %46, 0x3FD287A7636F4361, !dbg !312
  %48 = fadd double %43, %47, !dbg !313
  %49 = fptosi double %48 to i32, !dbg !314
  call void @llvm.dbg.value(metadata i32 %49, metadata !259, metadata !DIExpression()), !dbg !266
  %50 = sitofp i32 %49 to double, !dbg !315
  %51 = fmul double %50, 0x400A934F0979A371, !dbg !316
  %52 = fadd double %51, 5.000000e-01, !dbg !317
  %53 = fptosi double %52 to i32, !dbg !318
  call void @llvm.dbg.value(metadata i32 %53, metadata !258, metadata !DIExpression()), !dbg !266
  %54 = sitofp i32 %49 to double, !dbg !319
  %55 = fmul double %54, 0x40026BB1BBB55516, !dbg !320
  %56 = sitofp i32 %53 to double, !dbg !321
  %57 = fmul double %56, 0x3FE62E42FEFA39EF, !dbg !322
  %58 = fsub double %55, %57, !dbg !323
  call void @llvm.dbg.value(metadata double %58, metadata !260, metadata !DIExpression()), !dbg !266
  %59 = fmul double %58, %58, !dbg !324
  call void @llvm.dbg.value(metadata double %59, metadata !261, metadata !DIExpression()), !dbg !266
  %60 = add nsw i32 %53, 1023, !dbg !325
  %61 = sext i32 %60 to i64, !dbg !326
  %62 = shl i64 %61, 52, !dbg !327
  %63 = bitcast %union.anon* %9 to i64*, !dbg !328
  store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
  %64 = fmul double 2.000000e+00, %58, !dbg !330
  %65 = fsub double 2.000000e+00, %58, !dbg !331
  %66 = fdiv double %59, 1.400000e+01, !dbg !332
  %67 = fadd double 1.000000e+01, %66, !dbg !333
  %68 = fdiv double %59, %67, !dbg !334
  %69 = fadd double 6.000000e+00, %68, !dbg !335
  %70 = fdiv double %59, %69, !dbg !336
  %71 = fadd double %65, %70, !dbg !337
  %72 = fdiv double %64, %71, !dbg !338
  %73 = fadd double 1.000000e+00, %72, !dbg !339
  %74 = bitcast %union.anon* %9 to double*, !dbg !340
  %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294
  %76 = fmul double %75, %73, !dbg !341
  store double %76, double* %74, align 8, !dbg !341, !tbaa !294
  %77 = bitcast %union.anon* %9 to double*, !dbg !342
  %78 = load double, double* %77, align 8, !dbg !342, !tbaa !294
  %79 = fcmp olt double %.09, %78, !dbg !344
  br i1 %79, label %80, label %._crit_edge20, !dbg !345

Cursor:   %40 = bitcast %union.anon* %9 to i64*, !dbg !305
Cursor:   %39 = or i64 %38, 4607182418800017408, !dbg !304
Cursor:   %38 = and i64 %37, 4503599627370495, !dbg !303
Cursor:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294

Visiting BB: 
27:                                               ; preds = %26, %._crit_edge19
  %.011 = phi i32 [ %5, %._crit_edge19 ], [ 6, %26 ]
  call void @llvm.dbg.value(metadata i32 %.011, metadata !248, metadata !DIExpression()), !dbg !266
  %28 = bitcast %union.anon* %9 to i8*, !dbg !290
  call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
  call void @llvm.dbg.declare(metadata %union.anon* %9, metadata !253, metadata !DIExpression()), !dbg !291
  %29 = bitcast %union.anon* %9 to double*, !dbg !292
  store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
  %30 = bitcast %union.anon* %9 to i64*, !dbg !297
  %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
  %32 = lshr i64 %31, 52, !dbg !298
  %33 = and i64 %32, 2047, !dbg !299
  %34 = trunc i64 %33 to i32, !dbg !300
  %35 = sub nsw i32 %34, 1023, !dbg !301
  call void @llvm.dbg.value(metadata i32 %35, metadata !258, metadata !DIExpression()), !dbg !266
  %36 = bitcast %union.anon* %9 to i64*, !dbg !302
  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
  %38 = and i64 %37, 4503599627370495, !dbg !303
  %39 = or i64 %38, 4607182418800017408, !dbg !304
  %40 = bitcast %union.anon* %9 to i64*, !dbg !305
  store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
  %41 = sitofp i32 %35 to double, !dbg !307
  %42 = fmul double %41, 0x3FD34413509F79FB, !dbg !308
  %43 = fadd double 0x3FC68A288B60C8B3, %42, !dbg !309
  %44 = bitcast %union.anon* %9 to double*, !dbg !310
  %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
  %46 = fsub double %45, 1.500000e+00, !dbg !311
  %47 = fmul double %46, 0x3FD287A7636F4361, !dbg !312
  %48 = fadd double %43, %47, !dbg !313
  %49 = fptosi double %48 to i32, !dbg !314
  call void @llvm.dbg.value(metadata i32 %49, metadata !259, metadata !DIExpression()), !dbg !266
  %50 = sitofp i32 %49 to double, !dbg !315
  %51 = fmul double %50, 0x400A934F0979A371, !dbg !316
  %52 = fadd double %51, 5.000000e-01, !dbg !317
  %53 = fptosi double %52 to i32, !dbg !318
  call void @llvm.dbg.value(metadata i32 %53, metadata !258, metadata !DIExpression()), !dbg !266
  %54 = sitofp i32 %49 to double, !dbg !319
  %55 = fmul double %54, 0x40026BB1BBB55516, !dbg !320
  %56 = sitofp i32 %53 to double, !dbg !321
  %57 = fmul double %56, 0x3FE62E42FEFA39EF, !dbg !322
  %58 = fsub double %55, %57, !dbg !323
  call void @llvm.dbg.value(metadata double %58, metadata !260, metadata !DIExpression()), !dbg !266
  %59 = fmul double %58, %58, !dbg !324
  call void @llvm.dbg.value(metadata double %59, metadata !261, metadata !DIExpression()), !dbg !266
  %60 = add nsw i32 %53, 1023, !dbg !325
  %61 = sext i32 %60 to i64, !dbg !326
  %62 = shl i64 %61, 52, !dbg !327
  %63 = bitcast %union.anon* %9 to i64*, !dbg !328
  store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
  %64 = fmul double 2.000000e+00, %58, !dbg !330
  %65 = fsub double 2.000000e+00, %58, !dbg !331
  %66 = fdiv double %59, 1.400000e+01, !dbg !332
  %67 = fadd double 1.000000e+01, %66, !dbg !333
  %68 = fdiv double %59, %67, !dbg !334
  %69 = fadd double 6.000000e+00, %68, !dbg !335
  %70 = fdiv double %59, %69, !dbg !336
  %71 = fadd double %65, %70, !dbg !337
  %72 = fdiv double %64, %71, !dbg !338
  %73 = fadd double 1.000000e+00, %72, !dbg !339
  %74 = bitcast %union.anon* %9 to double*, !dbg !340
  %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294
  %76 = fmul double %75, %73, !dbg !341
  store double %76, double* %74, align 8, !dbg !341, !tbaa !294
  %77 = bitcast %union.anon* %9 to double*, !dbg !342
  %78 = load double, double* %77, align 8, !dbg !342, !tbaa !294
  %79 = fcmp olt double %.09, %78, !dbg !344
  br i1 %79, label %80, label %._crit_edge20, !dbg !345

Cursor:   %63 = bitcast %union.anon* %9 to i64*, !dbg !328
Cursor:   %62 = shl i64 %61, 52, !dbg !327
Cursor:   %61 = sext i32 %60 to i64, !dbg !326
Cursor:   %60 = add nsw i32 %53, 1023, !dbg !325
Cursor:   call void @llvm.dbg.value(metadata double %59, metadata !3601, metadata !DIExpression()), !dbg !3605
Cursor:   %59 = fmul double %58, %58, !dbg !324
Cursor:   call void @llvm.dbg.value(metadata double %58, metadata !3600, metadata !DIExpression()), !dbg !3605
Cursor:   %58 = fsub double %55, %57, !dbg !323
Cursor:   %57 = fmul double %56, 0x3FE62E42FEFA39EF, !dbg !322
Cursor:   %56 = sitofp i32 %53 to double, !dbg !321
Cursor:   %55 = fmul double %54, 0x40026BB1BBB55516, !dbg !320
Cursor:   %54 = sitofp i32 %49 to double, !dbg !319
Cursor:   call void @llvm.dbg.value(metadata i32 %53, metadata !3598, metadata !DIExpression()), !dbg !3605
Cursor:   %53 = fptosi double %52 to i32, !dbg !318
Cursor:   %52 = fadd double %51, 5.000000e-01, !dbg !317
Cursor:   %51 = fmul double %50, 0x400A934F0979A371, !dbg !316
Cursor:   %50 = sitofp i32 %49 to double, !dbg !315
Cursor:   call void @llvm.dbg.value(metadata i32 %49, metadata !3599, metadata !DIExpression()), !dbg !3605
Cursor:   %49 = fptosi double %48 to i32, !dbg !314
Cursor:   %48 = fadd double %43, %47, !dbg !313
Cursor:   %47 = fmul double %46, 0x3FD287A7636F4361, !dbg !312
Cursor:   %46 = fsub double %45, 1.500000e+00, !dbg !311
Cursor:   %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294

Visiting BB: 
27:                                               ; preds = %26, %._crit_edge19
  %.011 = phi i32 [ %5, %._crit_edge19 ], [ 6, %26 ]
  call void @llvm.dbg.value(metadata i32 %.011, metadata !248, metadata !DIExpression()), !dbg !266
  %28 = bitcast %union.anon* %9 to i8*, !dbg !290
  call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
  call void @llvm.dbg.declare(metadata %union.anon* %9, metadata !253, metadata !DIExpression()), !dbg !291
  %29 = bitcast %union.anon* %9 to double*, !dbg !292
  store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
  %30 = bitcast %union.anon* %9 to i64*, !dbg !297
  %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
  %32 = lshr i64 %31, 52, !dbg !298
  %33 = and i64 %32, 2047, !dbg !299
  %34 = trunc i64 %33 to i32, !dbg !300
  %35 = sub nsw i32 %34, 1023, !dbg !301
  call void @llvm.dbg.value(metadata i32 %35, metadata !258, metadata !DIExpression()), !dbg !266
  %36 = bitcast %union.anon* %9 to i64*, !dbg !302
  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294
  %38 = and i64 %37, 4503599627370495, !dbg !303
  %39 = or i64 %38, 4607182418800017408, !dbg !304
  %40 = bitcast %union.anon* %9 to i64*, !dbg !305
  store i64 %39, i64* %40, align 8, !dbg !306, !tbaa !294
  %41 = sitofp i32 %35 to double, !dbg !307
  %42 = fmul double %41, 0x3FD34413509F79FB, !dbg !308
  %43 = fadd double 0x3FC68A288B60C8B3, %42, !dbg !309
  %44 = bitcast %union.anon* %9 to double*, !dbg !310
  %45 = load double, double* %44, align 8, !dbg !310, !tbaa !294
  %46 = fsub double %45, 1.500000e+00, !dbg !311
  %47 = fmul double %46, 0x3FD287A7636F4361, !dbg !312
  %48 = fadd double %43, %47, !dbg !313
  %49 = fptosi double %48 to i32, !dbg !314
  call void @llvm.dbg.value(metadata i32 %49, metadata !259, metadata !DIExpression()), !dbg !266
  %50 = sitofp i32 %49 to double, !dbg !315
  %51 = fmul double %50, 0x400A934F0979A371, !dbg !316
  %52 = fadd double %51, 5.000000e-01, !dbg !317
  %53 = fptosi double %52 to i32, !dbg !318
  call void @llvm.dbg.value(metadata i32 %53, metadata !258, metadata !DIExpression()), !dbg !266
  %54 = sitofp i32 %49 to double, !dbg !319
  %55 = fmul double %54, 0x40026BB1BBB55516, !dbg !320
  %56 = sitofp i32 %53 to double, !dbg !321
  %57 = fmul double %56, 0x3FE62E42FEFA39EF, !dbg !322
  %58 = fsub double %55, %57, !dbg !323
  call void @llvm.dbg.value(metadata double %58, metadata !260, metadata !DIExpression()), !dbg !266
  %59 = fmul double %58, %58, !dbg !324
  call void @llvm.dbg.value(metadata double %59, metadata !261, metadata !DIExpression()), !dbg !266
  %60 = add nsw i32 %53, 1023, !dbg !325
  %61 = sext i32 %60 to i64, !dbg !326
  %62 = shl i64 %61, 52, !dbg !327
  %63 = bitcast %union.anon* %9 to i64*, !dbg !328
  store i64 %62, i64* %63, align 8, !dbg !329, !tbaa !294
  %64 = fmul double 2.000000e+00, %58, !dbg !330
  %65 = fsub double 2.000000e+00, %58, !dbg !331
  %66 = fdiv double %59, 1.400000e+01, !dbg !332
  %67 = fadd double 1.000000e+01, %66, !dbg !333
  %68 = fdiv double %59, %67, !dbg !334
  %69 = fadd double 6.000000e+00, %68, !dbg !335
  %70 = fdiv double %59, %69, !dbg !336
  %71 = fadd double %65, %70, !dbg !337
  %72 = fdiv double %64, %71, !dbg !338
  %73 = fadd double 1.000000e+00, %72, !dbg !339
  %74 = bitcast %union.anon* %9 to double*, !dbg !340
  %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294
  %76 = fmul double %75, %73, !dbg !341
  store double %76, double* %74, align 8, !dbg !341, !tbaa !294
  %77 = bitcast %union.anon* %9 to double*, !dbg !342
  %78 = load double, double* %77, align 8, !dbg !342, !tbaa !294
  %79 = fcmp olt double %.09, %78, !dbg !344
  br i1 %79, label %80, label %._crit_edge20, !dbg !345

Cursor:   %76 = fmul double %75, %73, !dbg !341
Cursor:   %75 = load double, double* %74, align 8, !dbg !341, !tbaa !294

Visiting BB: 
80:                                               ; preds = %27
  %81 = add nsw i32 %49, -1, !dbg !346
  call void @llvm.dbg.value(metadata i32 %81, metadata !259, metadata !DIExpression()), !dbg !266
  %82 = bitcast %union.anon* %9 to double*, !dbg !348
  %83 = load double, double* %82, align 8, !dbg !349, !tbaa !294
  %84 = fdiv double %83, 1.000000e+01, !dbg !349
  store double %84, double* %82, align 8, !dbg !349, !tbaa !294
  br label %85, !dbg !350

Cursor:   %84 = fdiv double %83, 1.000000e+01, !dbg !349
Cursor:   %83 = load double, double* %82, align 8, !dbg !349, !tbaa !294

Write after Reads:
  WAR:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
  WAR:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
    needs:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303
    needs:   %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
  WAR:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
    needs:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303
    needs:   %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
    needs:   %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303
  WAR:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    needs:   %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303
    needs:   %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
    needs:   %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
    needs:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303
  WAR:   store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    needs:   %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303
    needs:   %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !303
    needs:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303
    needs:   %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
    needs:   call void @llvm.lifetime.start.p0i8(i64 8, i8* %28) #4, !dbg !290
    needs:   %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303
    needs:   %78 = load double, double* %77, align 8, !dbg !343, !tbaa !294

All Wars:
  [WAR] R:  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  [WAR] R:  %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  [WAR] R:  %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303 - W:  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  [WAR] R:  %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !303 - W:  store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

Forced cuts:
  call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.04, i32 %3), !dbg !435
  %158 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %149, i32 %3, i32 %155, i1 zeroext %156, i32 10, i32 0, i32 %157, i32 5), !dbg !425
  call arm_aapcscc void %0(i8 zeroext %148, i8* %1, i32 %141, i32 %3), !dbg !419
  %141 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %139, i32 %.4, i32 %.1, i32 %140), !dbg !411
  %16 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !274

Precut Wars:

Uncut Wars:
  [WAR] R:  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    Covered by Path:         store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  [WAR] R:  %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    Covered by Path:         store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  [WAR] R:  %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303 - W:  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    Covered by Path:         store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  [WAR] R:  %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !303 - W:  store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
    Covered by Path:         store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303


War Paths:
  Path:     store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  Path:     store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  Path:     store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

  Path:     store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

$WAR_COUNT: 4
$UNCUT_WAR_COUNT: 4
$PATH_COUNT: 4
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Collecting Potential Cuts from:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294 to:   %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303
At instruction:   %36 = bitcast %union.anon* %9 to i64*, !dbg !302
At instruction:   call void @llvm.dbg.value(metadata i32 %35, metadata !3598, metadata !DIExpression()), !dbg !3605
At instruction:   %35 = sub nsw i32 %34, 1023, !dbg !301
At instruction:   %34 = trunc i64 %33 to i32, !dbg !300
At instruction:   %33 = and i64 %32, 2047, !dbg !299
At instruction:   %32 = lshr i64 %31, 52, !dbg !298
At instruction:   %31 = load i64, i64* %30, align 8, !dbg !297, !tbaa !294
At instruction:   %30 = bitcast %union.anon* %9 to i64*, !dbg !297
At instruction:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Adding:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Found a path
WAR: R:  %37 = load i64, i64* %36, align 8, !dbg !302, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  Is protected by:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294
Potential protecting write:  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Collecting Potential Cuts from:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303 to:   %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303
At instruction:   %44 = bitcast %union.anon* %9 to double*, !dbg !311
At instruction:   %43 = fadd double 0x3FC68A288B60C8B3, %42, !dbg !310
At instruction:   %42 = fmul double %41, 0x3FD34413509F79FB, !dbg !309
At instruction:   %41 = sitofp i32 %35 to double, !dbg !308
At instruction:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Adding:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Found a path
WAR: R:  %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !303 - W:  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  Is protected by:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Potential protecting write:  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Collecting Potential Cuts from:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303 to:   %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303
At instruction:   %74 = bitcast %union.anon* %9 to double*, !dbg !341
At instruction:   %73 = fadd double 1.000000e+00, %72, !dbg !340
At instruction:   %72 = fdiv double %64, %71, !dbg !339
At instruction:   %71 = fadd double %65, %70, !dbg !338
At instruction:   %70 = fdiv double %59, %69, !dbg !337
At instruction:   %69 = fadd double 6.000000e+00, %68, !dbg !336
At instruction:   %68 = fdiv double %59, %67, !dbg !335
At instruction:   %67 = fadd double 1.000000e+01, %66, !dbg !334
At instruction:   %66 = fdiv double %59, 1.400000e+01, !dbg !333
At instruction:   %65 = fsub double 2.000000e+00, %58, !dbg !332
At instruction:   %64 = fmul double 2.000000e+00, %58, !dbg !331
At instruction:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Adding:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Found a path
WAR: R:  %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !303 - W:  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  Is protected by:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Potential protecting write:  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Collecting Potential Cuts from:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303 to:   %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !303
At instruction:   %82 = bitcast %union.anon* %9 to double*, !dbg !349
At instruction:   call void @llvm.dbg.value(metadata i32 %81, metadata !3599, metadata !DIExpression()), !dbg !3605
At instruction:   %81 = add nsw i32 %49, -1, !dbg !347
At instruction:   br i1 %79, label %80, label %._crit_edge20, !dbg !346
At instruction:   %79 = fcmp olt double %.09, %78, !dbg !345
At instruction:   %78 = load double, double* %77, align 8, !dbg !343, !tbaa !294
At instruction:   %77 = bitcast %union.anon* %9 to double*, !dbg !343
At instruction:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Adding:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
Found a path
WAR: R:  %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !303 - W:  store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303
  Is protected by:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !303, !idemp_uncut_war !303

Conditional Paths:
Cut at instruction:   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294, !idemp_pot_pwrite !297
  Introduces paths:
    Path:    store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
Cut at instruction:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Introduces paths:
    Path:    store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
Cut at instruction:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Introduces paths:
    Path:    store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
Cut at instruction:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Introduces paths:
    Path:    store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297

Potential Protecting Writes:
  Write   store double %.09, double* %29, align 8, !dbg !293, !tbaa !294, !idemp_pot_pwrite !297 potentially protects WAR:
    R:  %37 = load i64, i64* %36, align 8, !dbg !303, !tbaa !294, !idemp_war_rd !297 - W:  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Write   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297 potentially protects WAR:
    R:  %45 = load double, double* %44, align 8, !dbg !311, !tbaa !294, !idemp_war_rd !297 - W:  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Write   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297 potentially protects WAR:
    R:  %75 = load double, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_rd !297 - W:  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Write   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297 potentially protects WAR:
    R:  %83 = load double, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_rd !297 - W:  store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297
Running HittingSet

Step: 0
Remaining Paths: 4
Candidate:   store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Hits: 0
  Cost: 1
  Priority: 1

Step: 1
Remaining Paths: 3
Candidate:   store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 2
Candidate:   store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  Hits: 0
  Cost: 1
  Priority: 1

Step: 3
Remaining Paths: 1
Candidate:   store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store double %84, double* %82, align 8, !dbg !350, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297
  store double %76, double* %74, align 8, !dbg !342, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  store i64 %62, i64* %63, align 8, !dbg !330, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297
  store i64 %39, i64* %40, align 8, !dbg !307, !tbaa !294, !idemp_war_wr !297, !idemp_uncut_war !297, !idemp_pot_pwrite !297

$CUTS_COUNT: 4
$CUTS_COST: 4
Adding checkpoint before forced cut:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.04, i32 %3), !dbg !435
Adding checkpoint before forced cut:   %158 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %149, i32 %3, i32 %155, i1 zeroext %156, i32 10, i32 0, i32 %157, i32 5), !dbg !425
Adding checkpoint before forced cut:   call arm_aapcscc void %0(i8 zeroext %148, i8* %1, i32 %141, i32 %3), !dbg !419
Adding checkpoint before forced cut:   %141 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %139, i32 %.4, i32 %.1, i32 %140), !dbg !411
Adding checkpoint before forced cut:   %16 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !274
********************************************************************************
* Analyzing Function: crc16
********************************************************************************
Running WarAnalysis on function: crc16
Collecting WAR depencies
Adding forced cut:   %3 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %0, i16 zeroext %1), !dbg !249

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %3 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %0, i16 zeroext %1), !dbg !249

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %3 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %0, i16 zeroext %1), !dbg !249
********************************************************************************
* Analyzing Function: core_list_mergesort
********************************************************************************
Running WarAnalysis on function: core_list_mergesort
Instruction  %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318 depends on:
Instruction  %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !341, !tbaa !318 depends on:
Instruction  %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !350, !tbaa !318 depends on:
Instruction  %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !354, !tbaa !356 depends on:
Instruction  %49 = load %struct.list_data_s*, %struct.list_data_s** %48, align 4, !dbg !357, !tbaa !356 depends on:
Instruction  %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !361, !tbaa !318 depends on:
Instruction  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !365, !tbaa !318 depends on:
Instruction  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318 depends on:
             needs [WAR]    %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !361, !tbaa !318
             needs [WAR]    %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318
             needs [WAR]    %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !354, !tbaa !356
             needs [WAR]    %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !350, !tbaa !318
             needs [WAW]    %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
             needs [WAR]    %49 = load %struct.list_data_s*, %struct.list_data_s** %48, align 4, !dbg !357, !tbaa !356
             needs [WAW]    store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
             needs [WAR]    %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !341, !tbaa !318
             needs [WAR]    %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
             needs [WAR]    %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !365, !tbaa !318
Instruction  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318 depends on:
             needs [WAW]    %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
             needs [WAR]    %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318
             needs [WAR]    %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !365, !tbaa !318
             needs [WAW]    store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
             needs [WAR]    %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !361, !tbaa !318
             needs [WAR]    %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !350, !tbaa !318
             needs [WAR]    %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !341, !tbaa !318
             needs [WAR]    %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
             needs [WAR]    %49 = load %struct.list_data_s*, %struct.list_data_s** %48, align 4, !dbg !357, !tbaa !356
             needs [WAR]    %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !354, !tbaa !356
Collecting WAR depencies
Analyzing write:   store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
  WAR Read:   %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !341, !tbaa !318 found
  WAR Read:   %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !350, !tbaa !318 found
  WAR Read:   %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !361, !tbaa !318 found
  WAR Read:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !365, !tbaa !318 found
Analyzing write:   store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  WAR Read:   %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318 found
  WAR Read:   %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !341, !tbaa !318 found
  WAR Read:   %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !350, !tbaa !318 found
  WAR Read:   %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !361, !tbaa !318 found
  WAR Read:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !365, !tbaa !318 found
Adding forced cut:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
Found a path
Found a path
Found a path
WAR cut by:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
Found a path
Found a path
Found a path
Found a path
Found a path
WAR cut by:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !358
Found a path

Collecting Dominating Paths

Visiting BB: 
64:                                               ; preds = %62
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
  br label %67, !dbg !379

Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376

Visiting BB: 
64:                                               ; preds = %62
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
  br label %67, !dbg !379

Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376

Visiting BB: 
64:                                               ; preds = %62
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
  br label %67, !dbg !379

Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376

Visiting BB: 
64:                                               ; preds = %62
  %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376
  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !378, !tbaa !318
  br label %67, !dbg !379

Cursor:   %65 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.119, i32 0, i32 0, !dbg !376

Visiting BB: 
69:                                               ; preds = %6
  %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304
  %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
  %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
  call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !296, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !294, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !288, metadata !DIExpression()), !dbg !300
  %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  %71 = icmp sle i32 %.021.lcssa, 1, !dbg !386
  br i1 %71, label %72, label %73, !dbg !388

Cursor:   %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !666, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !672, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !674, metadata !DIExpression()), !dbg !678
Cursor:   %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
Cursor:   %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
Cursor:   %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304

Visiting BB: 
69:                                               ; preds = %6
  %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304
  %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
  %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
  call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !296, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !294, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !288, metadata !DIExpression()), !dbg !300
  %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  %71 = icmp sle i32 %.021.lcssa, 1, !dbg !386
  br i1 %71, label %72, label %73, !dbg !388

Cursor:   %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !666, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !672, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !674, metadata !DIExpression()), !dbg !678
Cursor:   %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
Cursor:   %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
Cursor:   %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304

Visiting BB: 
69:                                               ; preds = %6
  %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304
  %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
  %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
  call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !296, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !294, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !288, metadata !DIExpression()), !dbg !300
  %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  %71 = icmp sle i32 %.021.lcssa, 1, !dbg !386
  br i1 %71, label %72, label %73, !dbg !388

Cursor:   %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !666, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !672, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !674, metadata !DIExpression()), !dbg !678
Cursor:   %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
Cursor:   %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
Cursor:   %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304

Visiting BB: 
69:                                               ; preds = %6
  %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304
  %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
  %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
  call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !296, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !294, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !288, metadata !DIExpression()), !dbg !300
  %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  %71 = icmp sle i32 %.021.lcssa, 1, !dbg !386
  br i1 %71, label %72, label %73, !dbg !388

Cursor:   %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !666, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !672, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !674, metadata !DIExpression()), !dbg !678
Cursor:   %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
Cursor:   %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
Cursor:   %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304

Visiting BB: 
69:                                               ; preds = %6
  %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304
  %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
  %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
  call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !296, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !294, metadata !DIExpression()), !dbg !300
  call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !288, metadata !DIExpression()), !dbg !300
  %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !385, !tbaa !318
  %71 = icmp sle i32 %.021.lcssa, 1, !dbg !386
  br i1 %71, label %72, label %73, !dbg !388

Cursor:   %70 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %.018.lcssa, i32 0, i32 0, !dbg !384
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.1.lcssa, metadata !666, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata %struct.list_head_s* %.018.lcssa, metadata !672, metadata !DIExpression()), !dbg !678
Cursor:   call void @llvm.dbg.value(metadata i32 %.021.lcssa, metadata !674, metadata !DIExpression()), !dbg !678
Cursor:   %.1.lcssa = phi %struct.list_head_s* [ %.1, %6 ], !dbg !306
Cursor:   %.018.lcssa = phi %struct.list_head_s* [ %.018, %6 ], !dbg !305
Cursor:   %.021.lcssa = phi i32 [ %.021, %6 ], !dbg !304

Write after Reads:
  WAR:   store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    needs:   %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323
    needs:   %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318, !idemp_war_rd !323
    needs:   %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !355, !tbaa !357
    needs:   %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323
    needs:   %49 = load %struct.list_data_s*, %struct.list_data_s** %48, align 4, !dbg !358, !tbaa !357
    needs:   %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323
    needs:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !359
    needs:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323
  WAR:   store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    needs:   %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318, !idemp_war_rd !323
    needs:   %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323
    needs:   %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323
    needs:   %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323
    needs:   %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323
    needs:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !359
    needs:   %49 = load %struct.list_data_s*, %struct.list_data_s** %48, align 4, !dbg !358, !tbaa !357
    needs:   %47 = load %struct.list_data_s*, %struct.list_data_s** %46, align 4, !dbg !355, !tbaa !357

All Wars:
  [WAR] R:  %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  [WAR] R:  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

Forced cuts:
  %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !359

Precut Wars:

Uncut Wars:
  [WAR] R:  %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %15 = load %struct.list_head_s*, %struct.list_head_s** %14, align 4, !dbg !317, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %35 = load %struct.list_head_s*, %struct.list_head_s** %34, align 4, !dbg !342, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %43 = load %struct.list_head_s*, %struct.list_head_s** %42, align 4, !dbg !351, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %54 = load %struct.list_head_s*, %struct.list_head_s** %53, align 4, !dbg !362, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  [WAR] R:  %58 = load %struct.list_head_s*, %struct.list_head_s** %57, align 4, !dbg !366, !tbaa !318, !idemp_war_rd !323 - W:  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
    Covered by Path:         store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323


War Paths:
  Path:     store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

  Path:     store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

$WAR_COUNT: 9
$UNCUT_WAR_COUNT: 9
$PATH_COUNT: 9
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 9
Candidate:   store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  Hits: 0
  Cost: 1
  Priority: 5

Step: 1
Remaining Paths: 4
Candidate:   store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  Hits: 0
  Cost: 1
  Priority: 4

Minimal Cuts:
  store %struct.list_head_s* %.217, %struct.list_head_s** %65, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
  store %struct.list_head_s* null, %struct.list_head_s** %70, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323

$CUTS_COUNT: 2
$CUTS_COST: 2
Adding checkpoint before forced cut:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !359
********************************************************************************
* Analyzing Function: start_time
********************************************************************************
Running WarAnalysis on function: start_time
Instruction  store volatile i64 %1, i64* @start_time_val, align 8, !dbg !242, !tbaa !243 depends on:
Collecting WAR depencies
Adding forced cut:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
Adding forced cut:   store volatile i64 %1, i64* @start_time_val, align 8, !dbg !242, !tbaa !243

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  store volatile i64 %1, i64* @start_time_val, align 8, !dbg !242, !tbaa !243
  %1 = call arm_aapcscc i64 @clock(), !dbg !242

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   store volatile i64 %1, i64* @start_time_val, align 8, !dbg !242, !tbaa !243
Adding checkpoint before forced cut:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
********************************************************************************
* Analyzing Function: core_list_remove
********************************************************************************
Running WarAnalysis on function: core_list_remove
Instruction  %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259 depends on:
Instruction  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265 depends on:
Instruction  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265 depends on:
Instruction  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265 depends on:
             needs [WAR]    %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265
Instruction  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !270, !tbaa !265 depends on:
             needs [WAR]    %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265
Instruction  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259 depends on:
Instruction  %13 = load %struct.list_head_s*, %struct.list_head_s** %12, align 4, !dbg !272, !tbaa !259 depends on:
Instruction  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !274, !tbaa !259 depends on:
             needs [WAR]    %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259
             needs [WAR]    %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259
Instruction  store %struct.list_head_s* null, %struct.list_head_s** %15, align 4, !dbg !276, !tbaa !259 depends on:
Collecting WAR depencies
Analyzing write:   store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265
  WAR Read:   %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265 found
Analyzing write:   store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !270, !tbaa !265
  WAR Read:   %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265 found
Analyzing write:   store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !274, !tbaa !259
  WAR Read:   %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259 found
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  %2 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !258
  %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_head_s* %3, metadata !256, metadata !DIExpression()), !dbg !257
  %4 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !264
  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265
  call void @llvm.dbg.value(metadata %struct.list_data_s* %5, metadata !255, metadata !DIExpression()), !dbg !257
  %6 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !266
  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !269
  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !270, !tbaa !265
  %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %11, i32 0, i32 0, !dbg !272
  %13 = load %struct.list_head_s*, %struct.list_head_s** %12, align 4, !dbg !272, !tbaa !259
  %14 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !274, !tbaa !259
  %15 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 0, !dbg !275
  store %struct.list_head_s* null, %struct.list_head_s** %15, align 4, !dbg !276, !tbaa !259
  ret %struct.list_head_s* %3, !dbg !277

Cursor:   %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !267
Cursor:   %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265
Cursor:   %6 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !266
Cursor:   call void @llvm.dbg.value(metadata %struct.list_data_s* %5, metadata !768, metadata !DIExpression()), !dbg !770
Cursor:   %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  %2 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !258
  %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_head_s* %3, metadata !256, metadata !DIExpression()), !dbg !257
  %4 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !264
  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265
  call void @llvm.dbg.value(metadata %struct.list_data_s* %5, metadata !255, metadata !DIExpression()), !dbg !257
  %6 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !266
  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !269
  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !270, !tbaa !265
  %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %11, i32 0, i32 0, !dbg !272
  %13 = load %struct.list_head_s*, %struct.list_head_s** %12, align 4, !dbg !272, !tbaa !259
  %14 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !274, !tbaa !259
  %15 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 0, !dbg !275
  store %struct.list_head_s* null, %struct.list_head_s** %15, align 4, !dbg !276, !tbaa !259
  ret %struct.list_head_s* %3, !dbg !277

Cursor:   %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !269
Cursor:   store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265
Cursor:   %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !267
Cursor:   %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  %2 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !258
  %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_head_s* %3, metadata !256, metadata !DIExpression()), !dbg !257
  %4 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !264
  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265
  call void @llvm.dbg.value(metadata %struct.list_data_s* %5, metadata !255, metadata !DIExpression()), !dbg !257
  %6 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !266
  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !266, !tbaa !265
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !265
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 1, !dbg !269
  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !270, !tbaa !265
  %10 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %11, i32 0, i32 0, !dbg !272
  %13 = load %struct.list_head_s*, %struct.list_head_s** %12, align 4, !dbg !272, !tbaa !259
  %14 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !274, !tbaa !259
  %15 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %3, i32 0, i32 0, !dbg !275
  store %struct.list_head_s* null, %struct.list_head_s** %15, align 4, !dbg !276, !tbaa !259
  ret %struct.list_head_s* %3, !dbg !277

Cursor:   %14 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !273
Cursor:   %13 = load %struct.list_head_s*, %struct.list_head_s** %12, align 4, !dbg !272, !tbaa !259
Cursor:   %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %11, i32 0, i32 0, !dbg !272
Cursor:   %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !271, !tbaa !259

Write after Reads:
  WAR:   store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265, !idemp_war_rd !266
  WAR:   store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !271, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !267, !tbaa !265, !idemp_war_rd !266
  WAR:   store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266
    needs:   %3 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !258, !tbaa !259
    needs:   %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !272, !tbaa !259, !idemp_war_rd !266

All Wars:
  [WAR] R:  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265, !idemp_war_rd !266 - W:  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
  [WAR] R:  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !267, !tbaa !265, !idemp_war_rd !266 - W:  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !271, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
  [WAR] R:  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !272, !tbaa !259, !idemp_war_rd !266 - W:  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %5 = load %struct.list_data_s*, %struct.list_data_s** %4, align 4, !dbg !264, !tbaa !265, !idemp_war_rd !266 - W:  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266

  [WAR] R:  %7 = load %struct.list_data_s*, %struct.list_data_s** %6, align 4, !dbg !267, !tbaa !265, !idemp_war_rd !266 - W:  store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !271, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !271, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
        store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266

  [WAR] R:  %11 = load %struct.list_head_s*, %struct.list_head_s** %10, align 4, !dbg !272, !tbaa !259, !idemp_war_rd !266 - W:  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266
    Covered by Path:         store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266


War Paths:
  Path:     store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266

  Path:     store %struct.list_data_s* %5, %struct.list_data_s** %9, align 4, !dbg !271, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
    store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266

  Path:     store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266

$WAR_COUNT: 3
$UNCUT_WAR_COUNT: 3
$PATH_COUNT: 3
$PATH_SIZE: 1
$PATH_SIZE: 2
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 3
Candidate:   store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
  Hits: 0
  Cost: 1
  Priority: 2

Step: 1
Remaining Paths: 1
Candidate:   store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266
  store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266

$CUTS_COUNT: 2
$CUTS_COST: 2
********************************************************************************
* Analyzing Function: stop_time
********************************************************************************
Running WarAnalysis on function: stop_time
Instruction  store volatile i64 %1, i64* @stop_time_val, align 8, !dbg !242, !tbaa !243 depends on:
Collecting WAR depencies
Adding forced cut:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
Adding forced cut:   store volatile i64 %1, i64* @stop_time_val, align 8, !dbg !242, !tbaa !243

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  store volatile i64 %1, i64* @stop_time_val, align 8, !dbg !242, !tbaa !243
  %1 = call arm_aapcscc i64 @clock(), !dbg !242

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   store volatile i64 %1, i64* @stop_time_val, align 8, !dbg !242, !tbaa !243
Adding checkpoint before forced cut:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
********************************************************************************
* Analyzing Function: core_list_undo_remove
********************************************************************************
Running WarAnalysis on function: core_list_undo_remove
Instruction  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259 depends on:
Instruction  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259 depends on:
Instruction  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259 depends on:
             needs [WAR]    %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259
Instruction  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !259 depends on:
             needs [WAR]    %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259
Instruction  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270 depends on:
Instruction  store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !272, !tbaa !270 depends on:
Instruction  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !274, !tbaa !270 depends on:
             needs [WAR]    %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270
Collecting WAR depencies
Analyzing write:   store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !274, !tbaa !270
  WAR Read:   %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270 found
Analyzing write:   store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259
  WAR Read:   %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259 found
Analyzing write:   store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !259
  WAR Read:   %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259 found
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  call void @llvm.dbg.value(metadata %struct.list_head_s* %1, metadata !255, metadata !DIExpression()), !dbg !257
  %3 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !258
  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_data_s* %4, metadata !256, metadata !DIExpression()), !dbg !257
  %5 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !264
  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259
  %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !265
  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !259
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !269
  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270
  %11 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !272, !tbaa !270
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !274, !tbaa !270
  ret %struct.list_head_s* %0, !dbg !275

Cursor:   %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !273
Cursor:   store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !272, !tbaa !270
Cursor:   %11 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
Cursor:   %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  call void @llvm.dbg.value(metadata %struct.list_head_s* %1, metadata !255, metadata !DIExpression()), !dbg !257
  %3 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !258
  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_data_s* %4, metadata !256, metadata !DIExpression()), !dbg !257
  %5 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !264
  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259
  %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !265
  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !259
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !269
  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270
  %11 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !272, !tbaa !270
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !274, !tbaa !270
  ret %struct.list_head_s* %0, !dbg !275

Cursor:   %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !265
Cursor:   %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259
Cursor:   %5 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !264
Cursor:   call void @llvm.dbg.value(metadata %struct.list_data_s* %4, metadata !791, metadata !DIExpression()), !dbg !792
Cursor:   %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259

Visiting BB: 
  call void @llvm.dbg.value(metadata %struct.list_head_s* %0, metadata !254, metadata !DIExpression()), !dbg !257
  call void @llvm.dbg.value(metadata %struct.list_head_s* %1, metadata !255, metadata !DIExpression()), !dbg !257
  %3 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !258
  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259
  call void @llvm.dbg.value(metadata %struct.list_data_s* %4, metadata !256, metadata !DIExpression()), !dbg !257
  %5 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !264
  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259
  %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !265
  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259
  %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !267
  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !268, !tbaa !259
  %9 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !269
  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !269, !tbaa !270
  %11 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !271
  store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !272, !tbaa !270
  %12 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 0, !dbg !273
  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !274, !tbaa !270
  ret %struct.list_head_s* %0, !dbg !275

Cursor:   %8 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %1, i32 0, i32 1, !dbg !267
Cursor:   store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !266, !tbaa !259
Cursor:   %7 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 1, !dbg !265
Cursor:   %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !264, !tbaa !259

Write after Reads:
  WAR:   store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
    needs:   %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !270, !tbaa !271, !idemp_war_rd !264
  WAR:   store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
    needs:   %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259, !idemp_war_rd !264
  WAR:   store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
    needs:   %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !265, !tbaa !259, !idemp_war_rd !264

All Wars:
  [WAR] R:  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !270, !tbaa !271, !idemp_war_rd !264 - W:  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
  [WAR] R:  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259, !idemp_war_rd !264 - W:  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
  [WAR] R:  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !265, !tbaa !259, !idemp_war_rd !264 - W:  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264

Forced cuts:

Precut Wars:

Uncut Wars:
  [WAR] R:  %10 = load %struct.list_head_s*, %struct.list_head_s** %9, align 4, !dbg !270, !tbaa !271, !idemp_war_rd !264 - W:  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
    Covered by Path:         store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
        store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !273, !tbaa !271

  [WAR] R:  %4 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !258, !tbaa !259, !idemp_war_rd !264 - W:  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
    Covered by Path:         store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264

  [WAR] R:  %6 = load %struct.list_data_s*, %struct.list_data_s** %5, align 4, !dbg !265, !tbaa !259, !idemp_war_rd !264 - W:  store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
    Covered by Path:         store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
        store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264


War Paths:
  Path:     store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
    store %struct.list_head_s* %10, %struct.list_head_s** %11, align 4, !dbg !273, !tbaa !271

  Path:     store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264

  Path:     store %struct.list_data_s* %4, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
    store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264

$WAR_COUNT: 3
$UNCUT_WAR_COUNT: 3
$PATH_COUNT: 3
$PATH_SIZE: 2
$PATH_SIZE: 1
$PATH_SIZE: 2
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 3
Candidate:   store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
  Hits: 0
  Cost: 1
  Priority: 2

Step: 1
Remaining Paths: 1
Candidate:   store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
  store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264

$CUTS_COUNT: 2
$CUTS_COST: 2
********************************************************************************
* Analyzing Function: get_time
********************************************************************************
Running WarAnalysis on function: get_time
Instruction  %1 = load volatile i64, i64* @stop_time_val, align 8, !dbg !246, !tbaa !247 depends on:
Instruction  %2 = load volatile i64, i64* @start_time_val, align 8, !dbg !246, !tbaa !247 depends on:
Collecting WAR depencies
Adding forced cut:   %1 = load volatile i64, i64* @stop_time_val, align 8, !dbg !246, !tbaa !247
Adding forced cut:   %2 = load volatile i64, i64* @start_time_val, align 8, !dbg !246, !tbaa !247

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %2 = load volatile i64, i64* @start_time_val, align 8, !dbg !246, !tbaa !247
  %1 = load volatile i64, i64* @stop_time_val, align 8, !dbg !246, !tbaa !247

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %2 = load volatile i64, i64* @start_time_val, align 8, !dbg !246, !tbaa !247
Adding checkpoint before forced cut:   %1 = load volatile i64, i64* @stop_time_val, align 8, !dbg !246, !tbaa !247
********************************************************************************
* Analyzing Function: portable_init
********************************************************************************
Running WarAnalysis on function: portable_init
Instruction  store i8 1, i8* %4, align 1, !dbg !257, !tbaa !258 depends on:
Collecting WAR depencies

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
********************************************************************************
* Analyzing Function: core_list_insert_new
********************************************************************************
Running WarAnalysis on function: core_list_insert_new
Instruction  %7 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !264, !tbaa !266 depends on:
Instruction  %12 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !274, !tbaa !266 depends on:
Instruction  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266 depends on:
Instruction  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266 depends on:
Instruction  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266 depends on:
             needs [WAR]    %7 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !264, !tbaa !266
             needs [WAR]    %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
             needs [WAR]    %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
Instruction  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283 depends on:
Instruction  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283 depends on:
             needs [WAR]    %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
Instruction  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283 depends on:
             needs [WAR]    %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
             needs [WAW]    store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
Instruction  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266 depends on:
Instruction  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292 depends on:
             needs [WAW]    store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
             needs [WAR]    %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
Instruction  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266 depends on:
Instruction  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266 depends on:
             needs [WAR]    %12 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !274, !tbaa !266
             needs [WAR]    %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
             needs [WAR]    %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
Instruction  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292 depends on:
             needs [RAW]    store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
Collecting WAR depencies
Analyzing write:   store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  WAR Read:   %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266 found
Analyzing write:   store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  WAR Read:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283 found
Analyzing write:   store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  WAR Read:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283 found
Analyzing write:   store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  WAR Read:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283 found
Analyzing write:   store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  WAR Read:   %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266 found
Adding forced cut:   call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
Found a path
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
16:                                               ; preds = %11
  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
  call void @llvm.dbg.value(metadata %struct.list_head_s* %17, metadata !262, metadata !DIExpression()), !dbg !263
  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !282
  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
  %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
  %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %28 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !294
  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
  br label %30, !dbg !296

Cursor:   %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
Cursor:   %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266

Visiting BB: 
16:                                               ; preds = %11
  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
  call void @llvm.dbg.value(metadata %struct.list_head_s* %17, metadata !262, metadata !DIExpression()), !dbg !263
  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !282
  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
  %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
  %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %28 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !294
  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
  br label %30, !dbg !296

Cursor:   %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
Cursor:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283

Visiting BB: 
16:                                               ; preds = %11
  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
  call void @llvm.dbg.value(metadata %struct.list_head_s* %17, metadata !262, metadata !DIExpression()), !dbg !263
  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !282
  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
  %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
  %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %28 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !294
  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
  br label %30, !dbg !296

Cursor:   %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
Cursor:   store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
Cursor:   %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
Cursor:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283

Visiting BB: 
16:                                               ; preds = %11
  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
  call void @llvm.dbg.value(metadata %struct.list_head_s* %17, metadata !262, metadata !DIExpression()), !dbg !263
  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !282
  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
  %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
  %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %28 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !294
  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
  br label %30, !dbg !296

Cursor:   %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
Cursor:   %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
Cursor:   store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
Cursor:   %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
Cursor:   store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
Cursor:   %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
Cursor:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283

Visiting BB: 
16:                                               ; preds = %11
  %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
  call void @llvm.dbg.value(metadata %struct.list_head_s* %17, metadata !262, metadata !DIExpression()), !dbg !263
  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %19 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %18, i32 1, !dbg !281
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266
  %20 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !282
  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !282, !tbaa !283
  %22 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 0, !dbg !285
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !286, !tbaa !283
  %23 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %0, i32 0, i32 0, !dbg !287
  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !288, !tbaa !283
  %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !289, !tbaa !266
  %25 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !290
  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !291, !tbaa !292
  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266
  %28 = getelementptr inbounds %struct.list_head_s, %struct.list_head_s* %17, i32 0, i32 1, !dbg !294
  %29 = load %struct.list_data_s*, %struct.list_data_s** %28, align 4, !dbg !294, !tbaa !292
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !295
  br label %30, !dbg !296

Cursor:   %27 = getelementptr inbounds %struct.list_data_s, %struct.list_data_s* %26, i32 1, !dbg !293
Cursor:   %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !293, !tbaa !266

Write after Reads:
  WAR:   store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
    needs:   %7 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !264, !tbaa !266
    needs:   %17 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !280, !tbaa !266
    needs:   %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_rd !282
  WAR:   store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    needs:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282
  WAR:   store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    needs:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282
  WAR:   store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !292, !tbaa !293, !idemp_war_wr !282, !idemp_uncut_war !282
    needs:   %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282
  WAR:   store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
    needs:   %12 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !274, !tbaa !266
    needs:   %24 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !290, !tbaa !266
    needs:   %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_rd !282

All Wars:
  [WAR] R:  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_rd !282 - W:  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !292, !tbaa !293, !idemp_war_wr !282, !idemp_uncut_war !282
  [WAR] R:  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_rd !282 - W:  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282

Forced cuts:
  call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !296

Precut Wars:

Uncut Wars:
  [WAR] R:  %18 = load %struct.list_head_s*, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_rd !282 - W:  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
    Covered by Path:         store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282

  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    Covered by Path:         store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    Covered by Path:         store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
        store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  [WAR] R:  %21 = load %struct.list_head_s*, %struct.list_head_s** %20, align 4, !dbg !283, !tbaa !284, !idemp_war_rd !282 - W:  store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !292, !tbaa !293, !idemp_war_wr !282, !idemp_uncut_war !282
    Covered by Path:         store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !292, !tbaa !293, !idemp_war_wr !282, !idemp_uncut_war !282
        store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
        store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  [WAR] R:  %26 = load %struct.list_data_s*, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_rd !282 - W:  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
    Covered by Path:         store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282


War Paths:
  Path:     store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282

  Path:     store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  Path:     store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  Path:     store %struct.list_data_s* %24, %struct.list_data_s** %25, align 4, !dbg !292, !tbaa !293, !idemp_war_wr !282, !idemp_uncut_war !282
    store %struct.list_head_s* %17, %struct.list_head_s** %23, align 4, !dbg !289, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
    store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

  Path:     store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282

$WAR_COUNT: 5
$UNCUT_WAR_COUNT: 5
$PATH_COUNT: 5
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 2
$PATH_SIZE: 3
$PATH_SIZE: 1
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Step: 0
Remaining Paths: 5
Candidate:   store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
  Hits: 0
  Cost: 1
  Priority: 3

Step: 1
Remaining Paths: 2
Candidate:   store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
  Hits: 0
  Cost: 1
  Priority: 1

Step: 2
Remaining Paths: 1
Candidate:   store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
  store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
  store %struct.list_head_s* %21, %struct.list_head_s** %22, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282

$CUTS_COUNT: 3
$CUTS_COST: 3
Adding checkpoint before forced cut:   call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !296
********************************************************************************
* Analyzing Function: core_bench_matrix
********************************************************************************
Running WarAnalysis on function: core_bench_matrix
Instruction  %5 = load i32, i32* %4, align 4, !dbg !263, !tbaa !264 depends on:
Instruction  %7 = load i32*, i32** %6, align 4, !dbg !270, !tbaa !271 depends on:
Instruction  %9 = load i16*, i16** %8, align 4, !dbg !272, !tbaa !273 depends on:
Instruction  %11 = load i16*, i16** %10, align 4, !dbg !274, !tbaa !275 depends on:
Collecting WAR depencies
Adding forced cut:   %12 = call arm_aapcscc signext i16 @matrix_test(i32 %5, i32* %7, i16* %9, i16* %11, i16 signext %1), !dbg !276
Adding forced cut:   %13 = call arm_aapcscc zeroext i16 @crc16(i16 signext %12, i16 zeroext %2), !dbg !277

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %13 = call arm_aapcscc zeroext i16 @crc16(i16 signext %12, i16 zeroext %2), !dbg !277
  %12 = call arm_aapcscc signext i16 @matrix_test(i32 %5, i32* %7, i16* %9, i16* %11, i16 signext %1), !dbg !276

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %13 = call arm_aapcscc zeroext i16 @crc16(i16 signext %12, i16 zeroext %2), !dbg !277
Adding checkpoint before forced cut:   %12 = call arm_aapcscc signext i16 @matrix_test(i32 %5, i32* %7, i16* %9, i16* %11, i16 signext %1), !dbg !276
********************************************************************************
* Analyzing Function: main
********************************************************************************
Running WarAnalysis on function: main
Instruction  store i32 %0, i32* %3, align 4, !tbaa !271 depends on:
Instruction  store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
Instruction  store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313 depends on:
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Instruction  store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313
             needs [WAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Instruction  %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288 depends on:
             needs [RAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Instruction  %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298 depends on:
             needs [RAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Instruction  %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303 depends on:
             needs [RAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Instruction  store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288 depends on:
             needs [WAW]    call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
             needs [WAR]    %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288
Instruction  store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298 depends on:
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
Instruction  store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303 depends on:
             needs [WAR]    %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Instruction  %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288 depends on:
             needs [RAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
             needs [RAW]    store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
Instruction  %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298 depends on:
             needs [RAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
             needs [RAW]    store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
Instruction  %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303 depends on:
             needs [RAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [RAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
Instruction  store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288 depends on:
             needs [WAW]    store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
             needs [WAR]    %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
             needs [WAR]    %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288
Instruction  store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298 depends on:
             needs [WAR]    %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
             needs [WAW]    store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298
Instruction  store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
             needs [WAR]    %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
             needs [WAR]    %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
Instruction  store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288 depends on:
             needs [RAW]    store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
             needs [RAW]    store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
             needs [RAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Instruction  store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288 depends on:
             needs [WAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
             needs [WAR]    %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
             needs [WAW]    store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
             needs [WAR]    %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
             needs [WAR]    %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313
             needs [WAR]    %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288
             needs [WAR]    %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288
             needs [WAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
             needs [WAR]    %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
             needs [WAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [WAR]    %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288
             needs [WAW]    call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
             needs [WAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [WAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
             needs [WAW]    store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
             needs [WAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
Instruction  %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298 depends on:
             needs [RAW]    store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
             needs [RAW]    store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
             needs [RAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Instruction  store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298 depends on:
             needs [WAR]    %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298
             needs [WAR]    %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
             needs [WAW]    store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
             needs [WAR]    %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298
Instruction  %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303 depends on:
             needs [RAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [RAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
             needs [RAW]    store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
Instruction  store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
             needs [WAR]    %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
             needs [WAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [WAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
             needs [WAR]    %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
Instruction  store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313 depends on:
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
Instruction  store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313 depends on:
             needs [WAR]    %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313
             needs [WAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
             needs [WAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %140 = load i32, i32* %139, align 4, !dbg !434, !tbaa !313 depends on:
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
Instruction  %156 = load i32, i32* %155, align 4, !dbg !452, !tbaa !392 depends on:
             needs [RAW]    store i32 %158, i32* %161, align 4, !dbg !457, !tbaa !392
Instruction  store i32 %158, i32* %161, align 4, !dbg !457, !tbaa !392 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %156 = load i32, i32* %155, align 4, !dbg !452, !tbaa !392
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %173 = load i32, i32* %172, align 4, !dbg !471, !tbaa !313 depends on:
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Instruction  %182 = load i8*, i8** %181, align 4, !dbg !482, !tbaa !388 depends on:
Instruction  %185 = load i32, i32* %184, align 4, !dbg !485, !tbaa !392 depends on:
Instruction  store i8* %188, i8** %193, align 4, !dbg !493, !tbaa !388 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %182 = load i8*, i8** %181, align 4, !dbg !482, !tbaa !388
             needs [WAW]    store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %209 = load i32, i32* %208, align 4, !dbg !515, !tbaa !313 depends on:
Instruction  %215 = load i32, i32* %214, align 4, !dbg !520, !tbaa !392 depends on:
Instruction  %220 = load i8*, i8** %219, align 4, !dbg !521, !tbaa !388 depends on:
Instruction  %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288 depends on:
Instruction  store %struct.list_head_s* %226, %struct.list_head_s** %229, align 4, !dbg !528, !tbaa !529 depends on:
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %234 = load i32, i32* %233, align 4, !dbg !533, !tbaa !313 depends on:
Instruction  %240 = load i32, i32* %239, align 4, !dbg !538, !tbaa !392 depends on:
Instruction  %245 = load i8*, i8** %244, align 4, !dbg !539, !tbaa !388 depends on:
Instruction  %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288 depends on:
Instruction  %254 = load i16, i16* %253, align 2, !dbg !545, !tbaa !298 depends on:
Instruction  %266 = load i32, i32* %265, align 4, !dbg !555, !tbaa !313 depends on:
Instruction  %272 = load i32, i32* %271, align 4, !dbg !560, !tbaa !392 depends on:
Instruction  %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288 depends on:
Instruction  %281 = load i8*, i8** %280, align 4, !dbg !563, !tbaa !388 depends on:
Instruction  %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308 depends on:
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
Instruction  store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308 depends on:
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [WAR]    %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
Instruction  %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308 depends on:
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [RAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
             needs [RAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
Instruction  store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308 depends on:
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAR]    %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308
             needs [WAR]    %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
Instruction  %314 = load i32, i32* %313, align 4, !dbg !604, !tbaa !308 depends on:
             needs [RAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [RAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
Instruction  store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308 depends on:
             needs [WAR]    %314 = load i32, i32* %313, align 4, !dbg !604, !tbaa !308
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [WAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
             needs [WAR]    %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
Instruction  %323 = load i16, i16* %322, align 4, !dbg !613, !tbaa !288 depends on:
             needs [RAW]    store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
             needs [RAW]    store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
             needs [RAW]    store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
Instruction  %327 = load i16, i16* %326, align 2, !dbg !616, !tbaa !298 depends on:
             needs [RAW]    store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
             needs [RAW]    store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
             needs [RAW]    store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
Instruction  %331 = load i16, i16* %330, align 4, !dbg !619, !tbaa !303 depends on:
             needs [RAW]    store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
             needs [RAW]    store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
             needs [RAW]    store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
Instruction  %335 = load i32, i32* %334, align 4, !dbg !622, !tbaa !392 depends on:
Instruction  %361 = load i32, i32* @default_num_contexts, align 4, !dbg !647, !tbaa !271 depends on:
Instruction  store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411 depends on:
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAR]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAR]    %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAR]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAW]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAW]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAR]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAW]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAR]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAR]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAW]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAR]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
             needs [WAW]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAW]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAR]    %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411
             needs [WAR]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAR]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
Instruction  %370 = load i32, i32* %369, align 4, !dbg !656, !tbaa !313 depends on:
Instruction  %377 = load i16, i16* %376, align 2, !dbg !660, !tbaa !661 depends on:
Instruction  %381 = load i16, i16* %380, align 2, !dbg !662, !tbaa !663 depends on:
Instruction  %389 = load i16, i16* %388, align 2, !dbg !669, !tbaa !661 depends on:
Instruction  %393 = load i16, i16* %392, align 2, !dbg !670, !tbaa !663 depends on:
Instruction  %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411 depends on:
             needs [RAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [RAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [RAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [RAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
Instruction  store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411 depends on:
             needs [WAR]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAW]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAR]    %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAR]    %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411
             needs [WAR]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAW]    store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
             needs [WAR]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAR]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAR]    %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAW]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAW]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAW]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAR]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAR]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAW]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAR]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAW]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
Instruction  %406 = load i32, i32* %405, align 4, !dbg !678, !tbaa !313 depends on:
Instruction  %413 = load i16, i16* %412, align 4, !dbg !682, !tbaa !683 depends on:
Instruction  %417 = load i16, i16* %416, align 2, !dbg !684, !tbaa !663 depends on:
Instruction  %425 = load i16, i16* %424, align 4, !dbg !690, !tbaa !683 depends on:
Instruction  %429 = load i16, i16* %428, align 2, !dbg !691, !tbaa !663 depends on:
Instruction  %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411 depends on:
             needs [RAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [RAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [RAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [RAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
Instruction  store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411 depends on:
             needs [WAW]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAR]    %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411
             needs [WAR]    %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAW]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAW]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAW]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
             needs [WAW]    store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
             needs [WAW]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAR]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAW]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAR]    %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAR]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAW]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAR]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAR]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAR]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
Instruction  %442 = load i32, i32* %441, align 4, !dbg !699, !tbaa !313 depends on:
Instruction  %449 = load i16, i16* %448, align 2, !dbg !703, !tbaa !704 depends on:
Instruction  %453 = load i16, i16* %452, align 2, !dbg !705, !tbaa !663 depends on:
Instruction  %461 = load i16, i16* %460, align 2, !dbg !711, !tbaa !704 depends on:
Instruction  %465 = load i16, i16* %464, align 2, !dbg !712, !tbaa !663 depends on:
Instruction  %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411 depends on:
             needs [RAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [RAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [RAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [RAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
Instruction  store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411 depends on:
             needs [WAW]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAW]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAW]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
             needs [WAR]    call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
             needs [WAR]    %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411
             needs [WAR]    %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288
             needs [WAR]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAR]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAW]    store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
             needs [WAR]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAW]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
             needs [WAR]    %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288
             needs [WAR]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAR]    %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [WAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
             needs [WAR]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
             needs [WAW]    %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
             needs [WAW]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAR]    %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [WAW]    %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
             needs [WAW]    %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
             needs [WAW]    store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
             needs [WAR]    %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [WAR]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAR]    %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288
             needs [WAR]    %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
             needs [WAW]    %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
             needs [WAW]    %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
             needs [WAW]    %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
             needs [WAR]    %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
             needs [WAW]    %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
Instruction  %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411 depends on:
             needs [RAW]    store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
             needs [RAW]    store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
             needs [RAW]    store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
             needs [RAW]    store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
Instruction  %494 = load i32, i32* %493, align 4, !dbg !731, !tbaa !392 depends on:
Instruction  %505 = load i32, i32* @default_num_contexts, align 4, !dbg !740, !tbaa !271 depends on:
Instruction  %508 = load i32, i32* %507, align 4, !dbg !742, !tbaa !308 depends on:
             needs [RAW]    store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308
             needs [RAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
             needs [RAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
Instruction  %523 = load i32, i32* @default_num_contexts, align 4, !dbg !755, !tbaa !271 depends on:
Instruction  %526 = load i32, i32* %525, align 4, !dbg !757, !tbaa !308 depends on:
             needs [RAW]    store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308
             needs [RAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [RAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
Instruction  %544 = load i32, i32* %543, align 4, !dbg !767, !tbaa !313 depends on:
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Instruction  %550 = load i32, i32* @default_num_contexts, align 4, !dbg !775, !tbaa !271 depends on:
Instruction  %557 = load i16, i16* %556, align 2, !dbg !780, !tbaa !661 depends on:
Instruction  %567 = load i32, i32* %566, align 4, !dbg !788, !tbaa !313 depends on:
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
Instruction  %573 = load i32, i32* @default_num_contexts, align 4, !dbg !796, !tbaa !271 depends on:
Instruction  %580 = load i16, i16* %579, align 4, !dbg !801, !tbaa !683 depends on:
Instruction  %590 = load i32, i32* %589, align 4, !dbg !809, !tbaa !313 depends on:
             needs [RAW]    store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
             needs [RAW]    store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
Instruction  %596 = load i32, i32* @default_num_contexts, align 4, !dbg !817, !tbaa !271 depends on:
Instruction  %603 = load i16, i16* %602, align 2, !dbg !822, !tbaa !704 depends on:
Instruction  %613 = load i32, i32* @default_num_contexts, align 4, !dbg !833, !tbaa !271 depends on:
Instruction  %620 = load i16, i16* %619, align 4, !dbg !838, !tbaa !839 depends on:
Instruction  %635 = load i32, i32* @default_num_contexts, align 4, !dbg !855, !tbaa !271 depends on:
Instruction  %638 = load i32, i32* %637, align 4, !dbg !858, !tbaa !308 depends on:
             needs [RAW]    store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
             needs [RAW]    store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
             needs [RAW]    store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308
             needs [RAW]    store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
Collecting WAR depencies
Analyzing write:   store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Analyzing write:   store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Analyzing write:   store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Analyzing write:   store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
Analyzing write:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Analyzing write:   store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
  WAR Read:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313 found
Analyzing write:   store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
  WAR Read:   %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288 found
Analyzing write:   store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
  WAR Read:   %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298 found
Analyzing write:   store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
  WAR Read:   %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303 found
Analyzing write:   store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
  WAR Read:   %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288 found
Analyzing write:   store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
  WAR Read:   %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298 found
Analyzing write:   store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
  WAR Read:   %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303 found
Analyzing write:   store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
Analyzing write:   store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
Analyzing write:   store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
  WAR Read:   %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288 found
Analyzing write:   store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298
  WAR Read:   %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298 found
Analyzing write:   store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303
  WAR Read:   %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303 found
Analyzing write:   store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
Analyzing write:   store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313
  WAR Read:   %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313 found
Analyzing write:   store i32 %158, i32* %161, align 4, !dbg !457, !tbaa !392
  WAR Read:   %156 = load i32, i32* %155, align 4, !dbg !452, !tbaa !392 found
Analyzing write:   store i8* %188, i8** %193, align 4, !dbg !493, !tbaa !388
  WAR Read:   %182 = load i8*, i8** %181, align 4, !dbg !482, !tbaa !388 found
Analyzing write:   store %struct.list_head_s* %226, %struct.list_head_s** %229, align 4, !dbg !528, !tbaa !529
Analyzing write:   store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
  WAR Read:   %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308 found
Analyzing write:   store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
  WAR Read:   %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308 found
Analyzing write:   store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308
  WAR Read:   %314 = load i32, i32* %313, align 4, !dbg !604, !tbaa !308 found
Analyzing write:   store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
  WAR Read:   %225 = load i16, i16* %224, align 4, !dbg !524, !tbaa !288 found
  WAR Read:   %249 = load i16, i16* %248, align 4, !dbg !542, !tbaa !288 found
  WAR Read:   %276 = load i16, i16* %275, align 4, !dbg !562, !tbaa !288 found
  WAR Read:   %478 = load i16, i16* %477, align 4, !dbg !719, !tbaa !411 found
Analyzing write:   store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
  WAR Read:   %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411 found
Analyzing write:   store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
  WAR Read:   %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411 found
Analyzing write:   store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
  WAR Read:   %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411 found
Adding forced cut:   call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
Adding forced cut:   %10 = call arm_aapcscc i32 @get_seed_32(i32 1), !dbg !284
Adding forced cut:   %14 = call arm_aapcscc i32 @get_seed_32(i32 2), !dbg !294
Adding forced cut:   %18 = call arm_aapcscc i32 @get_seed_32(i32 3), !dbg !299
Adding forced cut:   %22 = call arm_aapcscc i32 @get_seed_32(i32 4), !dbg !304
Adding forced cut:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Adding forced cut:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !525
Adding forced cut:   %261 = call arm_aapcscc i32 @core_init_matrix(i32 %240, i8* %245, i32 %257, %struct.MAT_PARAMS_S* %260), !dbg !551
Adding forced cut:   call arm_aapcscc void @core_init_state(i32 %272, i16 signext %276, i8* %281), !dbg !565
Adding forced cut:   call arm_aapcscc void @start_time(), !dbg !586
Adding forced cut:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
Adding forced cut:   call arm_aapcscc void @stop_time(), !dbg !590
Adding forced cut:   %303 = call arm_aapcscc i32 @get_time(), !dbg !591
Adding forced cut:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !592
Adding forced cut:   call arm_aapcscc void @start_time(), !dbg !606
Adding forced cut:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !609
Adding forced cut:   call arm_aapcscc void @stop_time(), !dbg !610
Adding forced cut:   %320 = call arm_aapcscc i32 @get_time(), !dbg !611
Adding forced cut:   %324 = call arm_aapcscc zeroext i16 @crc16(i16 signext %323, i16 zeroext 0), !dbg !614
Adding forced cut:   %328 = call arm_aapcscc zeroext i16 @crc16(i16 signext %327, i16 zeroext %324), !dbg !617
Adding forced cut:   %332 = call arm_aapcscc zeroext i16 @crc16(i16 signext %331, i16 zeroext %328), !dbg !620
Adding forced cut:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !623
Adding forced cut:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
Adding forced cut:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
Adding forced cut:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
Adding forced cut:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
Adding forced cut:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
Adding forced cut:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
Adding forced cut:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
Adding forced cut:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
Adding forced cut:   %487 = call arm_aapcscc zeroext i8 @check_data_types(), !dbg !728
Adding forced cut:   %496 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %495, i32 %494), !dbg !732
Adding forced cut:   %498 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %497, i32 %320), !dbg !733
Adding forced cut:   %499 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !734
Adding forced cut:   %501 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %500, double %499), !dbg !735
Adding forced cut:   %502 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !736
Adding forced cut:   %511 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !744
Adding forced cut:   %514 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %513, double %512), !dbg !746
Adding forced cut:   %516 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !747
Adding forced cut:   %520 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %519), !dbg !751
Adding forced cut:   %529 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %528, i32 %527), !dbg !759
Adding forced cut:   %532 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %530, i8* %531), !dbg !760
Adding forced cut:   %535 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %533, i8* %534), !dbg !761
Adding forced cut:   %538 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %536, i8* %537), !dbg !762
Adding forced cut:   %541 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %540, i32 %539), !dbg !764
Adding forced cut:   %560 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %559, i32 %553, i32 %558), !dbg !781
Adding forced cut:   %583 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %582, i32 %576, i32 %581), !dbg !802
Adding forced cut:   %606 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %605, i32 %599, i32 %604), !dbg !823
Adding forced cut:   %623 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %622, i32 %616, i32 %621), !dbg !840
Adding forced cut:   %631 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %630), !dbg !849
Adding forced cut:   %641 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !860
Adding forced cut:   %646 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %643, double %642, i8* %644, i8* %645), !dbg !862
Adding forced cut:   %649 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %647, i8* %648), !dbg !863
Adding forced cut:   %651 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %650), !dbg !864
Adding forced cut:   %658 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %657), !dbg !871
Adding forced cut:   %664 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %663), !dbg !876
Adding forced cut:   call arm_aapcscc void @portable_fini(%struct.CORE_PORTABLE_S* %667), !dbg !879
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
Found a path
WAR cut by:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
WAR cut by:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
WAR cut by:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
WAR cut by:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
WAR cut by:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
WAR cut by:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !623
WAR cut by:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
WAR cut by:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
WAR cut by:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
WAR cut by:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
WAR cut by:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
WAR cut by:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
WAR cut by:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
WAR cut by:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
WAR cut by:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !623
WAR cut by:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
WAR cut by:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
WAR cut by:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
WAR cut by:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
WAR cut by:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
WAR cut by:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
WAR cut by:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
WAR cut by:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
WAR cut by:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !623
WAR cut by:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
WAR cut by:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
WAR cut by:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
WAR cut by:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !625
WAR cut by:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !628
WAR cut by:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !630
WAR cut by:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !632
WAR cut by:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !634
WAR cut by:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !623
Found a path
Found a path
Found a path
Found a path

Collecting Dominating Paths

Visiting BB: 
32:                                               ; preds = %2
  %33 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !319
  %34 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %33, i32 0, i32 6, !dbg !321
  store i32 7, i32* %34, align 4, !dbg !322, !tbaa !313
  br label %35, !dbg !323

Cursor:   %34 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %33, i32 0, i32 6, !dbg !321
Cursor:   %33 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !319

Visiting BB: 
  %3 = alloca i32, align 4
  %4 = alloca [1 x %struct.RESULTS_S], align 4
  %5 = alloca [2000 x i8], align 1
  store i32 %0, i32* %3, align 4, !tbaa !271
  call void @llvm.dbg.declare(metadata i32* %3, metadata !246, metadata !DIExpression()), !dbg !275
  call void @llvm.dbg.value(metadata i8** %1, metadata !247, metadata !DIExpression()), !dbg !276
  call void @llvm.dbg.value(metadata i16 0, metadata !249, metadata !DIExpression()), !dbg !276
  call void @llvm.dbg.value(metadata i16 0, metadata !250, metadata !DIExpression()), !dbg !276
  call void @llvm.dbg.value(metadata i16 -1, metadata !251, metadata !DIExpression()), !dbg !276
  call void @llvm.dbg.value(metadata i16 0, metadata !252, metadata !DIExpression()), !dbg !276
  call void @llvm.dbg.value(metadata i16 0, metadata !253, metadata !DIExpression()), !dbg !276
  %6 = bitcast [1 x %struct.RESULTS_S]* %4 to i8*, !dbg !277
  call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  call void @llvm.dbg.declare(metadata [1 x %struct.RESULTS_S]* %4, metadata !255, metadata !DIExpression()), !dbg !278
  %7 = bitcast [2000 x i8]* %5 to i8*, !dbg !279
  call void @llvm.lifetime.start.p0i8(i64 2000, i8* %7) #4, !dbg !279
  call void @llvm.dbg.declare(metadata [2000 x i8]* %5, metadata !259, metadata !DIExpression()), !dbg !280
  %8 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !281
  %9 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %8, i32 0, i32 14, !dbg !282
  call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
  %10 = call arm_aapcscc i32 @get_seed_32(i32 1), !dbg !284
  %11 = trunc i32 %10 to i16, !dbg !284
  %12 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !285
  %13 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %12, i32 0, i32 0, !dbg !286
  store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
  %14 = call arm_aapcscc i32 @get_seed_32(i32 2), !dbg !294
  %15 = trunc i32 %14 to i16, !dbg !294
  %16 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !295
  %17 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %16, i32 0, i32 1, !dbg !296
  store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
  %18 = call arm_aapcscc i32 @get_seed_32(i32 3), !dbg !299
  %19 = trunc i32 %18 to i16, !dbg !299
  %20 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !300
  %21 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %20, i32 0, i32 2, !dbg !301
  store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
  %22 = call arm_aapcscc i32 @get_seed_32(i32 4), !dbg !304
  %23 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !305
  %24 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %23, i32 0, i32 5, !dbg !306
  store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
  %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
  %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
  %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
  store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
  %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
  %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
  %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313
  %31 = icmp eq i32 %30, 0, !dbg !317
  br i1 %31, label %32, label %._crit_edge, !dbg !318

Cursor:   br i1 %31, label %32, label %._crit_edge, !dbg !318
Cursor:   %31 = icmp eq i32 %30, 0, !dbg !317
Cursor:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313

Visiting BB: 
53:                                               ; preds = %47
  %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337
  %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
  store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
  %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !341
  %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !342
  store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
  %58 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !344
  %59 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %58, i32 0, i32 2, !dbg !345
  store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
  br label %60, !dbg !347

Cursor:   %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
Cursor:   %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337

Visiting BB: 
47:                                               ; preds = %41
  %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !333
  %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !334
  %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
  %51 = sext i16 %50 to i32, !dbg !333
  %52 = icmp eq i32 %51, 0, !dbg !335
  br i1 %52, label %53, label %._crit_edge29, !dbg !336

Cursor:   br i1 %52, label %53, label %._crit_edge29, !dbg !336
Cursor:   %52 = icmp eq i32 %51, 0, !dbg !335
Cursor:   %51 = sext i16 %50 to i32, !dbg !333
Cursor:   %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
Cursor:   %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !334
Cursor:   %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !333

Visiting BB: 
41:                                               ; preds = %35
  %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !329
  %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !330
  %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
  %45 = sext i16 %44 to i32, !dbg !329
  %46 = icmp eq i32 %45, 0, !dbg !331
  br i1 %46, label %47, label %._crit_edge28, !dbg !332

Cursor:   br i1 %46, label %47, label %._crit_edge28, !dbg !332
Cursor:   %46 = icmp eq i32 %45, 0, !dbg !331
Cursor:   %45 = sext i16 %44 to i32, !dbg !329
Cursor:   %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
Cursor:   %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !330
Cursor:   %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !329

Visiting BB: 
35:                                               ; preds = %32, %._crit_edge
  %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !324
  %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !326
  %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288
  %39 = sext i16 %38 to i32, !dbg !324
  %40 = icmp eq i32 %39, 0, !dbg !327
  br i1 %40, label %41, label %._crit_edge27, !dbg !328

Cursor:   br i1 %40, label %41, label %._crit_edge27, !dbg !328
Cursor:   %40 = icmp eq i32 %39, 0, !dbg !327
Cursor:   %39 = sext i16 %38 to i32, !dbg !324
Cursor:   %38 = load i16, i16* %37, align 4, !dbg !326, !tbaa !288

Visiting BB: 
53:                                               ; preds = %47
  %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337
  %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
  store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
  %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !341
  %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !342
  store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
  %58 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !344
  %59 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %58, i32 0, i32 2, !dbg !345
  store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
  br label %60, !dbg !347

Cursor:   %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !342
Cursor:   %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !341
Cursor:   store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
Cursor:   %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
Cursor:   %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337

Visiting BB: 
47:                                               ; preds = %41
  %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !333
  %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !334
  %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
  %51 = sext i16 %50 to i32, !dbg !333
  %52 = icmp eq i32 %51, 0, !dbg !335
  br i1 %52, label %53, label %._crit_edge29, !dbg !336

Cursor:   br i1 %52, label %53, label %._crit_edge29, !dbg !336
Cursor:   %52 = icmp eq i32 %51, 0, !dbg !335
Cursor:   %51 = sext i16 %50 to i32, !dbg !333
Cursor:   %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
Cursor:   %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !334
Cursor:   %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !333

Visiting BB: 
41:                                               ; preds = %35
  %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !329
  %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !330
  %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298
  %45 = sext i16 %44 to i32, !dbg !329
  %46 = icmp eq i32 %45, 0, !dbg !331
  br i1 %46, label %47, label %._crit_edge28, !dbg !332

Cursor:   br i1 %46, label %47, label %._crit_edge28, !dbg !332
Cursor:   %46 = icmp eq i32 %45, 0, !dbg !331
Cursor:   %45 = sext i16 %44 to i32, !dbg !329
Cursor:   %44 = load i16, i16* %43, align 2, !dbg !330, !tbaa !298

Visiting BB: 
53:                                               ; preds = %47
  %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337
  %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
  store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
  %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !341
  %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !342
  store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
  %58 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !344
  %59 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %58, i32 0, i32 2, !dbg !345
  store i16 102, i16* %59, align 4, !dbg !346, !tbaa !303
  br label %60, !dbg !347

Cursor:   %59 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %58, i32 0, i32 2, !dbg !345
Cursor:   %58 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !344
Cursor:   store i16 0, i16* %57, align 2, !dbg !343, !tbaa !298
Cursor:   %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !342
Cursor:   %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !341
Cursor:   store i16 0, i16* %55, align 4, !dbg !340, !tbaa !288
Cursor:   %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !339
Cursor:   %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !337

Visiting BB: 
47:                                               ; preds = %41
  %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !333
  %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !334
  %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303
  %51 = sext i16 %50 to i32, !dbg !333
  %52 = icmp eq i32 %51, 0, !dbg !335
  br i1 %52, label %53, label %._crit_edge29, !dbg !336

Cursor:   br i1 %52, label %53, label %._crit_edge29, !dbg !336
Cursor:   %52 = icmp eq i32 %51, 0, !dbg !335
Cursor:   %51 = sext i16 %50 to i32, !dbg !333
Cursor:   %50 = load i16, i16* %49, align 4, !dbg !334, !tbaa !303

Visiting BB: 
78:                                               ; preds = %72
  %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361
  %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
  store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
  %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !365
  %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !366
  store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
  %83 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !368
  %84 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %83, i32 0, i32 2, !dbg !369
  store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
  br label %85, !dbg !371

Cursor:   %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
Cursor:   %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361

Visiting BB: 
72:                                               ; preds = %66
  %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !357
  %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !358
  %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
  %76 = sext i16 %75 to i32, !dbg !357
  %77 = icmp eq i32 %76, 0, !dbg !359
  br i1 %77, label %78, label %._crit_edge32, !dbg !360

Cursor:   br i1 %77, label %78, label %._crit_edge32, !dbg !360
Cursor:   %77 = icmp eq i32 %76, 0, !dbg !359
Cursor:   %76 = sext i16 %75 to i32, !dbg !357
Cursor:   %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
Cursor:   %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !358
Cursor:   %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !357

Visiting BB: 
66:                                               ; preds = %60
  %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !353
  %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !354
  %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298
  %70 = sext i16 %69 to i32, !dbg !353
  %71 = icmp eq i32 %70, 0, !dbg !355
  br i1 %71, label %72, label %._crit_edge31, !dbg !356

Cursor:   br i1 %71, label %72, label %._crit_edge31, !dbg !356
Cursor:   %71 = icmp eq i32 %70, 0, !dbg !355
Cursor:   %70 = sext i16 %69 to i32, !dbg !353
Cursor:   %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298
Cursor:   %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !354
Cursor:   %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !353

Visiting BB: 
60:                                               ; preds = %53, %._crit_edge29, %._crit_edge28, %._crit_edge27
  %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !348
  %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !350
  %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288
  %64 = sext i16 %63 to i32, !dbg !348
  %65 = icmp eq i32 %64, 1, !dbg !351
  br i1 %65, label %66, label %._crit_edge30, !dbg !352

Cursor:   br i1 %65, label %66, label %._crit_edge30, !dbg !352
Cursor:   %65 = icmp eq i32 %64, 1, !dbg !351
Cursor:   %64 = sext i16 %63 to i32, !dbg !348
Cursor:   %63 = load i16, i16* %62, align 4, !dbg !350, !tbaa !288

Visiting BB: 
78:                                               ; preds = %72
  %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361
  %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
  store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
  %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !365
  %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !366
  store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
  %83 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !368
  %84 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %83, i32 0, i32 2, !dbg !369
  store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
  br label %85, !dbg !371

Cursor:   %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !366
Cursor:   %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !365
Cursor:   store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
Cursor:   %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
Cursor:   %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361

Visiting BB: 
72:                                               ; preds = %66
  %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !357
  %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !358
  %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
  %76 = sext i16 %75 to i32, !dbg !357
  %77 = icmp eq i32 %76, 0, !dbg !359
  br i1 %77, label %78, label %._crit_edge32, !dbg !360

Cursor:   br i1 %77, label %78, label %._crit_edge32, !dbg !360
Cursor:   %77 = icmp eq i32 %76, 0, !dbg !359
Cursor:   %76 = sext i16 %75 to i32, !dbg !357
Cursor:   %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
Cursor:   %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !358
Cursor:   %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !357

Visiting BB: 
66:                                               ; preds = %60
  %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !353
  %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !354
  %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298
  %70 = sext i16 %69 to i32, !dbg !353
  %71 = icmp eq i32 %70, 0, !dbg !355
  br i1 %71, label %72, label %._crit_edge31, !dbg !356

Cursor:   br i1 %71, label %72, label %._crit_edge31, !dbg !356
Cursor:   %71 = icmp eq i32 %70, 0, !dbg !355
Cursor:   %70 = sext i16 %69 to i32, !dbg !353
Cursor:   %69 = load i16, i16* %68, align 2, !dbg !354, !tbaa !298

Visiting BB: 
78:                                               ; preds = %72
  %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361
  %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
  store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
  %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !365
  %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !366
  store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
  %83 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !368
  %84 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %83, i32 0, i32 2, !dbg !369
  store i16 102, i16* %84, align 4, !dbg !370, !tbaa !303
  br label %85, !dbg !371

Cursor:   %84 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %83, i32 0, i32 2, !dbg !369
Cursor:   %83 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !368
Cursor:   store i16 13333, i16* %82, align 2, !dbg !367, !tbaa !298
Cursor:   %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !366
Cursor:   %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !365
Cursor:   store i16 13333, i16* %80, align 4, !dbg !364, !tbaa !288
Cursor:   %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !363
Cursor:   %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !361

Visiting BB: 
72:                                               ; preds = %66
  %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !357
  %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !358
  %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303
  %76 = sext i16 %75 to i32, !dbg !357
  %77 = icmp eq i32 %76, 0, !dbg !359
  br i1 %77, label %78, label %._crit_edge32, !dbg !360

Cursor:   br i1 %77, label %78, label %._crit_edge32, !dbg !360
Cursor:   %77 = icmp eq i32 %76, 0, !dbg !359
Cursor:   %76 = sext i16 %75 to i32, !dbg !357
Cursor:   %75 = load i16, i16* %74, align 4, !dbg !358, !tbaa !303

Visiting BB: 
89:                                               ; preds = %86
  %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !379
  %91 = zext i16 %.02 to i32, !dbg !381
  %92 = mul nsw i32 %91, 2, !dbg !382
  %93 = mul nsw i32 %92, 1000, !dbg !383
  %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !384
  %95 = zext i16 %.02 to i32, !dbg !385
  %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !385
  %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !386
  %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !385
  store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
  %99 = zext i16 %.02 to i32, !dbg !389
  %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !389
  %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !390
  store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
  %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !393
  %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !394
  %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288
  %105 = zext i16 %.02 to i32, !dbg !395
  %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !395
  %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !396
  store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
  %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !398
  %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !399
  %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298
  %111 = zext i16 %.02 to i32, !dbg !400
  %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !400
  %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !401
  store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298
  %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !403
  %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !404
  %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
  %117 = zext i16 %.02 to i32, !dbg !405
  %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !405
  %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !406
  store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303
  %120 = zext i16 %.02 to i32, !dbg !408
  %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !408
  %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !409
  store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
  %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !412
  %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !413
  %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
  %126 = zext i16 %.02 to i32, !dbg !414
  %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !414
  %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !415
  store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313
  br label %129, !dbg !417

Cursor:   %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !396
Cursor:   %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !395
Cursor:   %105 = zext i16 %.02 to i32, !dbg !395
Cursor:   %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288

Visiting BB: 
89:                                               ; preds = %86
  %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !379
  %91 = zext i16 %.02 to i32, !dbg !381
  %92 = mul nsw i32 %91, 2, !dbg !382
  %93 = mul nsw i32 %92, 1000, !dbg !383
  %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !384
  %95 = zext i16 %.02 to i32, !dbg !385
  %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !385
  %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !386
  %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !385
  store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
  %99 = zext i16 %.02 to i32, !dbg !389
  %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !389
  %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !390
  store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
  %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !393
  %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !394
  %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288
  %105 = zext i16 %.02 to i32, !dbg !395
  %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !395
  %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !396
  store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
  %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !398
  %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !399
  %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298
  %111 = zext i16 %.02 to i32, !dbg !400
  %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !400
  %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !401
  store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298
  %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !403
  %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !404
  %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
  %117 = zext i16 %.02 to i32, !dbg !405
  %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !405
  %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !406
  store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303
  %120 = zext i16 %.02 to i32, !dbg !408
  %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !408
  %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !409
  store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
  %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !412
  %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !413
  %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
  %126 = zext i16 %.02 to i32, !dbg !414
  %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !414
  %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !415
  store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313
  br label %129, !dbg !417

Cursor:   %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !401
Cursor:   %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !400
Cursor:   %111 = zext i16 %.02 to i32, !dbg !400
Cursor:   %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298

Visiting BB: 
89:                                               ; preds = %86
  %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !379
  %91 = zext i16 %.02 to i32, !dbg !381
  %92 = mul nsw i32 %91, 2, !dbg !382
  %93 = mul nsw i32 %92, 1000, !dbg !383
  %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !384
  %95 = zext i16 %.02 to i32, !dbg !385
  %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !385
  %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !386
  %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !385
  store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
  %99 = zext i16 %.02 to i32, !dbg !389
  %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !389
  %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !390
  store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
  %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !393
  %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !394
  %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288
  %105 = zext i16 %.02 to i32, !dbg !395
  %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !395
  %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !396
  store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
  %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !398
  %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !399
  %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298
  %111 = zext i16 %.02 to i32, !dbg !400
  %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !400
  %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !401
  store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298
  %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !403
  %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !404
  %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
  %117 = zext i16 %.02 to i32, !dbg !405
  %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !405
  %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !406
  store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303
  %120 = zext i16 %.02 to i32, !dbg !408
  %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !408
  %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !409
  store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
  %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !412
  %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !413
  %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
  %126 = zext i16 %.02 to i32, !dbg !414
  %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !414
  %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !415
  store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313
  br label %129, !dbg !417

Cursor:   %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !406
Cursor:   %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !405
Cursor:   %117 = zext i16 %.02 to i32, !dbg !405
Cursor:   %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303

Visiting BB: 
89:                                               ; preds = %86
  %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !379
  %91 = zext i16 %.02 to i32, !dbg !381
  %92 = mul nsw i32 %91, 2, !dbg !382
  %93 = mul nsw i32 %92, 1000, !dbg !383
  %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !384
  %95 = zext i16 %.02 to i32, !dbg !385
  %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !385
  %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !386
  %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !385
  store i8* %94, i8** %98, align 4, !dbg !387, !tbaa !388
  %99 = zext i16 %.02 to i32, !dbg !389
  %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !389
  %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !390
  store i32 2000, i32* %101, align 4, !dbg !391, !tbaa !392
  %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !393
  %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !394
  %104 = load i16, i16* %103, align 4, !dbg !394, !tbaa !288
  %105 = zext i16 %.02 to i32, !dbg !395
  %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !395
  %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !396
  store i16 %104, i16* %107, align 4, !dbg !397, !tbaa !288
  %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !398
  %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !399
  %110 = load i16, i16* %109, align 2, !dbg !399, !tbaa !298
  %111 = zext i16 %.02 to i32, !dbg !400
  %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !400
  %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !401
  store i16 %110, i16* %113, align 2, !dbg !402, !tbaa !298
  %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !403
  %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !404
  %116 = load i16, i16* %115, align 4, !dbg !404, !tbaa !303
  %117 = zext i16 %.02 to i32, !dbg !405
  %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !405
  %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !406
  store i16 %116, i16* %119, align 4, !dbg !407, !tbaa !303
  %120 = zext i16 %.02 to i32, !dbg !408
  %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !408
  %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !409
  store i16 0, i16* %122, align 4, !dbg !410, !tbaa !411
  %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !412
  %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !413
  %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313
  %126 = zext i16 %.02 to i32, !dbg !414
  %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !414
  %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !415
  store i32 %125, i32* %128, align 4, !dbg !416, !tbaa !313
  br label %129, !dbg !417

Cursor:   %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !415
Cursor:   %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !414
Cursor:   %126 = zext i16 %.02 to i32, !dbg !414
Cursor:   %125 = load i32, i32* %124, align 4, !dbg !413, !tbaa !313

Visiting BB: 
152:                                              ; preds = %149
  %153 = zext i16 %.2 to i32, !dbg !451
  %154 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %153, !dbg !451
  %155 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %154, i32 0, i32 4, !dbg !452
  %156 = load i32, i32* %155, align 4, !dbg !452, !tbaa !392
  %157 = zext i16 %.05.lcssa to i32, !dbg !453
  %158 = udiv i32 %156, %157, !dbg !454
  %159 = zext i16 %.2 to i32, !dbg !455
  %160 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %159, !dbg !455
  %161 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %160, i32 0, i32 4, !dbg !456
  store i32 %158, i32* %161, align 4, !dbg !457, !tbaa !392
  br label %162, !dbg !455

Cursor:   %161 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %160, i32 0, i32 4, !dbg !456
Cursor:   %160 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %159, !dbg !455
Cursor:   %159 = zext i16 %.2 to i32, !dbg !455
Cursor:   %158 = udiv i32 %156, %157, !dbg !454
Cursor:   %157 = zext i16 %.05.lcssa to i32, !dbg !453
Cursor:   %156 = load i32, i32* %155, align 4, !dbg !452, !tbaa !392

Visiting BB: 
178:                                              ; preds = %177
  %179 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %.012, !dbg !482
  %180 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %179, i32 0, i32 3, !dbg !483
  %181 = getelementptr inbounds [4 x i8*], [4 x i8*]* %180, i32 0, i32 0, !dbg !482
  %182 = load i8*, i8** %181, align 4, !dbg !482, !tbaa !388
  %183 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !484
  %184 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %183, i32 0, i32 4, !dbg !485
  %185 = load i32, i32* %184, align 4, !dbg !485, !tbaa !392
  %186 = zext i16 %.03 to i32, !dbg !486
  %187 = mul i32 %185, %186, !dbg !487
  %188 = getelementptr inbounds i8, i8* %182, i32 %187, !dbg !488
  %189 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %.012, !dbg !489
  %190 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %189, i32 0, i32 3, !dbg !490
  %191 = zext i16 %.3 to i32, !dbg !491
  %192 = add nsw i32 %191, 1, !dbg !492
  %193 = getelementptr inbounds [4 x i8*], [4 x i8*]* %190, i32 0, i32 %192, !dbg !489
  store i8* %188, i8** %193, align 4, !dbg !493, !tbaa !388
  br label %194, !dbg !489

Cursor:   %193 = getelementptr inbounds [4 x i8*], [4 x i8*]* %190, i32 0, i32 %192, !dbg !489
Cursor:   %192 = add nsw i32 %191, 1, !dbg !492
Cursor:   %191 = zext i16 %.3 to i32, !dbg !491
Cursor:   %190 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %189, i32 0, i32 3, !dbg !490
Cursor:   %189 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %.012, !dbg !489
Cursor:   %188 = getelementptr inbounds i8, i8* %182, i32 %187, !dbg !488
Cursor:   %187 = mul i32 %185, %186, !dbg !487
Cursor:   %186 = zext i16 %.03 to i32, !dbg !486
Cursor:   %185 = load i32, i32* %184, align 4, !dbg !485, !tbaa !392
Cursor:   %184 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %183, i32 0, i32 4, !dbg !485
Cursor:   %183 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !484
Cursor:   %182 = load i8*, i8** %181, align 4, !dbg !482, !tbaa !388

Visiting BB: 
290:                                              ; preds = %285
  call void @llvm.dbg.value(metadata double 0.000000e+00, metadata !267, metadata !DIExpression()), !dbg !576
  %291 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !577
  %292 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %291, i32 0, i32 5, !dbg !578
  store i32 1, i32* %292, align 4, !dbg !579, !tbaa !308
  br label %293, !dbg !580

Cursor:   %292 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %291, i32 0, i32 5, !dbg !578
Cursor:   %291 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !577
Cursor:   call void @llvm.dbg.value(metadata double 0.000000e+00, metadata !1043, metadata !DIExpression()), !dbg !1337

Visiting BB: 
285:                                              ; preds = %202
  %286 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !572
  %287 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %286, i32 0, i32 5, !dbg !573
  %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308
  %289 = icmp eq i32 %288, 0, !dbg !574
  br i1 %289, label %290, label %._crit_edge38, !dbg !575

Cursor:   br i1 %289, label %290, label %._crit_edge38, !dbg !575
Cursor:   %289 = icmp eq i32 %288, 0, !dbg !574
Cursor:   %288 = load i32, i32* %287, align 4, !dbg !573, !tbaa !308

Visiting BB: 
295:                                              ; preds = %293
  %296 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !582
  %297 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %296, i32 0, i32 5, !dbg !584
  %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308
  %299 = mul i32 %298, 10, !dbg !585
  store i32 %299, i32* %297, align 4, !dbg !585, !tbaa !308
  call arm_aapcscc void @start_time(), !dbg !586
  %300 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !587
  %301 = bitcast %struct.RESULTS_S* %300 to i8*, !dbg !588
  %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !589
  call arm_aapcscc void @stop_time(), !dbg !590
  %303 = call arm_aapcscc i32 @get_time(), !dbg !591
  %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !592
  call void @llvm.dbg.value(metadata double %304, metadata !267, metadata !DIExpression()), !dbg !576
  br label %293, !dbg !580, !llvm.loop !593

Cursor:   %299 = mul i32 %298, 10, !dbg !585
Cursor:   %298 = load i32, i32* %297, align 4, !dbg !585, !tbaa !308

Visiting BB: 
309:                                              ; preds = %308, %._crit_edge39
  %.0 = phi i32 [ 1, %308 ], [ %306, %._crit_edge39 ], !dbg !576
  call void @llvm.dbg.value(metadata i32 %.0, metadata !270, metadata !DIExpression()), !dbg !576
  %310 = udiv i32 10, %.0, !dbg !600
  %311 = add i32 1, %310, !dbg !601
  %312 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !602
  %313 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %312, i32 0, i32 5, !dbg !603
  %314 = load i32, i32* %313, align 4, !dbg !604, !tbaa !308
  %315 = mul i32 %314, %311, !dbg !604
  store i32 %315, i32* %313, align 4, !dbg !604, !tbaa !308
  br label %316, !dbg !605

Cursor:   %315 = mul i32 %314, %311, !dbg !604
Cursor:   %314 = load i32, i32* %313, align 4, !dbg !604, !tbaa !308

Visiting BB: 
363:                                              ; preds = %359
  %364 = zext i16 %.5 to i32, !dbg !650
  %365 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %364, !dbg !650
  %366 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %365, i32 0, i32 13, !dbg !652
  store i16 0, i16* %366, align 4, !dbg !653, !tbaa !411
  %367 = zext i16 %.5 to i32, !dbg !654
  %368 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %367, !dbg !654
  %369 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %368, i32 0, i32 6, !dbg !656
  %370 = load i32, i32* %369, align 4, !dbg !656, !tbaa !313
  %371 = and i32 %370, 1, !dbg !657
  %372 = icmp ne i32 %371, 0, !dbg !657
  br i1 %372, label %373, label %._crit_edge41, !dbg !658

Cursor:   %366 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %365, i32 0, i32 13, !dbg !652
Cursor:   %365 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %364, !dbg !650
Cursor:   %364 = zext i16 %.5 to i32, !dbg !650

Visiting BB: 
384:                                              ; preds = %373
  %385 = zext i16 %.5 to i32, !dbg !666
  %386 = zext i16 %.5 to i32, !dbg !668
  %387 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %386, !dbg !668
  %388 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %387, i32 0, i32 10, !dbg !669
  %389 = load i16, i16* %388, align 2, !dbg !669, !tbaa !661
  %390 = zext i16 %389 to i32, !dbg !668
  %391 = sext i16 %.07 to i32, !dbg !670
  %392 = getelementptr inbounds [5 x i16], [5 x i16]* @list_known_crc, i32 0, i32 %391, !dbg !670
  %393 = load i16, i16* %392, align 2, !dbg !670, !tbaa !663
  %394 = zext i16 %393 to i32, !dbg !670
  %395 = getelementptr [47 x i8], [47 x i8]* @.str.8, i32 0, i32 0
  %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !671
  %397 = zext i16 %.5 to i32, !dbg !672
  %398 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %397, !dbg !672
  %399 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %398, i32 0, i32 13, !dbg !673
  %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411
  %401 = add i16 %400, 1, !dbg !674
  store i16 %401, i16* %399, align 4, !dbg !674, !tbaa !411
  br label %402, !dbg !675

Cursor:   %401 = add i16 %400, 1, !dbg !674
Cursor:   %400 = load i16, i16* %399, align 4, !dbg !674, !tbaa !411

Visiting BB: 
420:                                              ; preds = %409
  %421 = zext i16 %.5 to i32, !dbg !687
  %422 = zext i16 %.5 to i32, !dbg !689
  %423 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %422, !dbg !689
  %424 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %423, i32 0, i32 11, !dbg !690
  %425 = load i16, i16* %424, align 4, !dbg !690, !tbaa !683
  %426 = zext i16 %425 to i32, !dbg !689
  %427 = sext i16 %.07 to i32, !dbg !691
  %428 = getelementptr inbounds [5 x i16], [5 x i16]* @matrix_known_crc, i32 0, i32 %427, !dbg !691
  %429 = load i16, i16* %428, align 2, !dbg !691, !tbaa !663
  %430 = zext i16 %429 to i32, !dbg !691
  %431 = getelementptr [49 x i8], [49 x i8]* @.str.9, i32 0, i32 0
  %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !692
  %433 = zext i16 %.5 to i32, !dbg !693
  %434 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %433, !dbg !693
  %435 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %434, i32 0, i32 13, !dbg !694
  %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411
  %437 = add i16 %436, 1, !dbg !695
  store i16 %437, i16* %435, align 4, !dbg !695, !tbaa !411
  br label %438, !dbg !696

Cursor:   %437 = add i16 %436, 1, !dbg !695
Cursor:   %436 = load i16, i16* %435, align 4, !dbg !695, !tbaa !411

Visiting BB: 
456:                                              ; preds = %445
  %457 = zext i16 %.5 to i32, !dbg !708
  %458 = zext i16 %.5 to i32, !dbg !710
  %459 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %458, !dbg !710
  %460 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %459, i32 0, i32 12, !dbg !711
  %461 = load i16, i16* %460, align 2, !dbg !711, !tbaa !704
  %462 = zext i16 %461 to i32, !dbg !710
  %463 = sext i16 %.07 to i32, !dbg !712
  %464 = getelementptr inbounds [5 x i16], [5 x i16]* @state_known_crc, i32 0, i32 %463, !dbg !712
  %465 = load i16, i16* %464, align 2, !dbg !712, !tbaa !663
  %466 = zext i16 %465 to i32, !dbg !712
  %467 = getelementptr [48 x i8], [48 x i8]* @.str.10, i32 0, i32 0
  %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !713
  %469 = zext i16 %.5 to i32, !dbg !714
  %470 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %469, !dbg !714
  %471 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %470, i32 0, i32 13, !dbg !715
  %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411
  %473 = add i16 %472, 1, !dbg !716
  store i16 %473, i16* %471, align 4, !dbg !716, !tbaa !411
  br label %474, !dbg !717

Cursor:   %473 = add i16 %472, 1, !dbg !716
Cursor:   %472 = load i16, i16* %471, align 4, !dbg !716, !tbaa !411

Write after Reads:
  WAR:   store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
  WAR:   store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
  WAR:   store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
  WAR:   store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
  WAR:   store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317
  WAR:   store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317
    needs:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
  WAR:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
    needs:   %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317
    needs:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
    needs:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
    needs:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
    needs:   %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317
    needs:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317
  WAR:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317
    needs:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317
  WAR:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317
    needs:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
  WAR:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
    needs:   %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %156 = load i32, i32* %155, align 4, !dbg !453, !tbaa !393, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %182 = load i8*, i8** %181, align 4, !dbg !483, !tbaa !389, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store %struct.list_head_s* %226, %struct.list_head_s** %229, align 4, !dbg !529, !tbaa !530
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
  WAR:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
  WAR:   store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317
    needs:   %298 = load i32, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
  WAR:   store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %314 = load i32, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_rd !317
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %298 = load i32, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_rd !317
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
  WAR:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
    needs:   %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317
    needs:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
    needs:   %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317
    needs:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
    needs:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
    needs:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
    needs:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
    needs:   %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317
    needs:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631
  WAR:   store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
    needs:   %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317
    needs:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
    needs:   %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317
    needs:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
    needs:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
    needs:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
    needs:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631
  WAR:   store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317
    needs:   %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317
    needs:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
    needs:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
    needs:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317
    needs:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
    needs:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
    needs:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631
    needs:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
    needs:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
  WAR:   store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    needs:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
    needs:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
    needs:   call void @llvm.lifetime.start.p0i8(i64 68, i8* %6) #4, !dbg !277
    needs:   %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317
    needs:   %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317
    needs:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
    needs:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
    needs:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
    needs:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
    needs:   %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317
    needs:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
    needs:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
    needs:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
    needs:   %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317
    needs:   %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317
    needs:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
    needs:   %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317
    needs:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
    needs:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631

All Wars:
  [WAR] R:  %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317 - W:  store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317 - W:  store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317 - W:  store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317 - W:  store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317 - W:  store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317 - W:  store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317 - W:  store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317 - W:  store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317 - W:  store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317 - W:  store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %156 = load i32, i32* %155, align 4, !dbg !453, !tbaa !393, !idemp_war_rd !317 - W:  store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %182 = load i8*, i8** %181, align 4, !dbg !483, !tbaa !389, !idemp_war_rd !317 - W:  store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317 - W:  store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %298 = load i32, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_rd !317 - W:  store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %314 = load i32, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_rd !317 - W:  store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
  [WAR] R:  %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

Forced cuts:
  %583 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %582, i32 %576, i32 %581), !dbg !803
  %560 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %559, i32 %553, i32 %558), !dbg !782
  %631 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %630), !dbg !850
  %541 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %540, i32 %539), !dbg !765
  %538 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %536, i8* %537), !dbg !763
  %514 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %513, double %512), !dbg !747
  %502 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !737
  %535 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %533, i8* %534), !dbg !762
  %498 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %497, i32 %320), !dbg !734
  %496 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %495, i32 %494), !dbg !733
  %487 = call arm_aapcscc zeroext i8 @check_data_types(), !dbg !729
  %303 = call arm_aapcscc i32 @get_time(), !dbg !592
  %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
  %658 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %657), !dbg !872
  %649 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %647, i8* %648), !dbg !864
  call arm_aapcscc void @stop_time(), !dbg !591
  %261 = call arm_aapcscc i32 @core_init_matrix(i32 %240, i8* %245, i32 %257, %struct.MAT_PARAMS_S* %260), !dbg !552
  %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
  %664 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %663), !dbg !877
  call arm_aapcscc void @start_time(), !dbg !587
  %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
  %516 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !748
  %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
  call arm_aapcscc void @core_init_state(i32 %272, i16 signext %276, i8* %281), !dbg !566
  %328 = call arm_aapcscc zeroext i16 @crc16(i16 signext %327, i16 zeroext %324), !dbg !618
  %22 = call arm_aapcscc i32 @get_seed_32(i32 4), !dbg !304
  %646 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %643, double %642, i8* %644, i8* %645), !dbg !863
  %641 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !861
  %501 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %500, double %499), !dbg !736
  %18 = call arm_aapcscc i32 @get_seed_32(i32 3), !dbg !299
  %532 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %530, i8* %531), !dbg !761
  %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
  %520 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %519), !dbg !752
  %14 = call arm_aapcscc i32 @get_seed_32(i32 2), !dbg !294
  %511 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !745
  call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
  call arm_aapcscc void @stop_time(), !dbg !611
  %10 = call arm_aapcscc i32 @get_seed_32(i32 1), !dbg !284
  %606 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %605, i32 %599, i32 %604), !dbg !824
  %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
  %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
  %499 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !735
  %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
  %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
  call arm_aapcscc void @start_time(), !dbg !607
  %529 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %528, i32 %527), !dbg !760
  %320 = call arm_aapcscc i32 @get_time(), !dbg !612
  call arm_aapcscc void @portable_fini(%struct.CORE_PORTABLE_S* %667), !dbg !880
  %651 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %650), !dbg !865
  %324 = call arm_aapcscc zeroext i16 @crc16(i16 signext %323, i16 zeroext 0), !dbg !615
  %623 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %622, i32 %616, i32 %621), !dbg !841
  %332 = call arm_aapcscc zeroext i16 @crc16(i16 signext %331, i16 zeroext %328), !dbg !621
  %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !624
  %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
  %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631
  %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
  %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693

Precut Wars:
  [WAR] R:  %225 = load i16, i16* %224, align 4, !dbg !525, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %249 = load i16, i16* %248, align 4, !dbg !543, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
  [WAR] R:  %276 = load i16, i16* %275, align 4, !dbg !563, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317

Uncut Wars:
  [WAR] R:  %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317 - W:  store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317 - W:  store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317 - W:  store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317 - W:  store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317 - W:  store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317 - W:  store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317 - W:  store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
        store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317 - W:  store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317 - W:  store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317 - W:  store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317 - W:  store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %156 = load i32, i32* %155, align 4, !dbg !453, !tbaa !393, !idemp_war_rd !317 - W:  store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %182 = load i8*, i8** %181, align 4, !dbg !483, !tbaa !389, !idemp_war_rd !317 - W:  store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317 - W:  store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %298 = load i32, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_rd !317 - W:  store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %314 = load i32, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_rd !317 - W:  store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317 - W:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
    Covered by Path:         store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317

  [WAR] R:  %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

  [WAR] R:  %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317 - W:  store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
    Covered by Path:         store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317


War Paths:
  Path:     store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
    store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317

  Path:     store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

  Path:     store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317

$WAR_COUNT: 23
$UNCUT_WAR_COUNT: 20
$PATH_COUNT: 20
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 2
$PATH_SIZE: 3
$PATH_SIZE: 1
$PATH_SIZE: 2
$PATH_SIZE: 3
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
$PATH_SIZE: 1
Running ProtectingWriteAnalysis
Potential protecting write:  store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Collecting Potential Cuts from:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313 to:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Found a path
WAR: R:  %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317 - W:  store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
  Is protected by:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Potential protecting write:  store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Collecting Potential Cuts from:   store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288 to:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Collecting Potential Cuts from:   store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298 to:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
At instruction:   %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !331
At instruction:   %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !330
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Collecting Potential Cuts from:   store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303 to:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
At instruction:   %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !335
At instruction:   %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !334
At instruction:   br i1 %46, label %47, label %._crit_edge28, !dbg !333
At instruction:   %46 = icmp eq i32 %45, 0, !dbg !332
At instruction:   %45 = sext i16 %44 to i32, !dbg !330
At instruction:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
At instruction:   %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !331
At instruction:   %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !330
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Collecting Potential Cuts from:   store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288 to:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Collecting Potential Cuts from:   store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298 to:   %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317
At instruction:   %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !355
At instruction:   %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !354
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Collecting Potential Cuts from:   store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303 to:   %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317
At instruction:   %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !359
At instruction:   %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !358
At instruction:   br i1 %71, label %72, label %._crit_edge31, !dbg !357
At instruction:   %71 = icmp eq i32 %70, 0, !dbg !356
At instruction:   %70 = sext i16 %69 to i32, !dbg !354
At instruction:   %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317
At instruction:   %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !355
At instruction:   %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !354
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288
Collecting Potential Cuts from:   store i16 %11, i16* %13, align 4, !dbg !287, !tbaa !288 to:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
At instruction:   %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !395
At instruction:   %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !394
At instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
Adding:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
At instruction:   %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !391
At instruction:   %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !390
At instruction:   %99 = zext i16 %.02 to i32, !dbg !390
At instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
Adding:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
At instruction:   %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !386
At instruction:   %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !387
At instruction:   %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !386
At instruction:   %95 = zext i16 %.02 to i32, !dbg !386
At instruction:   %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !385
At instruction:   %93 = mul nsw i32 %92, 1000, !dbg !384
At instruction:   %92 = mul nsw i32 %91, 2, !dbg !383
At instruction:   %91 = zext i16 %.02 to i32, !dbg !382
At instruction:   %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !380
At instruction:   br i1 %88, label %89, label %131, !dbg !379
At instruction:   %88 = icmp slt i32 %87, 1, !dbg !378
At instruction:   %87 = zext i16 %.02 to i32, !dbg !376
At instruction:   call void @llvm.dbg.value(metadata i16 %.02, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.02 = phi i16 [ 0, %85 ], [ %130, %129 ], !dbg !375
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br label %85, !dbg !353
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298
Collecting Potential Cuts from:   store i16 %15, i16* %17, align 2, !dbg !297, !tbaa !298 to:   %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317
At instruction:   %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !400
At instruction:   %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !399
At instruction:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !397
At instruction:   %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !396
At instruction:   %105 = zext i16 %.02 to i32, !dbg !396
At instruction:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
At instruction:   %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !395
At instruction:   %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !394
At instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
Adding:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
At instruction:   %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !391
At instruction:   %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !390
At instruction:   %99 = zext i16 %.02 to i32, !dbg !390
At instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
Adding:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
At instruction:   %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !386
At instruction:   %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !387
At instruction:   %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !386
At instruction:   %95 = zext i16 %.02 to i32, !dbg !386
At instruction:   %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !385
At instruction:   %93 = mul nsw i32 %92, 1000, !dbg !384
At instruction:   %92 = mul nsw i32 %91, 2, !dbg !383
At instruction:   %91 = zext i16 %.02 to i32, !dbg !382
At instruction:   %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !380
At instruction:   br i1 %88, label %89, label %131, !dbg !379
At instruction:   %88 = icmp slt i32 %87, 1, !dbg !378
At instruction:   %87 = zext i16 %.02 to i32, !dbg !376
At instruction:   call void @llvm.dbg.value(metadata i16 %.02, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.02 = phi i16 [ 0, %85 ], [ %130, %129 ], !dbg !375
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br label %85, !dbg !353
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303
Collecting Potential Cuts from:   store i16 %19, i16* %21, align 4, !dbg !302, !tbaa !303 to:   %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317
At instruction:   %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !405
At instruction:   %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !404
At instruction:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !402
At instruction:   %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !401
At instruction:   %111 = zext i16 %.02 to i32, !dbg !401
At instruction:   %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317
At instruction:   %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !400
At instruction:   %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !399
At instruction:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !397
At instruction:   %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !396
At instruction:   %105 = zext i16 %.02 to i32, !dbg !396
At instruction:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
At instruction:   %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !395
At instruction:   %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !394
At instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
Adding:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
At instruction:   %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !391
At instruction:   %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !390
At instruction:   %99 = zext i16 %.02 to i32, !dbg !390
At instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
Adding:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
At instruction:   %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !386
At instruction:   %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !387
At instruction:   %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !386
At instruction:   %95 = zext i16 %.02 to i32, !dbg !386
At instruction:   %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !385
At instruction:   %93 = mul nsw i32 %92, 1000, !dbg !384
At instruction:   %92 = mul nsw i32 %91, 2, !dbg !383
At instruction:   %91 = zext i16 %.02 to i32, !dbg !382
At instruction:   %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !380
At instruction:   br i1 %88, label %89, label %131, !dbg !379
At instruction:   %88 = icmp slt i32 %87, 1, !dbg !378
At instruction:   %87 = zext i16 %.02 to i32, !dbg !376
At instruction:   call void @llvm.dbg.value(metadata i16 %.02, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.02 = phi i16 [ 0, %85 ], [ %130, %129 ], !dbg !375
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br label %85, !dbg !353
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Collecting Potential Cuts from:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313 to:   %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317
At instruction:   %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !414
At instruction:   %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !413
At instruction:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
Adding:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
At instruction:   %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !410
At instruction:   %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !409
At instruction:   %120 = zext i16 %.02 to i32, !dbg !409
At instruction:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !407
At instruction:   %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !406
At instruction:   %117 = zext i16 %.02 to i32, !dbg !406
At instruction:   %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317
At instruction:   %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !405
At instruction:   %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !404
At instruction:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !402
At instruction:   %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !401
At instruction:   %111 = zext i16 %.02 to i32, !dbg !401
At instruction:   %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317
At instruction:   %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !400
At instruction:   %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !399
At instruction:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !397
At instruction:   %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !396
At instruction:   %105 = zext i16 %.02 to i32, !dbg !396
At instruction:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
At instruction:   %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !395
At instruction:   %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !394
At instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
Adding:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
At instruction:   %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !391
At instruction:   %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !390
At instruction:   %99 = zext i16 %.02 to i32, !dbg !390
At instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
Adding:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
At instruction:   %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !386
At instruction:   %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !387
At instruction:   %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !386
At instruction:   %95 = zext i16 %.02 to i32, !dbg !386
At instruction:   %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !385
At instruction:   %93 = mul nsw i32 %92, 1000, !dbg !384
At instruction:   %92 = mul nsw i32 %91, 2, !dbg !383
At instruction:   %91 = zext i16 %.02 to i32, !dbg !382
At instruction:   %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !380
At instruction:   br i1 %88, label %89, label %131, !dbg !379
At instruction:   %88 = icmp slt i32 %87, 1, !dbg !378
At instruction:   %87 = zext i16 %.02 to i32, !dbg !376
At instruction:   call void @llvm.dbg.value(metadata i16 %.02, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.02 = phi i16 [ 0, %85 ], [ %130, %129 ], !dbg !375
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br label %85, !dbg !353
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Found a path
At instruction:   br label %35, !dbg !324
At instruction:   store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %34 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %33, i32 0, i32 6, !dbg !322
At instruction:   %33 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !320
At instruction:   br label %60, !dbg !333
At instruction:   br i1 %46, label %47, label %._crit_edge28, !dbg !333
At instruction:   %46 = icmp eq i32 %45, 0, !dbg !332
At instruction:   %45 = sext i16 %44 to i32, !dbg !330
At instruction:   %44 = load i16, i16* %43, align 2, !dbg !331, !tbaa !298, !idemp_war_rd !317
At instruction:   %43 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %42, i32 0, i32 1, !dbg !331
At instruction:   %42 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !330
At instruction:   br label %60, !dbg !337
At instruction:   br i1 %52, label %53, label %._crit_edge29, !dbg !337
At instruction:   %52 = icmp eq i32 %51, 0, !dbg !336
At instruction:   %51 = sext i16 %50 to i32, !dbg !334
At instruction:   %50 = load i16, i16* %49, align 4, !dbg !335, !tbaa !303, !idemp_war_rd !317
At instruction:   %49 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %48, i32 0, i32 2, !dbg !335
At instruction:   %48 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !334
At instruction:   br label %60, !dbg !348
At instruction:   store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %59 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %58, i32 0, i32 2, !dbg !346
At instruction:   %58 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !345
At instruction:   store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %57 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %56, i32 0, i32 1, !dbg !343
At instruction:   %56 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !342
At instruction:   store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %55 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %54, i32 0, i32 0, !dbg !340
At instruction:   %54 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !338
At instruction:   br label %85, !dbg !357
At instruction:   br i1 %71, label %72, label %._crit_edge31, !dbg !357
At instruction:   %71 = icmp eq i32 %70, 0, !dbg !356
At instruction:   %70 = sext i16 %69 to i32, !dbg !354
At instruction:   %69 = load i16, i16* %68, align 2, !dbg !355, !tbaa !298, !idemp_war_rd !317
At instruction:   %68 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %67, i32 0, i32 1, !dbg !355
At instruction:   %67 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !354
At instruction:   br label %85, !dbg !361
At instruction:   br i1 %77, label %78, label %._crit_edge32, !dbg !361
At instruction:   %77 = icmp eq i32 %76, 0, !dbg !360
At instruction:   %76 = sext i16 %75 to i32, !dbg !358
At instruction:   %75 = load i16, i16* %74, align 4, !dbg !359, !tbaa !303, !idemp_war_rd !317
At instruction:   %74 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %73, i32 0, i32 2, !dbg !359
At instruction:   %73 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !358
At instruction:   br label %85, !dbg !372
At instruction:   store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %84 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %83, i32 0, i32 2, !dbg !370
At instruction:   %83 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !369
At instruction:   store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %82 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %81, i32 0, i32 1, !dbg !367
At instruction:   %81 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !366
At instruction:   store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %80 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %79, i32 0, i32 0, !dbg !364
At instruction:   %79 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !362
At instruction:   br label %86, !dbg !420, !llvm.loop !421
At instruction:   call void @llvm.dbg.value(metadata i16 %130, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %130 = add nsw i16 %.02, 1, !dbg !419
At instruction:   br label %129, !dbg !418
At instruction:   store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %128 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %127, i32 0, i32 6, !dbg !416
At instruction:   %127 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %126, !dbg !415
At instruction:   %126 = zext i16 %.02 to i32, !dbg !415
At instruction:   %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317
At instruction:   %124 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %123, i32 0, i32 6, !dbg !414
At instruction:   %123 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !413
At instruction:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
Adding:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
At instruction:   %122 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %121, i32 0, i32 13, !dbg !410
At instruction:   %121 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %120, !dbg !409
At instruction:   %120 = zext i16 %.02 to i32, !dbg !409
At instruction:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %119 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %118, i32 0, i32 2, !dbg !407
At instruction:   %118 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %117, !dbg !406
At instruction:   %117 = zext i16 %.02 to i32, !dbg !406
At instruction:   %116 = load i16, i16* %115, align 4, !dbg !405, !tbaa !303, !idemp_war_rd !317
At instruction:   %115 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %114, i32 0, i32 2, !dbg !405
At instruction:   %114 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !404
At instruction:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %113 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %112, i32 0, i32 1, !dbg !402
At instruction:   %112 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %111, !dbg !401
At instruction:   %111 = zext i16 %.02 to i32, !dbg !401
At instruction:   %110 = load i16, i16* %109, align 2, !dbg !400, !tbaa !298, !idemp_war_rd !317
At instruction:   %109 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %108, i32 0, i32 1, !dbg !400
At instruction:   %108 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !399
At instruction:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %107 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %106, i32 0, i32 0, !dbg !397
At instruction:   %106 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %105, !dbg !396
At instruction:   %105 = zext i16 %.02 to i32, !dbg !396
At instruction:   %104 = load i16, i16* %103, align 4, !dbg !395, !tbaa !288, !idemp_war_rd !317
At instruction:   %103 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %102, i32 0, i32 0, !dbg !395
At instruction:   %102 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !394
At instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
Adding:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
At instruction:   %101 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %100, i32 0, i32 4, !dbg !391
At instruction:   %100 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %99, !dbg !390
At instruction:   %99 = zext i16 %.02 to i32, !dbg !390
At instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
Adding:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
At instruction:   %98 = getelementptr inbounds [4 x i8*], [4 x i8*]* %97, i32 0, i32 0, !dbg !386
At instruction:   %97 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %96, i32 0, i32 3, !dbg !387
At instruction:   %96 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %95, !dbg !386
At instruction:   %95 = zext i16 %.02 to i32, !dbg !386
At instruction:   %94 = getelementptr inbounds i8, i8* %90, i32 %93, !dbg !385
At instruction:   %93 = mul nsw i32 %92, 1000, !dbg !384
At instruction:   %92 = mul nsw i32 %91, 2, !dbg !383
At instruction:   %91 = zext i16 %.02 to i32, !dbg !382
At instruction:   %90 = getelementptr inbounds [2000 x i8], [2000 x i8]* %5, i32 0, i32 0, !dbg !380
WAR: R:  %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !317 - W:  store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !317, !idemp_uncut_war !317
  Is protected by:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Potential protecting write:  store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308
Collecting Potential Cuts from:   store i32 %22, i32* %24, align 4, !dbg !307, !tbaa !308 to:   %288 = load i32, i32* %287, align 4, !dbg !574, !tbaa !308, !idemp_war_rd !317
At instruction:   %287 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %286, i32 0, i32 5, !dbg !574
At instruction:   %286 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !573
At instruction:   br i1 %204, label %205, label %285, !dbg !512
At instruction:   %204 = icmp slt i32 %203, 1, !dbg !511
At instruction:   %203 = zext i16 %.4 to i32, !dbg !509
At instruction:   call void @llvm.dbg.value(metadata i16 %.4, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.4 = phi i16 [ 0, %201 ], [ %284, %283 ], !dbg !508
At instruction:   br label %202, !dbg !506
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br i1 %167, label %168, label %201, !dbg !467
At instruction:   %167 = icmp slt i32 %166, 3, !dbg !466
At instruction:   %166 = zext i16 %.3 to i32, !dbg !465
At instruction:   call void @llvm.dbg.value(metadata i16 %.03, metadata !1025, metadata !DIExpression()), !dbg !1049
At instruction:   call void @llvm.dbg.value(metadata i16 %.3, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.3 = phi i16 [ 0, %164 ], [ %200, %199 ], !dbg !464
At instruction:   %.03 = phi i16 [ 0, %164 ], [ %.14, %199 ], !dbg !276
At instruction:   br label %165, !dbg !463
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br i1 %151, label %152, label %164, !dbg !451
At instruction:   %151 = icmp slt i32 %150, 1, !dbg !450
At instruction:   %150 = zext i16 %.2 to i32, !dbg !448
At instruction:   call void @llvm.dbg.value(metadata i16 %.2, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.2 = phi i16 [ 0, %148 ], [ %163, %162 ], !dbg !447
At instruction:   br label %149, !dbg !445
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   call void @llvm.dbg.value(metadata i16 %.05.lcssa, metadata !1026, metadata !DIExpression()), !dbg !1049
At instruction:   %.05.lcssa = phi i16 [ %.05, %132 ], !dbg !276
At instruction:   br i1 %134, label %135, label %148, !dbg !429
At instruction:   %134 = icmp slt i32 %133, 3, !dbg !428
At instruction:   %133 = zext i16 %.1 to i32, !dbg !426
At instruction:   call void @llvm.dbg.value(metadata i16 %.05, metadata !1026, metadata !DIExpression()), !dbg !1049
At instruction:   call void @llvm.dbg.value(metadata i16 %.1, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.1 = phi i16 [ 0, %131 ], [ %147, %146 ], !dbg !425
At instruction:   %.05 = phi i16 [ 0, %131 ], [ %.16, %146 ], !dbg !276
At instruction:   br label %132, !dbg !423
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br i1 %88, label %89, label %131, !dbg !379
At instruction:   %88 = icmp slt i32 %87, 1, !dbg !378
At instruction:   %87 = zext i16 %.02 to i32, !dbg !376
At instruction:   call void @llvm.dbg.value(metadata i16 %.02, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   %.02 = phi i16 [ 0, %85 ], [ %130, %129 ], !dbg !375
At instruction:   br label %86, !dbg !373
At instruction:   call void @llvm.dbg.value(metadata i16 0, metadata !1024, metadata !DIExpression()), !dbg !1049
At instruction:   br label %85, !dbg !353
At instruction:   br i1 %65, label %66, label %._crit_edge30, !dbg !353
At instruction:   %65 = icmp eq i32 %64, 1, !dbg !352
At instruction:   %64 = sext i16 %63 to i32, !dbg !349
At instruction:   %63 = load i16, i16* %62, align 4, !dbg !351, !tbaa !288, !idemp_war_rd !317
At instruction:   %62 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %61, i32 0, i32 0, !dbg !351
At instruction:   %61 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !349
At instruction:   br label %60, !dbg !329
At instruction:   br i1 %40, label %41, label %._crit_edge27, !dbg !329
At instruction:   %40 = icmp eq i32 %39, 0, !dbg !328
At instruction:   %39 = sext i16 %38 to i32, !dbg !325
At instruction:   %38 = load i16, i16* %37, align 4, !dbg !327, !tbaa !288, !idemp_war_rd !317
At instruction:   %37 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %36, i32 0, i32 0, !dbg !327
At instruction:   %36 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !325
At instruction:   br label %35, !dbg !319
At instruction:   br i1 %31, label %32, label %._crit_edge, !dbg !319
At instruction:   %31 = icmp eq i32 %30, 0, !dbg !318
At instruction:   %30 = load i32, i32* %29, align 4, !dbg !316, !tbaa !313, !idemp_war_rd !317
At instruction:   %29 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %28, i32 0, i32 6, !dbg !316
At instruction:   %28 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !314
At instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
Adding:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313
At instruction:   %27 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %26, i32 0, i32 6, !dbg !311
At instruction:   %26 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !310
At instruction:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Protecting Path cut by:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Potential protecting write:  store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Collecting Potential Cuts from:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317 to:   %298 = load i32, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_rd !317
At instruction:   %297 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %296, i32 0, i32 5, !dbg !585
At instruction:   %296 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !583
At instruction:   br i1 %294, label %295, label %305, !dbg !581
At instruction:   %294 = fcmp olt double %.01, 1.000000e+00, !dbg !582
At instruction:   call void @llvm.dbg.value(metadata double %.01, metadata !1043, metadata !DIExpression()), !dbg !1337
At instruction:   %.01 = phi double [ 0.000000e+00, %290 ], [ %304, %295 ], !dbg !577
At instruction:   br label %293, !dbg !581
At instruction:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Found a path
At instruction:   br label %293, !dbg !581, !llvm.loop !594
At instruction:   call void @llvm.dbg.value(metadata double %304, metadata !1043, metadata !DIExpression()), !dbg !1337
At instruction:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
Protecting Path cut by:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
Potential protecting write:  store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Collecting Potential Cuts from:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317 to:   %314 = load i32, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_rd !317
At instruction:   %313 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %312, i32 0, i32 5, !dbg !604
At instruction:   %312 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 0, !dbg !603
At instruction:   %311 = add i32 1, %310, !dbg !602
At instruction:   %310 = udiv i32 10, %.0, !dbg !601
At instruction:   call void @llvm.dbg.value(metadata i32 %.0, metadata !1046, metadata !DIExpression()), !dbg !1337
At instruction:   %.0 = phi i32 [ 1, %308 ], [ %306, %._crit_edge39 ], !dbg !577
At instruction:   br label %309, !dbg !599
At instruction:   br i1 %307, label %308, label %._crit_edge39, !dbg !599
At instruction:   %307 = icmp eq i32 %306, 0, !dbg !597
At instruction:   call void @llvm.dbg.value(metadata i32 %306, metadata !1046, metadata !DIExpression()), !dbg !1337
At instruction:   %306 = fptoui double %.01.lcssa to i32, !dbg !596
At instruction:   call void @llvm.dbg.value(metadata double %.01.lcssa, metadata !1043, metadata !DIExpression()), !dbg !1337
At instruction:   %.01.lcssa = phi double [ %.01, %293 ], !dbg !577
At instruction:   br i1 %294, label %295, label %305, !dbg !581
At instruction:   %294 = fcmp olt double %.01, 1.000000e+00, !dbg !582
At instruction:   call void @llvm.dbg.value(metadata double %.01, metadata !1043, metadata !DIExpression()), !dbg !1337
At instruction:   %.01 = phi double [ 0.000000e+00, %290 ], [ %304, %295 ], !dbg !577
At instruction:   br label %293, !dbg !581
At instruction:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !317, !idemp_uncut_war !317
Found a path
At instruction:   br label %293, !dbg !581, !llvm.loop !594
At instruction:   call void @llvm.dbg.value(metadata double %304, metadata !1043, metadata !DIExpression()), !dbg !1337
At instruction:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
Protecting Path cut by:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
Potential protecting write:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Collecting Potential Cuts from:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317 to:   %478 = load i16, i16* %477, align 4, !dbg !720, !tbaa !412, !idemp_war_rd !317
At instruction:   %477 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %476, i32 0, i32 13, !dbg !720
At instruction:   %476 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %475, !dbg !719
At instruction:   %475 = zext i16 %.5 to i32, !dbg !719
At instruction:   br label %474, !dbg !702
At instruction:   br i1 %444, label %445, label %._crit_edge45, !dbg !702
At instruction:   %444 = icmp ne i32 %443, 0, !dbg !701
At instruction:   %443 = and i32 %442, 4, !dbg !701
At instruction:   %442 = load i32, i32* %441, align 4, !dbg !700, !tbaa !313
At instruction:   %441 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %440, i32 0, i32 6, !dbg !700
At instruction:   %440 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %439, !dbg !698
At instruction:   %439 = zext i16 %.5 to i32, !dbg !698
At instruction:   br label %438, !dbg !681
At instruction:   br i1 %408, label %409, label %._crit_edge43, !dbg !681
At instruction:   %408 = icmp ne i32 %407, 0, !dbg !680
At instruction:   %407 = and i32 %406, 2, !dbg !680
At instruction:   %406 = load i32, i32* %405, align 4, !dbg !679, !tbaa !313
At instruction:   %405 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %404, i32 0, i32 6, !dbg !679
At instruction:   %404 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %403, !dbg !677
At instruction:   %403 = zext i16 %.5 to i32, !dbg !677
At instruction:   br label %402, !dbg !659
At instruction:   br i1 %372, label %373, label %._crit_edge41, !dbg !659
At instruction:   %372 = icmp ne i32 %371, 0, !dbg !658
At instruction:   %371 = and i32 %370, 1, !dbg !658
At instruction:   %370 = load i32, i32* %369, align 4, !dbg !657, !tbaa !313
At instruction:   %369 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %368, i32 0, i32 6, !dbg !657
At instruction:   %368 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %367, !dbg !655
At instruction:   %367 = zext i16 %.5 to i32, !dbg !655
At instruction:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Adding:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Found a path
At instruction:   br label %402, !dbg !666
At instruction:   br i1 %383, label %384, label %._crit_edge42, !dbg !666
At instruction:   %383 = icmp ne i32 %378, %382, !dbg !665
At instruction:   %382 = zext i16 %381 to i32, !dbg !663
At instruction:   %381 = load i16, i16* %380, align 2, !dbg !663, !tbaa !664
At instruction:   %380 = getelementptr inbounds [5 x i16], [5 x i16]* @list_known_crc, i32 0, i32 %379, !dbg !663
At instruction:   %379 = sext i16 %.07 to i32, !dbg !663
At instruction:   %378 = zext i16 %377 to i32, !dbg !660
At instruction:   %377 = load i16, i16* %376, align 2, !dbg !661, !tbaa !662
At instruction:   %376 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %375, i32 0, i32 10, !dbg !661
At instruction:   %375 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %374, !dbg !660
At instruction:   %374 = zext i16 %.5 to i32, !dbg !660
At instruction:   br label %402, !dbg !676
At instruction:   store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
Adding:   store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317
At instruction:   %401 = add i16 %400, 1, !dbg !675
At instruction:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
At instruction:   %399 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %398, i32 0, i32 13, !dbg !674
At instruction:   %398 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %397, !dbg !673
At instruction:   %397 = zext i16 %.5 to i32, !dbg !673
At instruction:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
Protecting Path cut by:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
Potential protecting write:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Collecting Potential Cuts from:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317 to:   %400 = load i16, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_rd !317
At instruction:   %399 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %398, i32 0, i32 13, !dbg !674
At instruction:   %398 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %397, !dbg !673
At instruction:   %397 = zext i16 %.5 to i32, !dbg !673
At instruction:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
Protecting Path cut by:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
Potential protecting write:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Collecting Potential Cuts from:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317 to:   %436 = load i16, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_rd !317
At instruction:   %435 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %434, i32 0, i32 13, !dbg !695
At instruction:   %434 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %433, !dbg !694
At instruction:   %433 = zext i16 %.5 to i32, !dbg !694
At instruction:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
Protecting Path cut by:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
Potential protecting write:  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317
Collecting Potential Cuts from:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !317, !idemp_uncut_war !317, !idemp_precut_war !317 to:   %472 = load i16, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_rd !317
At instruction:   %471 = getelementptr inbounds %struct.RESULTS_S, %struct.RESULTS_S* %470, i32 0, i32 13, !dbg !716
At instruction:   %470 = getelementptr inbounds [1 x %struct.RESULTS_S], [1 x %struct.RESULTS_S]* %4, i32 0, i32 %469, !dbg !715
At instruction:   %469 = zext i16 %.5 to i32, !dbg !715
At instruction:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
Protecting Path cut by:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714

Conditional Paths:
Cut at instruction:   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313, !idemp_pot_pwrite !314
  Introduces paths:
    Path:    store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 0, i16* %57, align 2, !dbg !344, !tbaa !298, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 102, i16* %59, align 4, !dbg !347, !tbaa !303, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 13333, i16* %82, align 2, !dbg !368, !tbaa !298, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 102, i16* %84, align 4, !dbg !371, !tbaa !303, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i8* %94, i8** %98, align 4, !dbg !388, !tbaa !389
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i32 2000, i32* %101, align 4, !dbg !392, !tbaa !393
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i16 0, i16* %122, align 4, !dbg !411, !tbaa !412
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Cut at instruction:   store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  Introduces paths:
    Path:    store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314

Potential Protecting Writes:
  Write   store i32 %25, i32* %27, align 4, !dbg !312, !tbaa !313, !idemp_pot_pwrite !314 potentially protects WAR:
    R:  %125 = load i32, i32* %124, align 4, !dbg !414, !tbaa !313, !idemp_war_rd !314 - W:  store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
Running HittingSet

Step: 0
Remaining Paths: 20
Candidate:   store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 3

Step: 1
Remaining Paths: 17
Candidate:   store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 3

Step: 2
Remaining Paths: 14
Candidate:   store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 3
Remaining Paths: 13
Candidate:   store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 4
Remaining Paths: 12
Candidate:   store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 5
Remaining Paths: 11
Candidate:   store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 6
Remaining Paths: 10
Candidate:   store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 7
Remaining Paths: 9
Candidate:   store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 8
Remaining Paths: 8
Candidate:   store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 9
Remaining Paths: 7
Candidate:   store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 10
Remaining Paths: 6
Candidate:   store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 11
Remaining Paths: 5
Candidate:   store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 12
Remaining Paths: 4
Candidate:   store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314, !idemp_precut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 13
Remaining Paths: 3
Candidate:   store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 14
Remaining Paths: 2
Candidate:   store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Step: 15
Remaining Paths: 1
Candidate:   store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  Hits: 0
  Cost: 1
  Priority: 1

Minimal Cuts:
  store i16 %473, i16* %471, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 %437, i16* %435, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 %401, i16* %399, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 0, i16* %55, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 %104, i16* %107, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 %110, i16* %113, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 13333, i16* %80, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !314, !idemp_uncut_war !314
  store i32 %125, i32* %128, align 4, !dbg !417, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  store i32 1, i32* %292, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314
  store i32 7, i32* %34, align 4, !dbg !323, !tbaa !313, !idemp_war_wr !314, !idemp_uncut_war !314
  store i32 %158, i32* %161, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !314, !idemp_uncut_war !314
  store i8* %188, i8** %193, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 %116, i16* %119, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !314, !idemp_uncut_war !314
  store i16 0, i16* %366, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !314, !idemp_uncut_war !314, !idemp_precut_war !314
  store i32 %299, i32* %297, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314
  store i32 %315, i32* %313, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !314, !idemp_uncut_war !314

$CUTS_COUNT: 16
$CUTS_COST: 16
Adding checkpoint before forced cut:   %583 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %582, i32 %576, i32 %581), !dbg !803
Adding checkpoint before forced cut:   %560 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %559, i32 %553, i32 %558), !dbg !782
Adding checkpoint before forced cut:   %631 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %630), !dbg !850
Adding checkpoint before forced cut:   %541 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %540, i32 %539), !dbg !765
Adding checkpoint before forced cut:   %538 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %536, i8* %537), !dbg !763
Adding checkpoint before forced cut:   %514 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %513, double %512), !dbg !747
Adding checkpoint before forced cut:   %502 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !737
Adding checkpoint before forced cut:   %535 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %533, i8* %534), !dbg !762
Adding checkpoint before forced cut:   %498 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %497, i32 %320), !dbg !734
Adding checkpoint before forced cut:   %496 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %495, i32 %494), !dbg !733
Adding checkpoint before forced cut:   %487 = call arm_aapcscc zeroext i8 @check_data_types(), !dbg !729
Adding checkpoint before forced cut:   %303 = call arm_aapcscc i32 @get_time(), !dbg !592
Adding checkpoint before forced cut:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Adding checkpoint before forced cut:   %658 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %657), !dbg !872
Adding checkpoint before forced cut:   %649 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %647, i8* %648), !dbg !864
Adding checkpoint before forced cut:   call arm_aapcscc void @stop_time(), !dbg !591
Adding checkpoint before forced cut:   %261 = call arm_aapcscc i32 @core_init_matrix(i32 %240, i8* %245, i32 %257, %struct.MAT_PARAMS_S* %260), !dbg !552
Adding checkpoint before forced cut:   %302 = call arm_aapcscc i8* @iterate(i8* %301), !dbg !590
Adding checkpoint before forced cut:   %664 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %663), !dbg !877
Adding checkpoint before forced cut:   call arm_aapcscc void @start_time(), !dbg !587
Adding checkpoint before forced cut:   %341 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %340), !dbg !626
Adding checkpoint before forced cut:   %516 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !748
Adding checkpoint before forced cut:   %468 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %467, i32 %457, i32 %462, i32 %466), !dbg !714
Adding checkpoint before forced cut:   call arm_aapcscc void @core_init_state(i32 %272, i16 signext %276, i8* %281), !dbg !566
Adding checkpoint before forced cut:   %328 = call arm_aapcscc zeroext i16 @crc16(i16 signext %327, i16 zeroext %324), !dbg !618
Adding checkpoint before forced cut:   %22 = call arm_aapcscc i32 @get_seed_32(i32 4), !dbg !304
Adding checkpoint before forced cut:   %646 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %643, double %642, i8* %644, i8* %645), !dbg !863
Adding checkpoint before forced cut:   %641 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !861
Adding checkpoint before forced cut:   %501 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %500, double %499), !dbg !736
Adding checkpoint before forced cut:   %18 = call arm_aapcscc i32 @get_seed_32(i32 3), !dbg !299
Adding checkpoint before forced cut:   %532 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %530, i8* %531), !dbg !761
Adding checkpoint before forced cut:   %350 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %349), !dbg !633
Adding checkpoint before forced cut:   %520 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %519), !dbg !752
Adding checkpoint before forced cut:   %14 = call arm_aapcscc i32 @get_seed_32(i32 2), !dbg !294
Adding checkpoint before forced cut:   %511 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !745
Adding checkpoint before forced cut:   call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
Adding checkpoint before forced cut:   call arm_aapcscc void @stop_time(), !dbg !611
Adding checkpoint before forced cut:   %10 = call arm_aapcscc i32 @get_seed_32(i32 1), !dbg !284
Adding checkpoint before forced cut:   %606 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %605, i32 %599, i32 %604), !dbg !824
Adding checkpoint before forced cut:   %319 = call arm_aapcscc i8* @iterate(i8* %318), !dbg !610
Adding checkpoint before forced cut:   %304 = call arm_aapcscc double @time_in_secs(i32 %303), !dbg !593
Adding checkpoint before forced cut:   %499 = call arm_aapcscc double @time_in_secs(i32 %320), !dbg !735
Adding checkpoint before forced cut:   %226 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %215, %struct.list_head_s* %221, i16 signext %225), !dbg !526
Adding checkpoint before forced cut:   %396 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %395, i32 %385, i32 %390, i32 %394), !dbg !672
Adding checkpoint before forced cut:   call arm_aapcscc void @start_time(), !dbg !607
Adding checkpoint before forced cut:   %529 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %528, i32 %527), !dbg !760
Adding checkpoint before forced cut:   %320 = call arm_aapcscc i32 @get_time(), !dbg !612
Adding checkpoint before forced cut:   call arm_aapcscc void @portable_fini(%struct.CORE_PORTABLE_S* %667), !dbg !880
Adding checkpoint before forced cut:   %651 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %650), !dbg !865
Adding checkpoint before forced cut:   %324 = call arm_aapcscc zeroext i16 @crc16(i16 signext %323, i16 zeroext 0), !dbg !615
Adding checkpoint before forced cut:   %623 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %622, i32 %616, i32 %621), !dbg !841
Adding checkpoint before forced cut:   %332 = call arm_aapcscc zeroext i16 @crc16(i16 signext %331, i16 zeroext %328), !dbg !621
Adding checkpoint before forced cut:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !624
Adding checkpoint before forced cut:   %344 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %343), !dbg !629
Adding checkpoint before forced cut:   %347 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %346), !dbg !631
Adding checkpoint before forced cut:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
Adding checkpoint before forced cut:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
********************************************************************************
* Analyzing Function: printf_
********************************************************************************
Running WarAnalysis on function: printf_
Instruction  %10 = load [1 x i32], [1 x i32]* %9, align 4, !dbg !268 depends on:
Collecting WAR depencies
Adding forced cut:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %7, i32 -1, i8* %0, [1 x i32] %10), !dbg !268

Collecting Dominating Paths

Write after Reads:

All Wars:

Forced cuts:
  %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %7, i32 -1, i8* %0, [1 x i32] %10), !dbg !268

Precut Wars:

Uncut Wars:

War Paths:
$WAR_COUNT: 0
$UNCUT_WAR_COUNT: 0
$PATH_COUNT: 0
Running ProtectingWriteAnalysis

Conditional Paths:

Potential Protecting Writes:
Running HittingSet

Minimal Cuts:

$CUTS_COUNT: 0
$CUTS_COST: 0
Adding checkpoint before forced cut:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %7, i32 -1, i8* %0, [1 x i32] %10), !dbg !268
********************************************************************************
* Instrumentation
********************************************************************************
Running CheckpointCountInserter
Global counter: @__checkpoint_count = common dso_local global i32 0, align 4
Instrumenting Function: calc_func
Placing checkpoint count increment before:   %43 = call arm_aapcscc zeroext i16 @core_bench_state(i32 %33, i8* %36, i16 signext %38, i16 signext %40, i16 signext %.01, i16 zeroext %42), !dbg !342
Placing checkpoint count increment before:   %69 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %.02, i16 zeroext %68), !dbg !369
Placing checkpoint count increment before:   %57 = call arm_aapcscc zeroext i16 @core_bench_matrix(%struct.MAT_PARAMS_S* %54, i16 signext %25, i16 zeroext %56), !dbg !355
Placing checkpoint count increment before:   store i16 %59, i16* %65, align 4, !dbg !363, !tbaa !358, !idemp_war_wr !298, !idemp_uncut_war !298
Placing checkpoint count increment before:   store i16 %45, i16* %51, align 2, !dbg !350, !tbaa !345, !idemp_war_wr !298, !idemp_uncut_war !298
Instrumenting Function: core_bench_state
Placing checkpoint count increment before:   %92 = call arm_aapcscc zeroext i16 @crcu32(i32 %91, i16 zeroext %.01), !dbg !362
Placing checkpoint count increment before:   store i8* %86, i8** %9, align 4, !dbg !351, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   %27 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %26), !dbg !298
Placing checkpoint count increment before:   %63 = call arm_aapcscc i32 @core_state_transition(i8** %9, i32* %62), !dbg !329
Placing checkpoint count increment before:   store i8* %1, i8** %9, align 4, !dbg !335, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
Placing checkpoint count increment before:   store i32 %68, i32* %66, align 4, !dbg !332, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   store i8* %1, i8** %9, align 4, !dbg !323, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   store i8 %92, i8* %88, align 1, !dbg !348, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   store i8* %54, i8** %9, align 4, !dbg !320, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   %113 = call arm_aapcscc zeroext i16 @crcu32(i32 %112, i16 zeroext %110), !dbg !364
Placing checkpoint count increment before:   store i8 %50, i8* %46, align 1, !dbg !317, !tbaa !295, !idemp_war_wr !293, !idemp_uncut_war !293
Placing checkpoint count increment before:   store i8* %1, i8** %9, align 4, !dbg !304, !tbaa !269, !idemp_war_wr !293, !idemp_uncut_war !293, !idemp_pot_pwrite !293
Placing checkpoint count increment before:   store i32 %32, i32* %30, align 4, !dbg !301, !tbaa !282, !idemp_war_wr !293, !idemp_uncut_war !293
Instrumenting Function: core_bench_matrix
Placing checkpoint count increment before:   %12 = call arm_aapcscc signext i16 @matrix_test(i32 %5, i32* %7, i16* %9, i16* %11, i16 signext %1), !dbg !276
Placing checkpoint count increment before:   %15 = call arm_aapcscc zeroext i16 @crc16(i16 signext %14, i16 zeroext %2), !dbg !278
Instrumenting Function: crcu16
Placing checkpoint count increment before:   %4 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %3, i16 zeroext %1), !dbg !250
Placing checkpoint count increment before:   %10 = call arm_aapcscc zeroext i16 @crcu8(i8 zeroext %9, i16 zeroext %6), !dbg !255
Instrumenting Function: cmp_complex
Placing checkpoint count increment before:   %5 = call arm_aapcscc signext i16 @calc_func(i16* %4, %struct.RESULTS_S* %2), !dbg !289
Placing checkpoint count increment before:   %9 = call arm_aapcscc signext i16 @calc_func(i16* %8, %struct.RESULTS_S* %2), !dbg !292
Instrumenting Function: cmp_idx
Placing checkpoint count increment before:   store i16 %28, i16* %29, align 2, !dbg !317, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
Placing checkpoint count increment before:   store i16 %16, i16* %17, align 2, !dbg !306, !tbaa !291, !idemp_war_wr !299, !idemp_uncut_war !299
Instrumenting Function: copy_info
Instrumenting Function: core_bench_list
Placing checkpoint count increment before:   %19 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.06, %struct.list_data_s* %3), !dbg !331
Placing checkpoint count increment before:   %96 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.06.lcssa, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_complex, %struct.RESULTS_S* %0), !dbg !403
Placing checkpoint count increment before:   %22 = call arm_aapcscc %struct.list_head_s* @core_list_reverse(%struct.list_head_s* %.06), !dbg !333
Placing checkpoint count increment before:   %104 = call arm_aapcscc %struct.list_head_s* @core_list_remove(%struct.list_head_s* %103), !dbg !406
Placing checkpoint count increment before:   %126 = call arm_aapcscc %struct.list_head_s* @core_list_undo_remove(%struct.list_head_s* %106, %struct.list_head_s* %125), !dbg !422
Placing checkpoint count increment before:   %129 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %.17, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !423
Placing checkpoint count increment before:   %141 = call arm_aapcscc zeroext i16 @crc16(i16 signext %140, i16 zeroext %.4), !dbg !429
Placing checkpoint count increment before:   %120 = call arm_aapcscc zeroext i16 @crc16(i16 signext %119, i16 zeroext %.3), !dbg !417
Placing checkpoint count increment before:   store i16 %83, i16* %81, align 2, !dbg !387, !tbaa !313, !idemp_war_wr !332, !idemp_uncut_war !332
Placing checkpoint count increment before:   store %struct.list_head_s* %71, %struct.list_head_s** %72, align 4, !dbg !376, !tbaa !340, !idemp_war_wr !332, !idemp_uncut_war !332
Placing checkpoint count increment before:   %111 = call arm_aapcscc %struct.list_head_s* @core_list_find(%struct.list_head_s* %.17, %struct.list_data_s* %3), !dbg !407
Placing checkpoint count increment before:   store %struct.list_head_s* %68, %struct.list_head_s** %69, align 4, !dbg !373, !tbaa !340, !idemp_war_wr !332, !idemp_uncut_war !332
Instrumenting Function: _ftoa
Placing checkpoint count increment before:   %14 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %13, i32 3, i32 %6, i32 %7), !dbg !247
Placing checkpoint count increment before:   %21 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %20, i32 4, i32 %6, i32 %7), !dbg !253
Placing checkpoint count increment before:   %37 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %32, i32 %36, i32 %6, i32 %7), !dbg !262
Placing checkpoint count increment before:   %45 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !269
Placing checkpoint count increment before:   %207 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %206, i32 %.1322, i32 %.116, i32 %7), !dbg !464
Instrumenting Function: core_list_find
Instrumenting Function: core_list_reverse
Placing checkpoint count increment before:   store %struct.list_head_s* %.01, %struct.list_head_s** %7, align 4, !dbg !268, !tbaa !261, !idemp_war_wr !266, !idemp_uncut_war !266
Instrumenting Function: core_list_mergesort
Placing checkpoint count increment before:   %50 = call arm_aapcscc i32 %1(%struct.list_data_s* %47, %struct.list_data_s* %49, %struct.RESULTS_S* %2), !dbg !359
Placing checkpoint count increment before:   store %struct.list_head_s* %.217, %struct.list_head_s** %67, align 4, !dbg !379, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
Placing checkpoint count increment before:   store %struct.list_head_s* null, %struct.list_head_s** %74, align 4, !dbg !386, !tbaa !318, !idemp_war_wr !323, !idemp_uncut_war !323
Instrumenting Function: core_list_remove
Placing checkpoint count increment before:   store %struct.list_head_s* %13, %struct.list_head_s** %14, align 4, !dbg !275, !tbaa !259, !idemp_war_wr !266, !idemp_uncut_war !266
Placing checkpoint count increment before:   store %struct.list_data_s* %7, %struct.list_data_s** %8, align 4, !dbg !269, !tbaa !265, !idemp_war_wr !266, !idemp_uncut_war !266
Instrumenting Function: crc16
Placing checkpoint count increment before:   %3 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %0, i16 zeroext %1), !dbg !249
Instrumenting Function: core_list_undo_remove
Placing checkpoint count increment before:   store %struct.list_head_s* %0, %struct.list_head_s** %12, align 4, !dbg !275, !tbaa !271, !idemp_war_wr !264, !idemp_uncut_war !264
Placing checkpoint count increment before:   store %struct.list_data_s* %6, %struct.list_data_s** %7, align 4, !dbg !267, !tbaa !259, !idemp_war_wr !264, !idemp_uncut_war !264
Instrumenting Function: core_list_init
Placing checkpoint count increment before:   %32 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !318
Placing checkpoint count increment before:   %55 = call arm_aapcscc %struct.list_head_s* @core_list_insert_new(%struct.list_head_s* %15, %struct.list_data_s* %6, %struct.list_head_s** %4, %struct.list_data_s** %5, %struct.list_head_s* %10, %struct.list_data_s* %14), !dbg !341
Placing checkpoint count increment before:   %94 = call arm_aapcscc %struct.list_head_s* @core_list_mergesort(%struct.list_head_s* %15, i32 (%struct.list_data_s*, %struct.list_data_s*, %struct.RESULTS_S*)* @cmp_idx, %struct.RESULTS_S* null), !dbg !378
Placing checkpoint count increment before:   store %struct.list_data_s* %29, %struct.list_data_s** %5, align 4, !dbg !313, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Placing checkpoint count increment before:   store %struct.list_head_s* %27, %struct.list_head_s** %4, align 4, !dbg !312, !tbaa !276, !idemp_war_wr !280, !idemp_uncut_war !280
Instrumenting Function: core_list_insert_new
Placing checkpoint count increment before:   call arm_aapcscc void @copy_info(%struct.list_data_s* %29, %struct.list_data_s* %1), !dbg !296
Placing checkpoint count increment before:   store %struct.list_data_s* %27, %struct.list_data_s** %3, align 4, !dbg !294, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
Placing checkpoint count increment before:   store %struct.list_head_s* %19, %struct.list_head_s** %2, align 4, !dbg !281, !tbaa !266, !idemp_war_wr !282, !idemp_uncut_war !282
Placing checkpoint count increment before:   store %struct.list_head_s* %23, %struct.list_head_s** %24, align 4, !dbg !287, !tbaa !284, !idemp_war_wr !282, !idemp_uncut_war !282
Instrumenting Function: iterate
Placing checkpoint count increment before:   %11 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext 1), !dbg !280
Placing checkpoint count increment before:   %16 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %13, i16 zeroext %15), !dbg !284
Placing checkpoint count increment before:   %20 = call arm_aapcscc zeroext i16 @core_bench_list(%struct.RESULTS_S* %2, i16 signext -1), !dbg !287
Placing checkpoint count increment before:   %25 = call arm_aapcscc zeroext i16 @crcu16(i16 zeroext %22, i16 zeroext %24), !dbg !289
Instrumenting Function: main
Placing checkpoint count increment before:   %432 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %431, i32 %421, i32 %426, i32 %430), !dbg !693
Placing checkpoint count increment before:   %353 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %352), !dbg !635
Placing checkpoint count increment before:   %337 = call arm_aapcscc zeroext i16 @crc16(i16 signext %336, i16 zeroext %332), !dbg !624
Placing checkpoint count increment before:   %332 = call arm_aapcscc zeroext i16 @crc16(i16 signext %331, i16 zeroext %328), !dbg !621
Placing checkpoint count increment before:   %631 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %630, i32 %624, i32 %629), !dbg !841
Placing checkpoint count increment before:   %661 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %660), !dbg !865
Placing checkpoint count increment before:   call arm_aapcscc void @portable_fini(%struct.CORE_PORTABLE_S* %679), !dbg !880
Placing checkpoint count increment before:   %320 = call arm_aapcscc i32 @get_time(), !dbg !612
Placing checkpoint count increment before:   %539 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %538, i32 %537), !dbg !760
Placing checkpoint count increment before:   call arm_aapcscc void @start_time(), !dbg !607
Placing checkpoint count increment before:   %352 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %351), !dbg !629
Placing checkpoint count increment before:   %408 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %407, i32 %397, i32 %402, i32 %406), !dbg !672
Placing checkpoint count increment before:   %25 = call arm_aapcscc i32 @get_seed_32(i32 5), !dbg !309
Placing checkpoint count increment before:   %305 = call arm_aapcscc i32 @get_time(), !dbg !592
Placing checkpoint count increment before:   store i32 1, i32* %294, align 4, !dbg !580, !tbaa !308, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %559 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %557, i8* %558), !dbg !762
Placing checkpoint count increment before:   %659 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %658), !dbg !850
Placing checkpoint count increment before:   %567 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %566, i32 %565), !dbg !765
Placing checkpoint count increment before:   %564 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %562, i8* %563), !dbg !763
Placing checkpoint count increment before:   store i16 %459, i16* %457, align 4, !dbg !696, !tbaa !412, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %522 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %521, i32 %330), !dbg !734
Placing checkpoint count increment before:   %511 = call arm_aapcscc zeroext i8 @check_data_types(), !dbg !729
Placing checkpoint count increment before:   store i32 %303, i32* %301, align 4, !dbg !586, !tbaa !308, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %524 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %523, i32 %522), !dbg !733
Placing checkpoint count increment before:   %546 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %545, double %544), !dbg !747
Placing checkpoint count increment before:   %534 = call arm_aapcscc double @time_in_secs(i32 %332), !dbg !737
Placing checkpoint count increment before:   store i16 0, i16* %57, align 4, !dbg !341, !tbaa !288, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i32 %325, i32* %323, align 4, !dbg !605, !tbaa !308, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i16 %114, i16* %117, align 2, !dbg !403, !tbaa !298, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i16 13333, i16* %84, align 4, !dbg !365, !tbaa !288, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i32 %133, i32* %136, align 4, !dbg !417, !tbaa !314, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %637 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %636, i32 %630, i32 %635), !dbg !803
Placing checkpoint count increment before:   store i32 7, i32* %36, align 4, !dbg !323, !tbaa !314, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i32 %170, i32* %173, align 4, !dbg !458, !tbaa !393, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i16 %513, i16* %511, align 4, !dbg !717, !tbaa !412, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %371 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %370), !dbg !626
Placing checkpoint count increment before:   %381 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %380), !dbg !631
Placing checkpoint count increment before:   store i8* %202, i8** %207, align 4, !dbg !494, !tbaa !389, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i16 %126, i16* %129, align 4, !dbg !408, !tbaa !303, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   store i16 0, i16* %408, align 4, !dbg !654, !tbaa !412, !idemp_war_wr !310, !idemp_uncut_war !310, !idemp_precut_war !310
Placing checkpoint count increment before:   %736 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %735), !dbg !872
Placing checkpoint count increment before:   %725 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %723, i8* %724), !dbg !864
Placing checkpoint count increment before:   call arm_aapcscc void @stop_time(), !dbg !591
Placing checkpoint count increment before:   %324 = call arm_aapcscc i8* @iterate(i8* %323), !dbg !590
Placing checkpoint count increment before:   %362 = call arm_aapcscc zeroext i16 @crc16(i16 signext %361, i16 zeroext %358), !dbg !618
Placing checkpoint count increment before:   %279 = call arm_aapcscc i32 @core_init_matrix(i32 %258, i8* %263, i32 %275, %struct.MAT_PARAMS_S* %278), !dbg !552
Placing checkpoint count increment before:   %754 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %753), !dbg !877
Placing checkpoint count increment before:   call arm_aapcscc void @start_time(), !dbg !587
Placing checkpoint count increment before:   %588 = call arm_aapcscc double @time_in_secs(i32 %358), !dbg !748
Placing checkpoint count increment before:   %528 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %527, i32 %517, i32 %522, i32 %526), !dbg !714
Placing checkpoint count increment before:   call arm_aapcscc void @core_init_state(i32 %292, i16 signext %296, i8* %301), !dbg !566
Placing checkpoint count increment before:   store i16 %112, i16* %115, align 4, !dbg !398, !tbaa !288, !idemp_war_wr !310, !idemp_uncut_war !310
Placing checkpoint count increment before:   %22 = call arm_aapcscc i32 @get_seed_32(i32 4), !dbg !304
Placing checkpoint count increment before:   %650 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %649, i32 %643, i32 %648), !dbg !782
Placing checkpoint count increment before:   %744 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %741, double %740, i8* %742, i8* %743), !dbg !863
Placing checkpoint count increment before:   %739 = call arm_aapcscc double @time_in_secs(i32 %364), !dbg !861
Placing checkpoint count increment before:   %368 = call arm_aapcscc zeroext i16 @crc16(i16 signext %367, i16 zeroext 0), !dbg !615
Placing checkpoint count increment before:   %579 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %578, double %577), !dbg !736
Placing checkpoint count increment before:   %18 = call arm_aapcscc i32 @get_seed_32(i32 3), !dbg !299
Placing checkpoint count increment before:   %622 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %620, i8* %621), !dbg !761
Placing checkpoint count increment before:   %410 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %409), !dbg !633
Placing checkpoint count increment before:   %597 = call arm_aapcscc double @time_in_secs(i32 %366), !dbg !745
Placing checkpoint count increment before:   call arm_aapcscc void @portable_init(%struct.CORE_PORTABLE_S* %9, i32* %3, i8** %1), !dbg !283
Placing checkpoint count increment before:   %12 = call arm_aapcscc i32 @get_seed_32(i32 1), !dbg !285
Placing checkpoint count increment before:   call arm_aapcscc void @stop_time(), !dbg !611
Placing checkpoint count increment before:   %718 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %717, i32 %711, i32 %716), !dbg !824
Placing checkpoint count increment before:   %367 = call arm_aapcscc i8* @iterate(i8* %366), !dbg !610
Placing checkpoint count increment before:   %348 = call arm_aapcscc double @time_in_secs(i32 %347), !dbg !593
Placing checkpoint count increment before:   store i16 %479, i16* %477, align 4, !dbg !675, !tbaa !412, !idemp_war_wr !284, !idemp_uncut_war !284
Placing checkpoint count increment before:   %624 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %623), !dbg !752
Placing checkpoint count increment before:   %593 = call arm_aapcscc double @time_in_secs(i32 %376), !dbg !735
Placing checkpoint count increment before:   %18 = call arm_aapcscc i32 @get_seed_32(i32 2), !dbg !295
Placing checkpoint count increment before:   %256 = call arm_aapcscc %struct.list_head_s* @core_list_init(i32 %245, %struct.list_head_s* %251, i16 signext %255), !dbg !526
Instrumenting Function: portable_init
Instrumenting Function: get_seed_32
Placing checkpoint count increment before:   %3 = load volatile i32, i32* @seed1_volatile, align 4, !dbg !249, !tbaa !251
Placing checkpoint count increment before:   %11 = load volatile i32, i32* @seed4_volatile, align 4, !dbg !261, !tbaa !252
Placing checkpoint count increment before:   %7 = load volatile i32, i32* @seed2_volatile, align 4, !dbg !257, !tbaa !252
Placing checkpoint count increment before:   %11 = load volatile i32, i32* @seed3_volatile, align 4, !dbg !259, !tbaa !252
Placing checkpoint count increment before:   %19 = load volatile i32, i32* @seed5_volatile, align 4, !dbg !263, !tbaa !252
Instrumenting Function: core_init_matrix
Instrumenting Function: core_init_state
Instrumenting Function: start_time
Placing checkpoint count increment before:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
Placing checkpoint count increment before:   store volatile i64 %3, i64* @start_time_val, align 8, !dbg !242, !tbaa !244
Instrumenting Function: stop_time
Placing checkpoint count increment before:   %1 = call arm_aapcscc i64 @clock(), !dbg !242
Placing checkpoint count increment before:   store volatile i64 %3, i64* @stop_time_val, align 8, !dbg !242, !tbaa !244
Instrumenting Function: get_time
Placing checkpoint count increment before:   %1 = load volatile i64, i64* @stop_time_val, align 8, !dbg !246, !tbaa !247
Placing checkpoint count increment before:   %4 = load volatile i64, i64* @start_time_val, align 8, !dbg !246, !tbaa !248
Instrumenting Function: time_in_secs
Instrumenting Function: printf_
Placing checkpoint count increment before:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %7, i32 -1, i8* %0, [1 x i32] %10), !dbg !268
Instrumenting Function: check_data_types
Placing checkpoint count increment before:   %5 = call arm_aapcscc i32 (i8*, ...) @printf_(i8* %4), !dbg !251
Instrumenting Function: portable_fini
Instrumenting Function: matrix_test
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %4), !dbg !255
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_mul_matrix(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !263
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_mul_const(i32 %0, i32* %1, i16* %2, i16 signext %4), !dbg !257
Placing checkpoint count increment before:   %16 = call arm_aapcscc zeroext i16 @crc16(i16 signext %15, i16 zeroext %14), !dbg !262
Placing checkpoint count increment before:   %13 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !258
Placing checkpoint count increment before:   %16 = call arm_aapcscc zeroext i16 @crc16(i16 signext %15, i16 zeroext 0), !dbg !259
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_mul_vect(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !260
Placing checkpoint count increment before:   %28 = call arm_aapcscc zeroext i16 @crc16(i16 signext %27, i16 zeroext %24), !dbg !265
Placing checkpoint count increment before:   %31 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !267
Placing checkpoint count increment before:   %27 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !264
Placing checkpoint count increment before:   %36 = call arm_aapcscc zeroext i16 @crc16(i16 signext %35, i16 zeroext %32), !dbg !268
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_mul_matrix_bitextract(i32 %0, i32* %1, i16* %2, i16* %3), !dbg !266
Placing checkpoint count increment before:   %21 = call arm_aapcscc signext i16 @matrix_sum(i32 %0, i32* %1, i16 signext %8), !dbg !261
Placing checkpoint count increment before:   call arm_aapcscc void @matrix_add_const(i32 %0, i16* %2, i16 signext %45), !dbg !271
Instrumenting Function: matrix_add_const
Placing checkpoint count increment before:   store i16 %15, i16* %11, align 2, !dbg !270, !tbaa !271, !idemp_war_wr !275, !idemp_uncut_war !275
Instrumenting Function: matrix_mul_const
Instrumenting Function: matrix_sum
Instrumenting Function: matrix_mul_vect
Placing checkpoint count increment before:   store i32 0, i32* %7, align 4, !dbg !261, !tbaa !262, !idemp_war_wr !266, !idemp_uncut_war !266, !idemp_pot_pwrite !266
Placing checkpoint count increment before:   store i32 %23, i32* %21, align 4, !dbg !284, !tbaa !263, !idemp_war_wr !262, !idemp_uncut_war !262
Instrumenting Function: matrix_mul_matrix
Placing checkpoint count increment before:   store i32 %29, i32* %27, align 4, !dbg !297, !tbaa !272, !idemp_war_wr !298, !idemp_uncut_war !298
Instrumenting Function: matrix_mul_matrix_bitextract
Placing checkpoint count increment before:   store i32 %34, i32* %32, align 4, !dbg !302, !tbaa !276, !idemp_war_wr !303, !idemp_uncut_war !303
Instrumenting Function: core_state_transition
Placing checkpoint count increment before:   %20 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !278
Placing checkpoint count increment before:   %47 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !310
Placing checkpoint count increment before:   %76 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !339
Placing checkpoint count increment before:   %121 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !382
Placing checkpoint count increment before:   store i32 %118, i32* %116, align 4, !dbg !379, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %134, i32* %132, align 4, !dbg !391, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %45, i32* %43, align 4, !dbg !308, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i8* %.14, i8** %0, align 4, !dbg !408, !tbaa !254, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %63, i32* %61, align 4, !dbg !323, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %106, i32* %104, align 4, !dbg !363, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %136, i32* %134, align 4, !dbg !387, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %120, i32* %118, align 4, !dbg !375, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   %149 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !394
Placing checkpoint count increment before:   store i32 %156, i32* %154, align 4, !dbg !399, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %99, i32* %97, align 4, !dbg !356, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %56, i32* %54, align 4, !dbg !315, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %39, i32* %37, align 4, !dbg !301, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %73, i32* %71, align 4, !dbg !327, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   store i32 %84, i32* %82, align 4, !dbg !337, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Placing checkpoint count increment before:   %111 = call arm_aapcscc zeroext i8 @ee_isdigit(i8 zeroext %13), !dbg !358
Placing checkpoint count increment before:   store i32 %95, i32* %93, align 4, !dbg !344, !tbaa !302, !idemp_war_wr !258, !idemp_uncut_war !258
Instrumenting Function: crcu32
Placing checkpoint count increment before:   %4 = call arm_aapcscc zeroext i16 @crc16(i16 signext %3, i16 zeroext %1), !dbg !250
Placing checkpoint count increment before:   %9 = call arm_aapcscc zeroext i16 @crc16(i16 signext %8, i16 zeroext %6), !dbg !254
Instrumenting Function: ee_isdigit
Instrumenting Function: crcu8
Instrumenting Function: clock
Placing checkpoint count increment before:   %1 = load volatile i64, i64* @dummy, align 8, !dbg !244, !tbaa !245
Instrumenting Function: _out_char
Placing checkpoint count increment before:   call arm_aapcscc void @_putchar(i8 zeroext %0), !dbg !251
Instrumenting Function: _vsnprintf
Placing checkpoint count increment before:   %389 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %388, i32 %.213, i32 %.210, i32 %.15), !dbg !596
Placing checkpoint count increment before:   %65 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !371
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.624, i32 %2), !dbg !636
Placing checkpoint count increment before:   %535 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %534, i1 zeroext false, i32 16, i32 %.213, i32 8, i32 %528), !dbg !717
Placing checkpoint count increment before:   %430 = call arm_aapcscc i32 @_etoa(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, double %429, i32 %.213, i32 %.210, i32 %.17), !dbg !623
Placing checkpoint count increment before:   %63 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %62), !dbg !369
Placing checkpoint count increment before:   store i8* %334, i8** %332, align 4, !dbg !569, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %470, i8** %7, align 4, !dbg !658, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %144, i8** %7, align 4, !dbg !433, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
Placing checkpoint count increment before:   store i8* %27, i8** %7, align 4, !dbg !333, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %327, i8** %321, align 4, !dbg !562, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %57, i8** %7, align 4, !dbg !359, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %484, i8** %482, align 4, !dbg !659, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   %259 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %256, i1 zeroext %257, i64 %258, i32 %.213, i32 %.210, i32 %.147), !dbg !530
Placing checkpoint count increment before:   store i8* %268, i8** %266, align 4, !dbg !534, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %125, i8** %7, align 4, !dbg !412, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   %386 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %385, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !583
Placing checkpoint count increment before:   store i8* %415, i8** %7, align 4, !dbg !597, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %577, i8** %7, align 4, !dbg !727, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %165, i8** %7, align 4, !dbg !445, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %41, i8** %7, align 4, !dbg !347, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %51, i8** %7, align 4, !dbg !353, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %57, i8** %7, align 4, !dbg !356, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   %361 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %360, i1 zeroext false, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !571
Placing checkpoint count increment before:   store i8* %389, i8** %387, align 4, !dbg !581, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %32, i8** %7, align 4, !dbg !338, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334, !idemp_pot_pwrite !334
Placing checkpoint count increment before:   store i8* %90, i8** %88, align 4, !dbg !378, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %170, i8** %7, align 4, !dbg !441, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %49, i8** %7, align 4, !dbg !350, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %185, i8** %7, align 4, !dbg !448, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %494, i8** %492, align 4, !dbg !641, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %430, i8** %424, align 4, !dbg !595, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %157, i8** %7, align 4, !dbg !428, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %328, i8** %326, align 4, !dbg !550, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %384, i8** %382, align 4, !dbg !575, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   %302 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %300, i1 zeroext %301, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !540
Placing checkpoint count increment before:   store i8* %270, i8** %264, align 4, !dbg !523, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %401, i8** %399, align 4, !dbg !579, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %427, i8** %7, align 4, !dbg !587, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %128, i8** %126, align 4, !dbg !408, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext %517, i8* %1, i32 %.725, i32 %2), !dbg !644
Placing checkpoint count increment before:   store i8* %496, i8** %7, align 4, !dbg !624, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   %350 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i32 %348, i1 zeroext %349, i32 %.239, i32 %.213, i32 %.210, i32 %.147), !dbg !556
Placing checkpoint count increment before:   store i8* %602, i8** %7, align 4, !dbg !710, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %315, i8** %313, align 4, !dbg !544, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %611, i8** %609, align 4, !dbg !713, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   store i8* %195, i8** %7, align 4, !dbg !451, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 37, i8* %1, i32 %.018, i32 %2), !dbg !720
Placing checkpoint count increment before:   store i8* %623, i8** %7, align 4, !dbg !718, !tbaa !308, !idemp_war_wr !334, !idemp_uncut_war !334
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext %24, i8* %1, i32 %.018, i32 %2), !dbg !332
Placing checkpoint count increment before:   store i8* %153, i8** %7, align 4, !dbg !420, !tbaa !308, !idemp_war_wr !333, !idemp_uncut_war !333, !idemp_pot_pwrite !333
Placing checkpoint count increment before:   store i8* %635, i8** %7, align 4, !dbg !721, !tbaa !308, !idemp_war_wr !333, !idemp_uncut_war !333
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 0, i8* %1, i32 %653, i32 %2), !dbg !732
Placing checkpoint count increment before:   store i8* %116, i8** %7, align 4, !dbg !396, !tbaa !308, !idemp_war_wr !333, !idemp_uncut_war !333
Placing checkpoint count increment before:   %562 = call arm_aapcscc i32 @_strnlen_s(i8* %556, i32 %561), !dbg !662
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1331, i32 %2), !dbg !706
Placing checkpoint count increment before:   %123 = call arm_aapcscc i32 @_atoi(i8** %7), !dbg !401
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.826, i32 %2), !dbg !654
Placing checkpoint count increment before:   %383 = call arm_aapcscc i32 @_ntoa_long_long(void (i8, i8*, i32, i32)* %.0, i8* %1, i32 %.018, i32 %2, i64 %381, i1 zeroext false, i64 %382, i32 %.213, i32 %.210, i32 %.147), !dbg !565
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext %606, i8* %1, i32 %.1230, i32 %2), !dbg !694
Placing checkpoint count increment before:   store i8* %338, i8** %336, align 4, !dbg !548, !idemp_war_wr !333, !idemp_uncut_war !333
Placing checkpoint count increment before:   store i8* %106, i8** %7, align 4, !dbg !388, !tbaa !308, !idemp_war_wr !333, !idemp_uncut_war !333
Placing checkpoint count increment before:   store i8* %509, i8** %503, align 4, !dbg !622, !idemp_war_wr !333, !idemp_uncut_war !333
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext %660, i8* %1, i32 %.018, i32 %2), !dbg !726
Placing checkpoint count increment before:   %123 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %122), !dbg !399
Placing checkpoint count increment before:   call arm_aapcscc void %.0(i8 zeroext 32, i8* %1, i32 %.1028, i32 %2), !dbg !679
Instrumenting Function: _putchar
Placing checkpoint count increment before:   %5 = call arm_aapcscc i32 @putc(i32 %4, i8* %2), !dbg !252
Instrumenting Function: _out_null
Instrumenting Function: _is_digit
Instrumenting Function: _atoi
Placing checkpoint count increment before:   %5 = call arm_aapcscc zeroext i1 @_is_digit(i8 zeroext %4), !dbg !259
Placing checkpoint count increment before:   store i8* %11, i8** %0, align 4, !dbg !263, !tbaa !253, !idemp_war_wr !260, !idemp_uncut_war !260
Instrumenting Function: _ntoa_long_long
Placing checkpoint count increment before:   %56 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %55, i32 %7, i32 %8, i32 %.01), !dbg !306
Instrumenting Function: _ntoa_long
Placing checkpoint count increment before:   %55 = call arm_aapcscc i32 @_ntoa_format(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %53, i32 %.1, i1 zeroext %54, i32 %6, i32 %7, i32 %8, i32 %.01), !dbg !305
Instrumenting Function: _etoa
Placing checkpoint count increment before:   %16 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %4, i32 %5, i32 %6, i32 %7), !dbg !274
Placing checkpoint count increment before:   %143 = call arm_aapcscc i32 @_ftoa(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, double %141, i32 %.4, i32 %.1, i32 %142), !dbg !411
Placing checkpoint count increment before:   call arm_aapcscc void %0(i8 zeroext %152, i8* %1, i32 %145, i32 %3), !dbg !419
Placing checkpoint count increment before:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.04, i32 %3), !dbg !435
Placing checkpoint count increment before:   store double %86, double* %84, align 8, !dbg !350, !tbaa !295, !idemp_war_wr !276, !idemp_uncut_war !276
Placing checkpoint count increment before:   store double %78, double* %76, align 8, !dbg !342, !tbaa !295, !idemp_war_wr !276, !idemp_uncut_war !276, !idemp_pot_pwrite !276
Placing checkpoint count increment before:   store i64 %64, i64* %65, align 8, !dbg !330, !tbaa !295, !idemp_war_wr !276, !idemp_uncut_war !276, !idemp_pot_pwrite !276
Placing checkpoint count increment before:   %170 = call arm_aapcscc i32 @_ntoa_long(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %159, i32 %3, i32 %167, i1 zeroext %168, i32 10, i32 0, i32 %169, i32 5), !dbg !425
Placing checkpoint count increment before:   store i64 %41, i64* %42, align 8, !dbg !307, !tbaa !295, !idemp_war_wr !276, !idemp_uncut_war !276, !idemp_pot_pwrite !276
Instrumenting Function: _strnlen_s
Instrumenting Function: _ntoa_format
Placing checkpoint count increment before:   %129 = call arm_aapcscc i32 @_out_rev(void (i8, i8*, i32, i32)* %0, i8* %1, i32 %2, i32 %3, i8* %4, i32 %.13, i32 %.1, i32 %10), !dbg !402
Instrumenting Function: _out_rev
Placing checkpoint count increment before:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.02, i32 %3), !dbg !273
Placing checkpoint count increment before:   call arm_aapcscc void %0(i8 zeroext %31, i8* %1, i32 %.2, i32 %3), !dbg !289
Placing checkpoint count increment before:   call arm_aapcscc void %0(i8 zeroext 32, i8* %1, i32 %.3, i32 %3), !dbg !301
Instrumenting Function: sprintf_
Placing checkpoint count increment before:   %9 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 -1, i8* %1, [1 x i32] %8), !dbg !262
Instrumenting Function: _out_buffer
Instrumenting Function: snprintf_
Placing checkpoint count increment before:   %10 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %9), !dbg !263
Instrumenting Function: vprintf_
Placing checkpoint count increment before:   %12 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_char, i8* %8, i32 -1, i8* %0, [1 x i32] %11), !dbg !264
Instrumenting Function: vsnprintf_
Placing checkpoint count increment before:   %11 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_buffer, i8* %0, i32 %1, i8* %2, [1 x i32] %10), !dbg !259
Instrumenting Function: fctprintf
Placing checkpoint count increment before:   %16 = call arm_aapcscc i32 @_vsnprintf(void (i8, i8*, i32, i32)* @_out_fct, i8* %12, i32 -1, i8* %2, [1 x i32] %15), !dbg !276
Instrumenting Function: _out_fct
Placing checkpoint count increment before:   call arm_aapcscc void %9(i8 zeroext %0, i8* %12), !dbg !262
Instrumenting Function: putc
