/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:37 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:33 2023 GMT
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+c8f5a653b-dirty
Revision: v8.0.0-6990-gc8f5a653b-dirty
Compiled: 2023-01-13T10:36:40
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/stars /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/etc/devices/gemini_10x8/gemini_vpr.xml mult_gemini_post_synth.v --sdc_file mult_gemini_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report mult_gemini_post_place_timing.rpt --device castor10x8_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/etc/devices/gemini_10x8/gemini_vpr.xml
Circuit name: mult_gemini_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
mode 'ff_group[physical]' is defined by user to be disabled in packing
mode 'flop_group[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 13.4 MiB, delta_rss +4.2 MiB)

Timing analysis: ON
Circuit netlist file: mult_gemini_post_synth.net
Circuit placement file: mult_gemini_post_synth.place
Circuit routing file: mult_gemini_post_synth.route
Circuit SDC file: mult_gemini_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: mult_gemini_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 192
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 26: clb[0].cascdn_i[0] unconnected pin in architecture.
Warning 27: clb[0].cascup_i[0] unconnected pin in architecture.
Warning 28: clb[0].cascdn_o[0] unconnected pin in architecture.
Warning 29: clb[0].cascup_o[0] unconnected pin in architecture.
Warning 30: lut_block[0].o5_up[0] unconnected pin in architecture.
Warning 31: lut_block[0].o5_up[1] unconnected pin in architecture.
Warning 32: lut_block[0].o5_up[2] unconnected pin in architecture.
Warning 33: lut_block[0].o5_up[3] unconnected pin in architecture.
Warning 34: lut_block[0].o5_up[4] unconnected pin in architecture.
Warning 35: lut_block[0].o5_up[5] unconnected pin in architecture.
Warning 36: lut_block[0].o5_up[6] unconnected pin in architecture.
Warning 37: lut_block[0].o5_up[7] unconnected pin in architecture.
Warning 38: lut_block[0].o5_dn[0] unconnected pin in architecture.
Warning 39: lut_block[0].o5_dn[1] unconnected pin in architecture.
Warning 40: lut_block[0].o5_dn[2] unconnected pin in architecture.
Warning 41: lut_block[0].o5_dn[3] unconnected pin in architecture.
Warning 42: lut_block[0].o5_dn[4] unconnected pin in architecture.
Warning 43: lut_block[0].o5_dn[5] unconnected pin in architecture.
Warning 44: lut_block[0].o5_dn[6] unconnected pin in architecture.
Warning 45: lut_block[0].o5_dn[7] unconnected pin in architecture.
Warning 46: frac_lut[0].o5_up[0] unconnected pin in architecture.
Warning 47: frac_lut[0].o5_dn[0] unconnected pin in architecture.
Warning 48: frac_lut[1].o5_up[0] unconnected pin in architecture.
Warning 49: frac_lut[1].o5_dn[0] unconnected pin in architecture.
Warning 50: frac_lut[2].o5_up[0] unconnected pin in architecture.
Warning 51: frac_lut[2].o5_dn[0] unconnected pin in architecture.
Warning 52: frac_lut[3].o5_up[0] unconnected pin in architecture.
Warning 53: frac_lut[3].o5_dn[0] unconnected pin in architecture.
Warning 54: frac_lut[4].o5_up[0] unconnected pin in architecture.
Warning 55: frac_lut[4].o5_dn[0] unconnected pin in architecture.
Warning 56: frac_lut[5].o5_up[0] unconnected pin in architecture.
Warning 57: frac_lut[5].o5_dn[0] unconnected pin in architecture.
Warning 58: frac_lut[6].o5_up[0] unconnected pin in architecture.
Warning 59: frac_lut[6].o5_dn[0] unconnected pin in architecture.
Warning 60: frac_lut[7].o5_up[0] unconnected pin in architecture.
Warning 61: frac_lut[7].o5_dn[0] unconnected pin in architecture.
Warning 62: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 63: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 64: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 65: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 66: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 67: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 68: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 69: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 70: dsp[0].I10[0] unconnected pin in architecture.
Warning 71: dsp[0].I10[1] unconnected pin in architecture.
Warning 72: dsp[0].I10[2] unconnected pin in architecture.
Warning 73: dsp[0].I10[3] unconnected pin in architecture.
Warning 74: dsp[0].I10[4] unconnected pin in architecture.
Warning 75: dsp[0].I10[5] unconnected pin in architecture.
Warning 76: dsp[0].I10[6] unconnected pin in architecture.
Warning 77: dsp[0].I10[7] unconnected pin in architecture.
Warning 78: dsp[0].I10[8] unconnected pin in architecture.
Warning 79: dsp[0].I10[9] unconnected pin in architecture.
Warning 80: dsp[0].I10[10] unconnected pin in architecture.
Warning 81: dsp[0].I10[11] unconnected pin in architecture.
Warning 82: dsp[0].I11[0] unconnected pin in architecture.
Warning 83: dsp[0].I11[1] unconnected pin in architecture.
Warning 84: dsp[0].I11[2] unconnected pin in architecture.
Warning 85: dsp[0].I11[3] unconnected pin in architecture.
Warning 86: dsp[0].I11[4] unconnected pin in architecture.
Warning 87: dsp[0].I11[5] unconnected pin in architecture.
Warning 88: dsp[0].I11[6] unconnected pin in architecture.
Warning 89: dsp[0].I11[7] unconnected pin in architecture.
Warning 90: dsp[0].I11[8] unconnected pin in architecture.
Warning 91: dsp[0].I11[9] unconnected pin in architecture.
Warning 92: dsp[0].I11[10] unconnected pin in architecture.
Warning 93: dsp[0].I11[11] unconnected pin in architecture.
Warning 94: dsp[0].IS1[0] unconnected pin in architecture.
Warning 95: dsp[0].IS1[1] unconnected pin in architecture.
Warning 96: dsp[0].IS1[2] unconnected pin in architecture.
Warning 97: dsp[0].IS1[3] unconnected pin in architecture.
Warning 98: dsp[0].IS1[4] unconnected pin in architecture.
Warning 99: dsp[0].IS1[5] unconnected pin in architecture.
Warning 100: dsp[0].I12[0] unconnected pin in architecture.
Warning 101: dsp[0].I12[1] unconnected pin in architecture.
Warning 102: dsp[0].I12[2] unconnected pin in architecture.
Warning 103: dsp[0].I12[3] unconnected pin in architecture.
Warning 104: dsp[0].I12[4] unconnected pin in architecture.
Warning 105: dsp[0].I12[5] unconnected pin in architecture.
Warning 106: dsp[0].I12[6] unconnected pin in architecture.
Warning 107: dsp[0].I12[7] unconnected pin in architecture.
Warning 108: dsp[0].I12[8] unconnected pin in architecture.
Warning 109: dsp[0].I12[9] unconnected pin in architecture.
Warning 110: dsp[0].I12[10] unconnected pin in architecture.
Warning 111: dsp[0].I12[11] unconnected pin in architecture.
Warning 112: dsp[0].IS2[0] unconnected pin in architecture.
Warning 113: dsp[0].IS2[1] unconnected pin in architecture.
Warning 114: dsp[0].IS2[2] unconnected pin in architecture.
Warning 115: dsp[0].IS2[3] unconnected pin in architecture.
Warning 116: dsp[0].IS2[4] unconnected pin in architecture.
Warning 117: dsp[0].IS2[5] unconnected pin in architecture.
Warning 118: opt[0].I[0] unconnected pin in architecture.
Warning 119: opt[0].I[1] unconnected pin in architecture.
Warning 120: opt[0].I[2] unconnected pin in architecture.
Warning 121: opt[0].I[3] unconnected pin in architecture.
Warning 122: opt[0].I[4] unconnected pin in architecture.
Warning 123: opt[0].I[5] unconnected pin in architecture.
Warning 124: opt[0].I[6] unconnected pin in architecture.
Warning 125: opt[0].I[7] unconnected pin in architecture.
Warning 126: opt[0].I[8] unconnected pin in architecture.
Warning 127: opt[0].I[9] unconnected pin in architecture.
Warning 128: opt[0].I[10] unconnected pin in architecture.
Warning 129: opt[0].I[11] unconnected pin in architecture.
Warning 130: opt[0].I[12] unconnected pin in architecture.
Warning 131: opt[0].I[13] unconnected pin in architecture.
Warning 132: opt[0].I[14] unconnected pin in architecture.
Warning 133: opt[0].I[15] unconnected pin in architecture.
Warning 134: opt[0].I[16] unconnected pin in architecture.
Warning 135: opt[0].I[17] unconnected pin in architecture.
Warning 136: opt[0].I[18] unconnected pin in architecture.
Warning 137: opt[0].I[19] unconnected pin in architecture.
Warning 138: opt[0].I[20] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 175: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 176: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 177: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 178: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 179: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 180: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 181: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 182: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 183: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 184: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 185: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 186: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 187: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 188: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 189: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 190: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 191: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 192: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 193: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 194: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 195: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 196: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 197: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 198: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 199: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 200: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 201: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 202: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 203: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 204: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 205: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 206: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 207: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 208: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 209: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 210: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 211: flush_opt[0].I[0] unconnected pin in architecture.
Warning 212: flush_opt[0].I[1] unconnected pin in architecture.
Warning 213: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 214: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 215: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 216: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 217: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 218: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 219: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 220: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 24.7 MiB, delta_rss +11.3 MiB)
Circuit file: mult_gemini_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 26.8 MiB, delta_rss +2.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 33
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 24
    .input     :       8
    .output    :       6
    0-LUT      :       2
    6-LUT      :       1
    RS_DSP_MULT:       1
    dffr       :       6
  Nets  : 23
    Avg Fanout:     3.0
    Max Fanout:    35.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 91
  Timing Graph Edges: 345
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 6 pins (6.6%), 6 blocks (25.0%)
# Load Timing Constraints

SDC file 'mult_gemini_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 27.0 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing 'mult_gemini_post_synth.v'.

After removing unused inputs...
	total blocks: 24, total nets: 23, total inputs: 8, total outputs: 6
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle_wrapper[0]/comb_block[0]/fa_2bit_block[0]/fa_2bit[0]/fa_1bit[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 2.45389e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 io_right_top:1,1 io_right_bottom:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 io_right_top:128 io_right_bottom:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Incr Slack updates 1 in 2.1516e-05 sec
Full Max Req/Worst Slack updates 1 in 1.9317e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.704e-06 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.04 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.06 Type: clb
	Block Utilization: 0.50 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         14                               0.428571                     0.571429   
 io_corner          0                                      0                            0   
       clb          2                                    4.5                          4.5   
       dsp          1                                     12                            6   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 23 nets, 23 nets not absorbed.

Netlist conversion complete.

# Packing took 0.17 seconds (max_rss 28.0 MiB, delta_rss +1.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'mult_gemini_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 66.2 MiB, delta_rss +38.2 MiB)
Warning 221: Netlist contains 0 global net to non-global architecture pin connections
Warning 222: Logic block #8 ($false) has only 1 output pin '$false.O0[11]'. It may be a constant generator.

Pb types usage...
  io                 : 14
   io_output         : 6
    outpad           : 6
   io_input          : 8
    inpad            : 8
  clb                : 2
   fle_wrapper       : 2
    comb_block       : 2
     lut_block       : 2
      frac_lut       : 3
       mux_wrap      : 3
        lut6         : 3
         lut         : 3
    ff_wrap          : 1
     ff_half         : 1
      flop_quad      : 2
       DFFR          : 6
  dsp                : 1
   dsp_rtl           : 1
    RS_DSP_MULT      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		14	blocks of type: io
	Architecture
		576	blocks of type: io_top
		432	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		2	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.04 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.06 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.50 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
Warning 223: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 224: Sized nonsensical R=0 transistor to minimum width
Warning 225: Sized nonsensical R=0 transistor to minimum width
Warning 226: Sized nonsensical R=0 transistor to minimum width
Warning 227: Sized nonsensical R=0 transistor to minimum width
Warning 228: Node: 101527 with RR_type: CHANX  at Location:CHANX:101527 L4 length:1 (10,1)->(10,1), had no out-going switches
Warning 229: in check_rr_graph: fringe node 101527 CHANX at (10,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.31 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113400
  RR Graph Edges: 288858
# Create Device took 0.33 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.63 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 230: Found no more sample locations for SOURCE in io_top
Warning 231: Found no more sample locations for OPIN in io_top
Warning 232: Found no more sample locations for SOURCE in io_right
Warning 233: Found no more sample locations for OPIN in io_right
Warning 234: Found no more sample locations for SOURCE in io_bottom
Warning 235: Found no more sample locations for OPIN in io_bottom
Warning 236: Found no more sample locations for SOURCE in io_left
Warning 237: Found no more sample locations for OPIN in io_left
Warning 238: Found no more sample locations for SOURCE in io_right_top
Warning 239: Found no more sample locations for OPIN in io_right_top
Warning 240: Found no more sample locations for SOURCE in io_right_bottom
Warning 241: Found no more sample locations for OPIN in io_right_bottom
Warning 242: Found no more sample locations for SOURCE in clb
Warning 243: Found no more sample locations for OPIN in clb
Warning 244: Found no more sample locations for SOURCE in dsp
Warning 245: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.01 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.63 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.03 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)

There are 26 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 136

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.710019 td_cost: 1.10496e-08
Initial placement estimated Critical Path Delay (CPD): 2.72867 ns
Initial placement estimated setup Total Negative Slack (sTNS): -33.7956 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.72867 ns

Initial placement estimated setup slack histogram:
[ -2.7e-09: -2.5e-09) 6 ( 33.3%) |*************************************************
[ -2.5e-09: -2.3e-09) 0 (  0.0%) |
[ -2.3e-09: -2.1e-09) 0 (  0.0%) |
[ -2.1e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.7e-09) 6 ( 33.3%) |*************************************************
[ -1.7e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.3e-09) 1 (  5.6%) |********
[ -1.3e-09: -1.1e-09) 3 ( 16.7%) |*************************
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.5e-10) 2 ( 11.1%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 21
Warning 246: Starting t: 8 of 17 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.1e-04   0.957       0.52 9.7389e-09   2.431      -29.8   -2.431   0.286  0.0344   11.0     1.00        21  0.200
   2    0.0 7.7e-04   0.986       0.49 7.8221e-09   2.431      -29.3   -2.431   0.190  0.0165    9.3     2.19        42  0.950
   3    0.0 7.3e-04   0.961       0.45 6.5151e-09   2.429      -29.3   -2.429   0.286  0.0259    7.0     3.81        63  0.950
   4    0.0 6.9e-04   0.971       0.42 5.9833e-09   2.429      -28.9   -2.429   0.095  0.0245    5.9     4.57        84  0.950
   5    0.0 6.6e-04   0.977       0.40 6.4087e-09   2.226      -27.6   -2.226   0.238  0.0117    3.9     5.99       105  0.950
   6    0.0 6.3e-04   0.990       0.39 5.8981e-09   2.226      -27.5   -2.226   0.143  0.0087    3.1     6.54       126  0.950
   7    0.0 5.9e-04   0.992       0.38 5.5938e-09   2.226      -27.5   -2.226   0.095  0.0000    2.2     7.18       147  0.950
   8    0.0 5.6e-04   1.000       0.38 5.4882e-09   2.226      -27.5   -2.226   0.238  0.0000    1.4     7.70       168  0.950
   9    0.0 5.4e-04   0.992       0.38 5.4414e-09   2.226      -27.5   -2.226   0.190  0.0060    1.1     7.91       189  0.950
  10    0.0 5.1e-04   1.000       0.37 5.3809e-09   2.226      -26.8   -2.226   0.095  0.0000    1.0     8.00       210  0.950
  11    0.0 4.1e-04   1.000       0.37 5.3809e-09   2.226      -26.8   -2.226   0.000  0.0000    1.0     8.00       231  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.370328, TD costs=5.38089e-09, CPD=  2.226 (ns) 
  12    0.0 3.3e-04   1.000       0.37 5.3809e-09   2.226      -26.8   -2.226   0.048  0.0000    1.0     8.00       252  0.800
  13    0.0 2.6e-04   0.984       0.37 5.2809e-09   2.226      -26.8   -2.226   0.095  0.0000    1.0     8.00       273  0.800
  14    0.0 0.0e+00   1.000       0.37 6.0697e-09   2.126      -26.2   -2.126   0.000  0.0000    1.0     8.00       294  0.800
## Placement Quench took 0.00 seconds (max_rss 66.2 MiB)
post-quench CPD = 2.12584 (ns) 

BB estimate of min-dist (placement) wire length: 70

Completed placement consistency check successfully.

Swaps called: 311

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.12584 ns, Fmax: 470.402 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.12584 ns
Placement estimated setup Total Negative Slack (sTNS): -26.2363 ns

Placement estimated setup slack histogram:
[ -2.1e-09:   -2e-09) 5 ( 27.8%) |*****************************************
[   -2e-09: -1.8e-09) 1 (  5.6%) |********
[ -1.8e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 6 ( 33.3%) |*************************************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -8.8e-10) 0 (  0.0%) |
[ -8.8e-10: -7.5e-10) 6 ( 33.3%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 2.12584 ns (470.402 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.12584 ns (470.402 MHz)

Placement cost: 1, bb_cost: 0.36512, td_cost: 6.06965e-09, 

Placement resource usage:
  io  implemented as io_bottom: 14
  clb implemented as clb      : 2
  dsp implemented as dsp      : 1

Placement number of temperatures: 14
Placement total # of swap attempts: 311
	Swaps accepted:  50 (16.1 %)
	Swaps rejected: 176 (56.6 %)
	Swaps aborted :  85 (27.3 %)


Percentage of different move types:
	Uniform move: 33.12 % (acc=16.50 %, rej=78.64 %, aborted=4.85 %)
	Median move: 28.62 % (acc=19.10 %, rej=48.31 %, aborted=32.58 %)
	W. Centroid move: 3.54 % (acc=9.09 %, rej=72.73 %, aborted=18.18 %)
	Centroid move: 20.26 % (acc=22.22 %, rej=55.56 %, aborted=22.22 %)
	W. Median move: 2.25 % (acc=0.00 %, rej=28.57 %, aborted=71.43 %)
	Crit. Uniform move: 1.61 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)
	Feasible Region move: 10.61 % (acc=3.03 %, rej=21.21 %, aborted=75.76 %)

Placement Quench timing analysis took 2.7854e-05 seconds (1.9415e-05 STA, 8.439e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000857041 seconds (0.000737931 STA, 0.00011911 slack) (16 full updates: 16 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  7 ( 25.9%) |****************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  6 ( 22.2%) |************************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  2 (  7.4%) |********
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 12 ( 44.4%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    4564      22      26       9 ( 0.008%)     132 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
Incr Slack updates 16 in 3.6394e-05 sec
Full Max Req/Worst Slack updates 5 in 1.1988e-05 sec
Incr Max Req/Worst Slack updates 11 in 1.5566e-05 sec
Incr Criticality updates 11 in 2.3156e-05 sec
Full Criticality updates 5 in 1.4832e-05 sec
   2    0.0     0.5    0     982       6      10       5 ( 0.004%)     129 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   3    0.0     0.6    0     272       4       4       5 ( 0.004%)     129 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   4    0.0     0.8    0     264       4       4       3 ( 0.003%)     129 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   5    0.0     1.1    0     272       4       4       5 ( 0.004%)     129 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   6    0.0     1.4    0     177       3       3       2 ( 0.002%)     131 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   7    0.0     1.9    0     574       3       7       1 ( 0.001%)     136 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   8    0.0     2.4    0     130       2       2       1 ( 0.001%)     136 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
   9    0.0     3.1    0     135       2       2       1 ( 0.001%)     136 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000      N/A
  10    0.0     4.1    0     220       2       2       1 ( 0.001%)     136 ( 0.4%)    2.534     -31.42     -2.534      0.000      0.000        8
  11    0.0     5.3    0     260       2       2       0 ( 0.000%)     138 ( 0.4%)    2.535     -31.62     -2.535      0.000      0.000        9
Restoring best routing
Critical path: 2.5347 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  7 ( 25.9%) |*******************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  2 (  7.4%) |*********
[      0.4:      0.5)  3 ( 11.1%) |*************
[      0.5:      0.6)  1 (  3.7%) |****
[      0.6:      0.7)  2 (  7.4%) |*********
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  1 (  3.7%) |****
[      0.9:        1) 11 ( 40.7%) |************************************************
Router Stats: total_nets_routed: 54 total_connections_routed: 66 total_heap_pushes: 7850 total_heap_pops: 2793
# Routing took 0.01 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3389013
Circuit successfully routed with a channel width factor of 192.
Warning 247: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 1.54545  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 22
Wire length results (in units of 1 clb segments)...
	Total wirelength: 138, average net length: 6.27273
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 59, average wire segments per net: 2.68182
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   1.333      192
                         1       6   1.333      192
                         2      12   3.333      192
                         3       3   0.667      192
                         4       1   0.167      192
                         5       0   0.000      192
                         6       0   0.000      192
                         7       0   0.000      192
                         8       0   0.000      192
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.300      192
                         1       0   0.000      192
                         2       2   0.600      192
                         3      12   2.400      192
                         4       7   1.900      192
                         5       2   0.400      192
                         6       0   0.000      192
                         7       0   0.000      192
                         8       0   0.000      192
                         9       0   0.000      192
                        10       0   0.000      192

Total tracks in x-direction: 1728, in y-direction: 2112

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 655788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.46121e+06, per logic tile: 12176.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2   1962
                                                      Y      2   1958
                                                      X      4   4626
                                                      Y      4   4774

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2      0.0112
                                            4     0.00216

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2      0.0097
                                            4     0.00168

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L2    0      0.0209
                                 L4    1     0.00377

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  7.7e-10:  8.8e-10) 2 ( 11.1%) |****************
[  8.8e-10:  9.8e-10) 0 (  0.0%) |
[  9.8e-10:  1.1e-09) 3 ( 16.7%) |*************************
[  1.1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 1 (  5.6%) |********
[  1.3e-09:  1.4e-09) 6 ( 33.3%) |*************************************************
[  1.4e-09:  1.5e-09) 1 (  5.6%) |********
[  1.5e-09:  1.6e-09) 0 (  0.0%) |
[  1.6e-09:  1.7e-09) 1 (  5.6%) |********
[  1.7e-09:  1.8e-09) 4 ( 22.2%) |*********************************

Final critical path delay (least slack): 2.5347 ns, Fmax: 394.524 MHz
Final setup Worst Negative Slack (sWNS): -2.5347 ns
Final setup Total Negative Slack (sTNS): -31.621 ns

Final setup slack histogram:
[ -2.5e-09: -2.4e-09) 5 ( 27.8%) |*****************************************
[ -2.4e-09: -2.2e-09) 0 (  0.0%) |
[ -2.2e-09:   -2e-09) 1 (  5.6%) |********
[   -2e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.7e-09) 6 ( 33.3%) |*************************************************
[ -1.7e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.2e-09) 1 (  5.6%) |********
[ -1.2e-09:   -1e-09) 3 ( 16.7%) |*************************
[   -1e-09: -8.5e-10) 2 ( 11.1%) |****************

Final geomean non-virtual intra-domain period: 2.5347 ns (394.524 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.5347 ns (394.524 MHz)

Writing Implementation Netlist: dut_post_synthesis.v
Writing Implementation Netlist: dut_post_synthesis.blif
Writing Implementation SDF    : dut_post_synthesis.sdf
Incr Slack updates 1 in 6.769e-06 sec
Full Max Req/Worst Slack updates 1 in 4.282e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.371e-06 sec
Flow timing analysis took 0.0031713 seconds (0.00278473 STA, 0.000386567 slack) (30 full updates: 17 setup, 0 hold, 13 combined).
VPR suceeded
The entire flow of VPR took 1.54 seconds (max_rss 66.2 MiB)
Incr Slack updates 12 in 6.017e-05 sec
Full Max Req/Worst Slack updates 1 in 3.99e-06 sec
Incr Max Req/Worst Slack updates 11 in 2.0315e-05 sec
Incr Criticality updates 9 in 2.4562e-05 sec
Full Criticality updates 3 in 1.2011e-05 sec
