
?
Feature available: %s
81*common2
ImplementationZ17-81
:
Feature available: %s
81*common2
	SynthesisZ17-81
s
+Loading parts and site information from %s
36*device2/
-/opt/Xilinx/Vivado/2013.1/data/parts/arch.xmlZ21-36
Ä
!Parsing RTL primitives file [%s]
14*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-14
â
*Finished parsing RTL primitives file [%s]
11*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-11
X
Sourcing tcl script '%s'
201*common2$
"/home/shep/.Xilinx/Vivado/init.tclZ17-201
5
Refreshing IP repositories
234*coregenZ19-234
`
Loaded user repository '%s'.
1135*coregen2%
#/home/shep/projects/hotline/ip/a4lsZ19-1700
b
Loaded user repository '%s'.
1135*coregen2'
%/home/shep/projects/hotline/ip/l2HCrtZ19-1700
`
Loaded Vivado repository '%s'.
1332*coregen2#
!/opt/Xilinx/Vivado/2013.1/data/ipZ19-2313
Z
Command: %s
53*	vivadotcl22
0synth_design -top fpgaTop -part xc7k325tffg900-2Z4-113
/

Starting synthesis...

3*	vivadotclZ4-3
r
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2

xc7k325tZ17-347
b
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2

xc7k325tZ17-349
—
,overwriting previous definition of module %s2490*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-2490
à
%s*synth2y
wstarting Rtl Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 197.203 ; gain = 82.711

t
synthesizing module '%s'638*oasys2	
fpgaTop2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
22
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
32
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-256
¢
synthesizing module '%s'638*oasys2

design_12Z
V/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-638
“
synthesizing module '%s'638*oasys2
design_1_mkA4LS_1_02~
z/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-638
º
synthesizing module '%s'638*oasys2
mkA4LS2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
4488@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

ª
synthesizing module '%s'638*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 35 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

”
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
42
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized02u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 36 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
42
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
Ï
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9678@Z8-3536
Ï
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9938@Z8-3536
Ì
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
10278@Z8-3536
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
mkA4LS2
52
242t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
4488@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_1_02
62
242~
z/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-256
Ÿ
synthesizing module '%s'638*oasys2
design_1_mkL2HCrt_1_02Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-638
¬
synthesizing module '%s'638*oasys2

mkL2HCrt2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9698@Z8-638
Ÿ
synthesizing module '%s'638*oasys2
mkHCrtCompleter2Axi2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized12u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 34 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 2 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized32u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized42u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
√
synthesizing module '%s'638*oasys2
	SizedFIFO2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-638
B
%s*synth23
1	Parameter p1width bound to: 40 - type: integer 

B
%s*synth23
1	Parameter p2depth bound to: 16 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 4 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

C
%s*synth24
2	Parameter p2depth2 bound to: 14 - type: integer 

Ã
-case statement is not full and has no default155*oasys2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
1438@Z8-155
Ã
-case statement is not full and has no default155*oasys2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
2008@Z8-155
€
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
72
242y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-256
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13438@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13698@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14048@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14308@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14658@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14918@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
15218@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16238@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16768@Z8-3536
î
.merging register '%s' into '%s' in module '%s'3438*oasys2
modFaulted_reg2
modActive_reg2
mkHCrtCompleter2Axi2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
9528@Z8-3888
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12178@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12158@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12258@Z8-2943
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHCrtCompleter2Axi2
82
242É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-256
æ
synthesizing module '%s'638*oasys2
mkGMAC2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-638
ø
synthesizing module '%s'638*oasys2	
SyncBit2w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

◊
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
92
242w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-256
Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
102
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
112
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-256
≈
synthesizing module '%s'638*oasys2

SyncResetA2z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
122
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
132
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-256
ø
synthesizing module '%s'638*oasys2	
mkCRC322w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
142
242w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-256
¡
synthesizing module '%s'638*oasys2

SyncFIFO2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
152
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
’
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
152
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
162
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
À
synthesizing module '%s'638*oasys2
ResetInverter2}
y/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-638
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
172
242}
y/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-256
—
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
172
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
Ô
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15748@Z8-3536
ﬁ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15068@Z8-2943
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
182
242v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-256
¬
synthesizing module '%s'638*oasys2

mkL2Proc2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized52u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
182
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized62u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 48 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
182
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4708@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
€
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2Proc2
192
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
202
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-256
’
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
202
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2HCrt2
212
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9698@Z8-256
ê
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2

mkL2HCrt2
422
362Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
1318@Z8-350
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkL2HCrt_1_02
222
242Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2

design_12
232
242Z
V/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-256
∫
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
d1_i2

design_12
152
132-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
3408@Z8-350
Ä
-case statement is not full and has no default155*oasys2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2668@Z8-155
î
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2498@Z8-2943
`
0Net %s in module/entity %s does not have driver.3422*oasys2

mdio_mdc2	
fpgaTopZ8-3848
[
0Net %s in module/entity %s does not have driver.3422*oasys2
led2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_db2	
fpgaTopZ8-3848
]
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_e2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rs2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rw2	
fpgaTopZ8-3848
_
0Net %s in module/entity %s does not have driver.3422*oasys2	
i2c_scl2	
fpgaTopZ8-3848
ç
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
242
242-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-256
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

mdio_mdcZ8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[7]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[6]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[5]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[4]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[3]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[2]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[1]Z8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
led[0]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[3]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[2]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[1]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[0]Z8-3331
N
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_eZ8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_rsZ8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_rwZ8-3331
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
P
!design %s has unconnected port %s3331*oasys2	
fpgaTop2	
i2c_sclZ8-3331
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

mdio_mddZ8-3331
P
!design %s has unconnected port %s3331*oasys2	
fpgaTop2	
i2c_sdaZ8-3331
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

gmii_colZ8-3331
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

gmii_crsZ8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	gmii_intrZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_clk0_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la00_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la01_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la02_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la03_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la04_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la05_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la06_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la07_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la08_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la09_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la10_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la11_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la12_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la13_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la14_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la15_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la16_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la17_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la18_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la19_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la20_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la21_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la22_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la23_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la24_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la25_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la26_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la27_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la28_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la29_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la30_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la31_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la32_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_clk1_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la00_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la01_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la02_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la03_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la04_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la05_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la06_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la07_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la08_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la09_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la10_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la11_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la12_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la13_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la14_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la15_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la16_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la17_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la18_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la19_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la20_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la21_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la22_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la23_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la24_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la25_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la26_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la27_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la28_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la29_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la30_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la31_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la32_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_clk0_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la00_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la01_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la02_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la03_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la04_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la05_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la06_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la07_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la08_pZ8-3331
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33312
100Z17-14
â
%s*synth2z
xfinished Rtl Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 392.453 ; gain = 277.961

E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

T
'tying undriven pin %s:%s to constant 0
3295*oasys2
inst2

gmii_intZ8-3295
T
'tying undriven pin %s:%s to constant 0
3295*oasys2
d1_i2

gmii_colZ8-3295
T
'tying undriven pin %s:%s to constant 0
3295*oasys2
d1_i2

gmii_crsZ8-3295
K
-Analyzing %s Unisim elements for replacement
17*netlist2
14Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ç
Loading clock regions from %s
13*device2V
T/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xmlZ21-13
é
Loading clock buffers from %s
11*device2W
U/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/PinFunctions.xmlZ21-17
ä
Loading package from %s
16*device2Y
W/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ConfigModes.xmlZ21-14
Ñ
/Loading list of drcs for the architecture : %s
17*drc2?
=/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/drc.xmlZ23-17
5

Processing XDC Constraints
244*projectZ1-262
g
Parsing XDC File [%s]
179*designutils21
//home/shep/projects/hotline/constrs/fpgaTop.xdcZ20-179
p
Finished Parsing XDC File [%s]
178*designutils21
//home/shep/projects/hotline/constrs/fpgaTop.xdcZ20-178
Ä
Parsing XDC File [%s]
179*designutils2J
H/home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/dont_touch.xdcZ20-179
â
Finished Parsing XDC File [%s]
178*designutils2J
H/home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/dont_touch.xdcZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
≠
!Unisim Transformation Summary:
%s111*project2q
o  A total of 3 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 5dbde124
*common
—
,overwriting previous definition of module %s2490*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-2490
Ñ
%s*synth2u
sstarting synthesize : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 846.621 ; gain = 732.129

t
synthesizing module '%s'638*oasys2	
fpgaTop2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
22
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
32
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-256
¢
synthesizing module '%s'638*oasys2

design_12Z
V/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-638
“
synthesizing module '%s'638*oasys2
design_1_mkA4LS_1_02~
z/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-638
º
synthesizing module '%s'638*oasys2
mkA4LS2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
4488@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

ª
synthesizing module '%s'638*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 35 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

”
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
42
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized02u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 36 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
42
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
Ï
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9678@Z8-3536
Ï
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9938@Z8-3536
Ì
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
10278@Z8-3536
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
€
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
9138@Z8-2943
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
mkA4LS2
52
242t
p/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v2
4488@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_1_02
62
242~
z/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-256
Ÿ
synthesizing module '%s'638*oasys2
design_1_mkL2HCrt_1_02Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-638
¬
synthesizing module '%s'638*oasys2

mkL2HCrt2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9698@Z8-638
Ÿ
synthesizing module '%s'638*oasys2
mkHCrtCompleter2Axi2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized12u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 34 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized22u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 2 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized32u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized42u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
62
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
√
synthesizing module '%s'638*oasys2
	SizedFIFO2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-638
B
%s*synth23
1	Parameter p1width bound to: 40 - type: integer 

B
%s*synth23
1	Parameter p2depth bound to: 16 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 4 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

C
%s*synth24
2	Parameter p2depth2 bound to: 14 - type: integer 

Ã
-case statement is not full and has no default155*oasys2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
1438@Z8-155
Ã
-case statement is not full and has no default155*oasys2y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
2008@Z8-155
€
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
72
242y
u/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-256
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13438@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13698@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14048@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14308@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14658@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14918@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
15218@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16238@Z8-3536
˝
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16768@Z8-3536
î
.merging register '%s' into '%s' in module '%s'3438*oasys2
modFaulted_reg2
modActive_reg2
mkHCrtCompleter2Axi2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
9528@Z8-3888
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12178@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12158@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12258@Z8-2943
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHCrtCompleter2Axi2
82
242É
/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-256
æ
synthesizing module '%s'638*oasys2
mkGMAC2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-638
ø
synthesizing module '%s'638*oasys2	
SyncBit2w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

◊
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
92
242w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-256
Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
102
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
112
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-256
≈
synthesizing module '%s'638*oasys2

SyncResetA2z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
122
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
132
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-256
ø
synthesizing module '%s'638*oasys2	
mkCRC322w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
142
242w
s/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-256
¡
synthesizing module '%s'638*oasys2

SyncFIFO2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
152
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
’
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
152
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
162
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
À
synthesizing module '%s'638*oasys2
ResetInverter2}
y/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-638
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
172
242}
y/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-256
—
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
172
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
Ô
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15748@Z8-3536
ﬁ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15068@Z8-2943
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
182
242v
r/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-256
¬
synthesizing module '%s'638*oasys2

mkL2Proc2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized52u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
182
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized62u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 48 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
182
242u
q/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-256
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4708@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
ﬂ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
€
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2Proc2
192
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
202
242;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-256
’
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
202
242z
v/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2HCrt2
212
242x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9698@Z8-256
ê
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2

mkL2HCrt2
422
362Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
1318@Z8-350
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkL2HCrt_1_02
222
242Ç
~/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2

design_12
232
242Z
V/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-256
∫
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
d1_i2

design_12
152
132-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
3408@Z8-350
Ä
-case statement is not full and has no default155*oasys2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2668@Z8-155
î
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2498@Z8-2943
`
0Net %s in module/entity %s does not have driver.3422*oasys2

mdio_mdc2	
fpgaTopZ8-3848
[
0Net %s in module/entity %s does not have driver.3422*oasys2
led2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_db2	
fpgaTopZ8-3848
]
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_e2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rs2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rw2	
fpgaTopZ8-3848
_
0Net %s in module/entity %s does not have driver.3422*oasys2	
i2c_scl2	
fpgaTopZ8-3848
ç
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
242
242-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-256
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
7
%s*synth2(
&DF_module type graph has attr IBUFGDS

4
%s*synth2%
#DF_module type graph has attr BUFG

7
%s*synth2(
&DF_module type graph has attr IBUFGDS

:
%s*synth2+
)DF_module type graph has attr IDELAYCTRL

8
%s*synth2)
'DF_module type graph has attr design_1

C
%s*synth24
2DF_module type graph has attr design_1_mkA4LS_1_0

6
%s*synth2'
%DF_module type graph has attr mkA4LS

5
%s*synth2&
$DF_module type graph has attr FIFO2

5
%s*synth2&
$DF_module type graph has attr FIFO2

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized0

E
%s*synth26
4DF_module type graph has attr design_1_mkL2HCrt_1_0

8
%s*synth2)
'DF_module type graph has attr mkL2HCrt

C
%s*synth24
2DF_module type graph has attr mkHCrtCompleter2Axi

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized1

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized2

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized3

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

9
%s*synth2*
(DF_module type graph has attr SizedFIFO

6
%s*synth2'
%DF_module type graph has attr mkGMAC

7
%s*synth2(
&DF_module type graph has attr SyncBit

7
%s*synth2(
&DF_module type graph has attr SyncBit

5
%s*synth2&
$DF_module type graph has attr BUFIO

7
%s*synth2(
&DF_module type graph has attr IODELAY

7
%s*synth2(
&DF_module type graph has attr SyncBit

:
%s*synth2+
)DF_module type graph has attr SyncResetA

4
%s*synth2%
#DF_module type graph has attr BUFR

7
%s*synth2(
&DF_module type graph has attr mkCRC32

7
%s*synth2(
&DF_module type graph has attr SyncBit

8
%s*synth2)
'DF_module type graph has attr SyncFIFO

7
%s*synth2(
&DF_module type graph has attr SyncBit

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized0

7
%s*synth2(
&DF_module type graph has attr mkCRC32

4
%s*synth2%
#DF_module type graph has attr ODDR

=
%s*synth2.
,DF_module type graph has attr ResetInverter

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

=
%s*synth2.
,DF_module type graph has attr ResetInverter

4
%s*synth2%
#DF_module type graph has attr ODDR

=
%s*synth2.
,DF_module type graph has attr ResetInverter

4
%s*synth2%
#DF_module type graph has attr ODDR

=
%s*synth2.
,DF_module type graph has attr ResetInverter

H
%s*synth29
7DF_module type graph has attr SyncFIFO__parameterized0

7
%s*synth2(
&DF_module type graph has attr SyncBit

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized0

7
%s*synth2(
&DF_module type graph has attr SyncBit

8
%s*synth2)
'DF_module type graph has attr mkL2Proc

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized6

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

ä
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2

igSR_reg2
482
402x
t/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
5588@Z8-3936
E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

4
%s*synth2%
#DF_module type graph has attr BUFG

;
%s*synth2,
*DF_module type graph has attr IBUFDS_GTE2

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized1

`
0Net %s in module/entity %s does not have driver.3422*oasys2

mdio_mdc2	
fpgaTopZ8-3848
[
0Net %s in module/entity %s does not have driver.3422*oasys2
led2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_db2	
fpgaTopZ8-3848
]
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_e2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rs2	
fpgaTopZ8-3848
^
0Net %s in module/entity %s does not have driver.3422*oasys2
lcd_rw2	
fpgaTopZ8-3848
_
0Net %s in module/entity %s does not have driver.3422*oasys2	
i2c_scl2	
fpgaTopZ8-3848
@
%s*synth21
/module fpgaTop first visited, remove its graph

A
%s*synth22
0module design_1 first visited, remove its graph

L
%s*synth2=
;module design_1_mkA4LS_1_0 first visited, remove its graph

?
%s*synth20
.module mkA4LS first visited, remove its graph

>
%s*synth2/
-module FIFO2 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized0 first visited, remove its graph

N
%s*synth2?
=module design_1_mkL2HCrt_1_0 first visited, remove its graph

A
%s*synth22
0module mkL2HCrt first visited, remove its graph

L
%s*synth2=
;module mkHCrtCompleter2Axi first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized1 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized2 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized3 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized4 first visited, remove its graph

B
%s*synth23
1module SizedFIFO first visited, remove its graph

?
%s*synth20
.module mkGMAC first visited, remove its graph

@
%s*synth21
/module SyncBit first visited, remove its graph

C
%s*synth24
2module SyncResetA first visited, remove its graph

@
%s*synth21
/module mkCRC32 first visited, remove its graph

A
%s*synth22
0module SyncFIFO first visited, remove its graph

S
%s*synth2D
Bmodule SyncResetA__parameterized0 first visited, remove its graph

F
%s*synth27
5module ResetInverter first visited, remove its graph

Q
%s*synth2B
@module SyncFIFO__parameterized0 first visited, remove its graph

A
%s*synth22
0module mkL2Proc first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized5 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized6 first visited, remove its graph

S
%s*synth2D
Bmodule SyncResetA__parameterized1 first visited, remove its graph

Ñ
%s*synth2u
sfinished synthesize : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 846.621 ; gain = 732.129

£
%s*synth2ì
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 846.621 ; gain = 732.129

Ø
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter20
.d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxData_resetZ8-223
Æ
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxEna_resetZ8-223
Æ
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxErr_resetZ8-223
)
%s*synth2
Report RTL Partitions: 

;
%s*synth2,
*-----+-------------+-----------+---------

;
%s*synth2,
*     |RTL Partition|Replication|Instances

;
%s*synth2,
*-----+-------------+-----------+---------

;
%s*synth2,
*-----+-------------+-----------+---------

{
%s*synth2l
jPart Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)

ü
%s*synth2è
åFinished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 846.621 ; gain = 732.129

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 13    


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 2     

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	               48 Bit    Registers := 8     

?
%s*synth20
.	               40 Bit    Registers := 8     

?
%s*synth20
.	               36 Bit    Registers := 4     

?
%s*synth20
.	               35 Bit    Registers := 10    

?
%s*synth20
.	               34 Bit    Registers := 4     

?
%s*synth20
.	               32 Bit    Registers := 8     

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	               24 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 3     

?
%s*synth20
.	               10 Bit    Registers := 14    

?
%s*synth20
.	                8 Bit    Registers := 7     

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                5 Bit    Registers := 9     

?
%s*synth20
.	                4 Bit    Registers := 10    

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 14    

?
%s*synth20
.	                1 Bit    Registers := 96    


%s*synth2
+---RAMs : 

?
%s*synth20
.	              600 Bit         RAMs := 1     

?
%s*synth20
.	              160 Bit         RAMs := 1     

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     48 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     35 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input     35 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     35 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input     34 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 23    

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 6     

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   6 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 13    

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 4     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 92    

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 1     

4
%s*synth2%
#Hierarchical RTL Component report 

!
%s*synth2
Module fpgaTop 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               24 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 1     

$
%s*synth2
Module SyncResetA 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

/
%s*synth2 
Module FIFO2__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

!
%s*synth2
Module SyncBit 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

"
%s*synth2
Module design_1 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module FIFO2__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module SyncFIFO__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 3     

?
%s*synth20
.	                5 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              160 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

"
%s*synth2
Module mkL2HCrt 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module SizedFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              600 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

/
%s*synth2 
Module FIFO2__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module FIFO2__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module SyncFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

/
%s*synth2 
Module FIFO2__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

-
%s*synth2
Module design_1_mkA4LS_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

!
%s*synth2
Module mkCRC32 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 9     

/
%s*synth2 
Module FIFO2__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

4
%s*synth2%
#Module SyncResetA__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

/
%s*synth2 
Module FIFO2__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               34 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

'
%s*synth2
Module ResetInverter 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module mkHCrtCompleter2Axi 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 7     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	               35 Bit    Registers := 6     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     35 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input     35 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     35 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 11    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 1     

/
%s*synth2 
Module design_1_mkL2HCrt_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module mkL2Proc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 5     

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     48 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 8     

4
%s*synth2%
#Module SyncResetA__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     


%s*synth2
Module FIFO2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               35 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

 
%s*synth2
Module mkA4LS 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               34 Bit    Registers := 2     

?
%s*synth20
.	               32 Bit    Registers := 4     

?
%s*synth20
.	                8 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     34 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

 
%s*synth2
Module mkGMAC 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 15    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 10    

ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] 2

reg__198Z8-3332
ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] 2

reg__198Z8-3332
ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] 2

reg__198Z8-3332
ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] 2

reg__197Z8-3332
ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] 2

reg__197Z8-3332
ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] 2

reg__197Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] 2
reg__2Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] 2
reg__2Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] 2
reg__2Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] 2
reg__3Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] 2
reg__3Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] 2
reg__3Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] 2
design_1_mkA4LS_1_0Z8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] 2
design_1_mkA4LS_1_0Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[31] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[30] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[29] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[28] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[15] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[14] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[13] 2	
reg__49Z8-3332
}
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[12] 2	
reg__49Z8-3332
|
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[6] 2	
reg__49Z8-3332
|
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[5] 2	
reg__49Z8-3332
|
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[4] 2	
reg__49Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[31] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[30] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[29] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[28] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[27] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[26] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[25] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[24] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[23] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[22] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[21] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[20] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[19] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[18] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[17] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[16] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[15] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[14] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[13] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[12] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[11] 2	
reg__52Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[10] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[9] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[8] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[7] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[6] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[5] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[4] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[3] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[2] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[1] 2	
reg__52Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[0] 2	
reg__52Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[31] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[30] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[29] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[28] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[15] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[14] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[13] 2
mkHCrtCompleter2AxiZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[12] 2
mkHCrtCompleter2AxiZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[6] 2
mkHCrtCompleter2AxiZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[5] 2
mkHCrtCompleter2AxiZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdCRH_reg[4] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[31] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[30] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[29] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[28] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[27] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[26] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[25] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[24] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[23] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[22] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[21] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[20] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[19] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[18] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[17] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[16] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[15] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[14] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[13] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[12] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[11] 2
mkHCrtCompleter2AxiZ8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\cmdAddrV_reg[10] 2
mkHCrtCompleter2AxiZ8-3332
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33322
100Z17-14
E
%s*synth26
4-------> Message [Synth 8-3332] suppressed 56 times

^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

ó
%s*synth2á
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 846.621 ; gain = 732.129

¸
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
rxRS_rxF/fifoMem_regZ8-3967
¸
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
txRS_txF/fifoMem_regZ8-3967
ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

#
%s*synth2

Distributed RAM:

Æ
%s*synth2û
õ|Module Name|RTL Object          |Inference Criteria|Size (depth X width)|Primitives  |Hierarchical Name                                                 |

Æ
%s*synth2û
õ|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|

Æ
%s*synth2û
õ|not found  |rxRS_rxF/fifoMem_reg|Implied           |8 X 10              |RAM32M x 2  |ram__3->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|

Æ
%s*synth2û
õ|not found  |txRS_txF/fifoMem_reg|Implied           |16 X 10             |RAM32M x 2  |ram__4->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|

Ø
%s*synth2ü
ú|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

j
6propagating constant %s across sequential element (%s)3333*oasys2
02
\mux_data_reg[14] Z8-3333
j
6propagating constant %s across sequential element (%s)3333*oasys2
12
\mux_data_reg[15] Z8-3333
l
6propagating constant %s across sequential element (%s)3333*oasys2
02
\hdmir_data_reg[14] Z8-3333
l
6propagating constant %s across sequential element (%s)3333*oasys2
12
\hdmir_data_reg[15] Z8-3333
ã
%s*synth2|
zFinished Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 846.621 ; gain = 732.129

õ
%s*synth2ã
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 846.621 ; gain = 732.129

_
%s*synth2P
Ninfo: (0) optimizing 'hs_reg/D' (path group default) @ 3721.0ps(1/1) (1 secs)

_
%s*synth2P
Ninfo: (1) optimizing 'hs_reg/D' (path group default) @ 3721.0ps(1/1) (0 secs)

_
%s*synth2P
Ninfo: (2) optimizing 'ha_reg/D' (path group default) @ 3721.0ps(1/1) (0 secs)

_
%s*synth2P
Ninfo: (3) optimizing 'hs_reg/D' (path group default) @ 3731.0ps(1/1) (0 secs)

~
%s*synth2o
minfo: (4) optimizing 'i_12/fcnt_reg_inferred/\fcnt_reg[7] /CE' (path group default) @ 3806.0ps(1/1) (0 secs)

~
%s*synth2o
minfo: (5) optimizing 'i_12/vcnt_reg_inferred/\vcnt_reg[11] /D' (path group default) @ 3857.0ps(1/1) (0 secs)

`
%s*synth2Q
Oinfo: (6) optimizing 'htc_reg/D' (path group default) @ 3867.0ps(1/1) (0 secs)

ò
%s*synth2à
Öinfo: (7) optimizing 'd1_i/mkL2HCrt_1/inst/crt2axi/\a4l_a4wrAddr_fifof_q_1_reg[33] /D' (path group default) @ 4013.0ps(1/1) (0 secs)

á
%s*synth2x
vinfo: (8) optimizing 'd1_i/mkL2HCrt_1/inst/l2P/\l2RxF/empty_reg_reg /D' (path group default) @ 4069.0ps(1/1) (0 secs)

G
%s*synth28
6info: start optimizing equally critical endpoints ...

G
%s*synth28
6info: done optimizing (1) equally critical endpoints.

á
%s*synth2x
vinfo: (9) optimizing 'd1_i/mkL2HCrt_1/inst/l2P/\l2RxF/empty_reg_reg /D' (path group default) @ 4069.0ps(1/1) (0 secs)

:
%s*synth2+
)info: done optimizing path group default

?
%s*synth20
.info: start optimizing sub-critical range ...

R
%s*synth2C
Ainfo: done optimizing sub-critical range for path group default.

;
%s*synth2,
*info: done optimizing sub-critical range.

ç
%s*synth2~
|Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 846.621 ; gain = 732.129

F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 105 times

å
%s*synth2}
{Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 846.621 ; gain = 732.129

j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[7] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[6] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[5] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[4] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[3] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[2] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[1] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[0] Z8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_de_regZ8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_hs_regZ8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_vs_regZ8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[3] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[2] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[1] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[0] Z8-4163
T
'tying undriven pin %s:%s to constant 0
3295*oasys2
d1_i2

gmii_colZ8-3295
T
'tying undriven pin %s:%s to constant 0
3295*oasys2
d1_i2

gmii_crsZ8-3295
Ü
%s*synth2w
uFinished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

ò
%s*synth2à
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129

ï
%s*synth2Ö
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129

ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

)
%s*synth2

Static Shift Register:

ç
%s*synth2~
||Module Name          |RTL Name             |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|

ç
%s*synth2~
||---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|

ç
%s*synth2~
||design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[47]|5     |1    |YES         |NO                |NO               |1     |0      |

ç
%s*synth2~
||design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[46]|4     |2    |YES         |NO                |NO               |2     |0      |

é
%s*synth2
}|---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

%
%s*synth2
Report BlackBoxes: 

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
     |BlackBox name|Instances

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
-----+-------------+---------

%
%s*synth2
Report Cell Usage: 

)
%s*synth2
-----+-----------+-----

)
%s*synth2
     |Cell       |Count

)
%s*synth2
-----+-----------+-----

)
%s*synth2
1    |BUFG       |    2

)
%s*synth2
2    |BUFIO      |    1

)
%s*synth2
3    |BUFR_1     |    1

)
%s*synth2
4    |CARRY4     |   25

)
%s*synth2
5    |IBUFDS_GTE2|    1

)
%s*synth2
6    |IDELAYCTRL |    1

)
%s*synth2
7    |IODELAY    |    1

)
%s*synth2
8    |LUT1       |  196

)
%s*synth2
9    |LUT2       |  153

)
%s*synth2
10   |LUT3       |  134

)
%s*synth2
11   |LUT4       |  213

)
%s*synth2
12   |LUT5       |  403

)
%s*synth2
13   |LUT6       |  904

)
%s*synth2
14   |MUXF7      |    2

)
%s*synth2
15   |ODDR_1     |   11

)
%s*synth2
16   |RAM32M     |    4

)
%s*synth2
17   |SRL16E     |    3

)
%s*synth2
18   |FDCE       |  110

)
%s*synth2
19   |FDPE       |    8

)
%s*synth2
20   |FDRE       | 1748

)
%s*synth2
21   |FDSE       |  117

)
%s*synth2
22   |IBUF       |   18

)
%s*synth2
23   |IBUFGDS    |    2

)
%s*synth2
24   |OBUF       |   37

)
%s*synth2
-----+-----------+-----

)
%s*synth2
Report Instance Areas: 

B
%s*synth23
1-----+--------------+---------------------+-----

B
%s*synth23
1     |Instance      |Module               |Cells

B
%s*synth23
1-----+--------------+---------------------+-----

B
%s*synth23
11    |top           |                     | 4095

B
%s*synth23
12    |  d1_i        |design_1             | 3853

B
%s*synth23
13    |    mkA4LS_1  |design_1_mkA4LS_1_0  |  891

B
%s*synth23
14    |    mkL2HCrt_1|design_1_mkL2HCrt_1_0| 2962

B
%s*synth23
1-----+--------------+---------------------+-----

î
%s*synth2Ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129

Y
%s*synth2J
HSynthesis finished with 0 errors, 0 critical warnings and 725 warnings.

ë
%s*synth2Å
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129

K
-Analyzing %s Unisim elements for replacement
17*netlist2
36Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ô
ëPossible issues detected after target generation. Generation state is unexpected for target '%s'. Expected 'Generated', got '%s' for source '%s'
53*runs2
Implementation2
Stale2U
S/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/design_1.bdZ36-53
ê
!Unisim Transformation Summary:
%s111*project2”
–  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
Z1-111
1
%Phase 0 | Netlist Checksum: bdfc6590
*common
:
Releasing license: %s
83*common2
	SynthesisZ17-83
x
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
2452
2462
02
0Z4-41
C
%s completed successfully
29*	vivadotcl2
synth_designZ4-42
¢
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
synth_design: 2

00:01:422

00:01:442	
949.7152	
787.660Z17-268
Å
ureport_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 949.715 ; gain = 0.000
*common
S
Exiting %s at %s...
206*common2
Vivado2
Mon Mar  4 16:50:56 2013Z17-206