{
    "nl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/32-openroad-cts/highpass.nl.v",
    "pnl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/32-openroad-cts/highpass.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/32-openroad-cts/highpass.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/32-openroad-cts/highpass.odb",
    "sdc": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/32-openroad-cts/highpass.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/11-openroad-staprepnr/highpass__nom_tt_025C_1v80.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/05-yosys-jsonheader/highpass.h.json",
    "vh": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/27-odb-writeverilogheader/highpass.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 21340,
        "design__instance__area": 105292,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 15,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 154,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00795838,
        "power__switching__total": 0.00626915,
        "power__leakage__total": 4.78833e-08,
        "power__total": 0.0142276,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.80533,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9.10516,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 15,
        "design__max_fanout_violation__count": 154,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.80533,
        "timing__setup__ws": 9.10516,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1000.0 700.0",
        "design__core__bbox": "5.52 10.88 994.06 688.16",
        "design__io": 263,
        "design__die__area": 700000,
        "design__core__area": 669518,
        "design__instance__count__stdcell": 21340,
        "design__instance__area__stdcell": 105292,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.157266,
        "design__instance__utilization__stdcell": 0.157266,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 12.89,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 3.68,
        "route__wirelength__estimated": 502009,
        "design__violations": 0
    }
}