Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 31 17:13:23 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_UART_packet_wrapper_timing_summary_routed.rpt -pb test_UART_packet_wrapper_timing_summary_routed.pb -rpx test_UART_packet_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_UART_packet_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.722        0.000                      0                  592        0.106        0.000                      0                  592        3.000        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
sys_clock                                {0.000 5.000}      10.000          100.000         
  clk_out1_test_UART_packet_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_test_UART_packet_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_test_UART_packet_clk_wiz_0_0        4.722        0.000                      0                  577        0.106        0.000                      0                  577        4.020        0.000                       0                   285  
  clkfbout_test_UART_packet_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_test_UART_packet_clk_wiz_0_0  clk_out1_test_UART_packet_clk_wiz_0_0        6.600        0.000                      0                   15        0.767        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_0
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.058ns (22.746%)  route 3.593ns (77.254%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          1.017     3.946    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.677     8.682    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[17]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524     8.668    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[17]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.058ns (22.746%)  route 3.593ns (77.254%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          1.017     3.946    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.677     8.682    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[18]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524     8.668    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[18]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.058ns (22.746%)  route 3.593ns (77.254%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          1.017     3.946    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.677     8.682    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y113         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[19]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524     8.668    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[19]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.058ns (23.048%)  route 3.532ns (76.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.956     3.885    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.679     8.684    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[10]/C
                         clock pessimism              0.585     9.268    
                         clock uncertainty           -0.074     9.194    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524     8.670    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[10]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.058ns (23.048%)  route 3.532ns (76.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.956     3.885    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.679     8.684    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[11]/C
                         clock pessimism              0.585     9.268    
                         clock uncertainty           -0.074     9.194    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524     8.670    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[11]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.058ns (23.048%)  route 3.532ns (76.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.956     3.885    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.679     8.684    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[12]/C
                         clock pessimism              0.585     9.268    
                         clock uncertainty           -0.074     9.194    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524     8.670    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[12]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.058ns (23.048%)  route 3.532ns (76.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.956     3.885    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.679     8.684    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y111         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[9]/C
                         clock pessimism              0.585     9.268    
                         clock uncertainty           -0.074     9.194    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524     8.670    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[9]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.058ns (23.395%)  route 3.464ns (76.605%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 8.685 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.888     3.817    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.680     8.685    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[5]/C
                         clock pessimism              0.588     9.272    
                         clock uncertainty           -0.074     9.198    
    SLICE_X6Y110         FDRE (Setup_fdre_C_R)       -0.524     8.674    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[5]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.058ns (23.395%)  route 3.464ns (76.605%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 8.685 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.888     3.817    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.680     8.685    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[6]/C
                         clock pessimism              0.588     9.272    
                         clock uncertainty           -0.074     9.198    
    SLICE_X6Y110         FDRE (Setup_fdre_C_R)       -0.524     8.674    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.058ns (23.395%)  route 3.464ns (76.605%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 8.685 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.806    -0.706    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[0]/Q
                         net (fo=3, routed)           1.365     1.115    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg_n_0_[0]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.152     1.267 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6/O
                         net (fo=1, routed)           0.652     1.919    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I3_O)        0.326     2.245 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=2, routed)           0.559     2.805    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[0]_i_2_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124     2.929 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1/O
                         net (fo=20, routed)          0.888     3.817    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay[19]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.680     8.685    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X6Y110         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[7]/C
                         clock pessimism              0.588     9.272    
                         clock uncertainty           -0.074     9.198    
    SLICE_X6Y110         FDRE (Setup_fdre_C_R)       -0.524     8.674    test_UART_packet_i/jstk_uart_bridge_0_0/U0/counter_delay_reg[7]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.673    -0.508    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.313    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/Q[4]
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.045    -0.268 r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[4]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X6Y107         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/C
                         clock pessimism              0.247    -0.495    
    SLICE_X6Y107         FDRE (Hold_fdre_C_D)         0.121    -0.374    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.078    -0.428    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.078    -0.428    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.076    -0.430    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.674    -0.507    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y104         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.310    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y104         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.948    -0.741    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y104         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.075    -0.432    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.674    -0.507    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y105         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.310    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X7Y105         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.948    -0.741    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y105         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X7Y105         FDRE (Hold_fdre_C_D)         0.075    -0.432    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.075    -0.431    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.075    -0.431    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.674    -0.507    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y103         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.310    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X7Y103         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.948    -0.741    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y103         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.075    -0.432    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.675    -0.506    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.309    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X7Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y102         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.075    -0.431    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_UART_packet_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y100     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y100     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y105     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y113    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y113    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y105     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y113    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y113    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y105     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_UART_packet_clk_wiz_0_0
  To Clock:  clkfbout_test_UART_packet_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_UART_packet_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    test_UART_packet_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_0
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.671ns (24.391%)  route 2.080ns (75.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.508     1.249    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.153     1.402 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     1.975    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X7Y108         FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y108         FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y108         FDCE (Recov_fdce_C_CLR)     -0.608     8.574    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.671ns (24.391%)  route 2.080ns (75.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.508     1.249    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.153     1.402 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     1.975    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X7Y108         FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y108         FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y108         FDCE (Recov_fdce_C_CLR)     -0.608     8.574    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.671ns (24.391%)  route 2.080ns (75.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.508     1.249    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X7Y108         LUT1 (Prop_lut1_I0_O)        0.153     1.402 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     1.975    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X7Y108         FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X7Y108         FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y108         FDCE (Recov_fdce_C_CLR)     -0.608     8.574    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.478ns (26.395%)  route 1.333ns (73.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.333     1.034    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.682     8.687    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.571     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X5Y105         FDCE (Recov_fdce_C_CLR)     -0.582     8.601    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.478ns (26.395%)  route 1.333ns (73.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.333     1.034    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.682     8.687    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.571     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X5Y105         FDCE (Recov_fdce_C_CLR)     -0.582     8.601    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.478ns (26.395%)  route 1.333ns (73.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.333     1.034    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.682     8.687    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.571     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X5Y105         FDCE (Recov_fdce_C_CLR)     -0.582     8.601    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.478ns (26.395%)  route 1.333ns (73.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.333     1.034    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDPE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.682     8.687    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDPE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.571     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X5Y105         FDPE (Recov_fdpe_C_PRE)     -0.536     8.647    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.478ns (28.512%)  route 1.198ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.198     0.900    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.582     8.600    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.478ns (28.512%)  route 1.198ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.198     0.900    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.582     8.600    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.478ns (28.512%)  route 1.198ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.735    -0.777    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.299 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.198     0.900    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.681     8.686    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.571     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.582     8.600    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.497%)  route 0.540ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.540     0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y107         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.947    -0.742    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y107         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism              0.270    -0.472    
    SLICE_X7Y107         FDCE (Remov_fdce_C_CLR)     -0.146    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.387%)  route 0.578ns (79.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.578     0.187    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.948    -0.741    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.270    -0.471    
    SLICE_X5Y105         FDCE (Remov_fdce_C_CLR)     -0.146    -0.617    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.387%)  route 0.578ns (79.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.642    -0.539    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.148    -0.391 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          0.578     0.187    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y105         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.948    -0.741    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y105         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.270    -0.471    
    SLICE_X5Y105         FDCE (Remov_fdce_C_CLR)     -0.146    -0.617    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.804    





