Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ns3elapsedtime.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3elapsedtime.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3elapsedtime"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3elapsedtime
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" into library work
Parsing module <elapsedtime>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v" into library work
Parsing module <ns3elapsedtime>.
Parsing module <etlcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3elapsedtime>.

Elaborating module <clock>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v" Line 31: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <elapsedtime>.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 16: Signal <csec100> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 17: Signal <csec10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 18: Signal <sec1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 19: Signal <sec10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 46: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v" Line 56: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <etlcd>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v" Line 29: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3elapsedtime>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v" line 29: Output port <lcdcmd> of the instance <M1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3elapsedtime> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_3_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0417> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0427> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0437> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0447> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0460> created at line 242.
    Found 24-bit 4-to-1 multiplexer for signal <_n0470> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0480> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0490> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred 132 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <elapsedtime>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\elapsedtime.v".
    Found 4-bit register for signal <csec100>.
    Found 4-bit register for signal <csec10>.
    Found 4-bit register for signal <sec1>.
    Found 4-bit register for signal <sec10>.
    Found 1-bit register for signal <startstop>.
    Found 4-bit adder for signal <csec100[3]_GND_4_o_add_10_OUT> created at line 42.
    Found 4-bit adder for signal <csec10[3]_GND_4_o_add_12_OUT> created at line 46.
    Found 4-bit adder for signal <sec1[3]_GND_4_o_add_16_OUT> created at line 51.
    Found 4-bit adder for signal <sec10[3]_GND_4_o_add_20_OUT> created at line 56.
    Found 4-bit 4-to-1 multiplexer for signal <data> created at line 15.
    Found 4-bit comparator greater for signal <PWR_4_o_csec100[3]_LessThan_12_o> created at line 43
    Found 4-bit comparator greater for signal <PWR_4_o_csec10[3]_LessThan_16_o> created at line 48
    Found 4-bit comparator greater for signal <PWR_4_o_sec1[3]_LessThan_20_o> created at line 53
    Found 4-bit comparator greater for signal <PWR_4_o_sec10[3]_LessThan_24_o> created at line 58
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <elapsedtime> synthesized.

Synthesizing Unit <etlcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\elapsedtime\ns3elapsedtime\ns3elapsedtime.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 5-bit register for signal <gstate>.
    Found 2-bit register for signal <digitmux>.
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 32                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | CCLK (rising_edge)                             |
    | Reset              | BTNU (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <etlcd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 4
# Registers                                            : 33
 1-bit register                                        : 24
 2-bit register                                        : 1
 24-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 5
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
# Multiplexers                                         : 163
 1-bit 2-to-1 multiplexer                              : 31
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 40
 4-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 46
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 5
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
# Multiplexers                                         : 166
 1-bit 2-to-1 multiplexer                              : 31
 1-bit 4-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 40
 4-bit 4-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 46
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <etlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <etlcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_0> on signal <gstate[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 10111 | 10111
-------------------
INFO:Xst:2261 - The FF/Latch <lcddatin_5> in Unit <etlcd> is equivalent to the following FF/Latch, which will be removed : <lcddatin_4> 

Optimizing unit <ns3elapsedtime> ...

Optimizing unit <clplcd> ...

Optimizing unit <etlcd> ...

Optimizing unit <elapsedtime> ...
WARNING:Xst:2677 - Node <M1/lcdhome> of sequential type is unconnected in block <ns3elapsedtime>.
WARNING:Xst:1293 - FF/Latch <M0/clkq_18> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_19> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_20> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_21> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_22> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_23> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_24> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_25> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_26> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_27> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_28> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_29> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_30> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_31> has a constant value of 0 in block <ns3elapsedtime>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M1/lcdd_5> in Unit <ns3elapsedtime> is equivalent to the following FF/Latch, which will be removed : <M1/lcdd_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3elapsedtime, actual ratio is 3.
FlipFlop M3/initlcd has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3elapsedtime.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 463
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 56
#      LUT2                        : 42
#      LUT3                        : 14
#      LUT4                        : 22
#      LUT5                        : 32
#      LUT6                        : 158
#      MUXCY                       : 64
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 96
#      FD                          : 31
#      FDE                         : 19
#      FDR                         : 40
#      FDRE                        : 3
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  18224     0%  
 Number of Slice LUTs:                  333  out of   9112     3%  
    Number used as Logic:               333  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    336
   Number with an unused Flip Flop:     240  out of    336    71%  
   Number with an unused LUT:             3  out of    336     0%  
   Number of fully used LUT-FF pairs:    93  out of    336    27%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 79    |
M0/sclclk                          | NONE(M2/sec10_3)       | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.834ns (Maximum Frequency: 84.500MHz)
   Minimum input arrival time before clock: 6.558ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.834ns (frequency: 84.500MHz)
  Total number of paths / destination ports: 1905781 / 123
-------------------------------------------------------------------------
Delay:               11.834ns (Levels of Logic = 25)
  Source:            M1/lcdcount_0 (FF)
  Destination:       M1/lcdd_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M1/lcdcount_0 to M1/lcdd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M1/lcdcount_0 (M1/lcdcount_0)
     INV:I->O              1   0.206   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>_INV_0 (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14>)
     XORCY:CI->O           4   0.180   0.912  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<15> (M1/lcdcount[23]_GND_3_o_add_2_OUT<15>)
     LUT4:I1->O            8   0.205   1.031  M1/_n1270<0>113 (M1/_n1270<0>113)
     LUT6:I3->O           18   0.205   1.050  M1/_n1270<0>115 (M1/_n1270<0>11)
     LUT6:I5->O           11   0.205   0.883  M1/_n0418<3>1 (M1/_n0418)
     LUT6:I5->O            1   0.205   0.808  M1/Mmux__n0386110_SW1_SW2 (N186)
     LUT6:I3->O           15   0.205   0.982  M1/Mmux__n0386110 (M1/lcdstate[3]_lcdstate[3]_mux_59_OUT<0>)
     LUT5:I4->O            1   0.205   0.580  M1/Mmux__n0358110_SW0 (N209)
     LUT6:I5->O           16   0.205   1.005  M1/Mmux__n0358110 (M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT6:I5->O            7   0.205   0.773  M1/_n1102_inv3 (M1/_n1102_inv)
     FDE:CE                    0.322          M1/lcdd_0
    ----------------------------------------
    Total                     11.834ns (3.233ns logic, 8.601ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M0/sclclk'
  Clock period: 6.363ns (frequency: 157.170MHz)
  Total number of paths / destination ports: 558 / 33
-------------------------------------------------------------------------
Delay:               6.363ns (Levels of Logic = 4)
  Source:            M2/csec10_0 (FF)
  Destination:       M2/sec1_3 (FF)
  Source Clock:      M0/sclclk rising
  Destination Clock: M0/sclclk rising

  Data Path: M2/csec10_0 to M2/sec1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  M2/csec10_0 (M2/csec10_0)
     LUT5:I0->O            1   0.203   0.808  M2/PWR_4_o_csec10[3]_LessThan_16_o1 (M2/PWR_4_o_csec10[3]_LessThan_16_o1)
     LUT6:I3->O            6   0.205   0.973  M2/PWR_4_o_csec10[3]_LessThan_16_o3 (M2/PWR_4_o_csec10[3]_LessThan_16_o)
     LUT6:I3->O            6   0.205   1.089  M2/PWR_4_o_sec1[3]_LessThan_20_o1 (M2/PWR_4_o_sec1[3]_LessThan_20_o)
     LUT5:I0->O            4   0.203   0.683  M2/_n00771 (M2/_n0077)
     FDR:R                     0.430          M2/sec1_0
    ----------------------------------------
    Total                      6.363ns (1.693ns logic, 4.670ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 23 / 19
-------------------------------------------------------------------------
Offset:              4.549ns (Levels of Logic = 3)
  Source:            BTNU (PAD)
  Destination:       M3/lcddatin_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTNU to M3/lcddatin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.297  BTNU_IBUF (BTNU_IBUF)
     LUT6:I0->O            2   0.203   0.617  M3/_n0680_inv1 (M3/_n0680_inv)
     LUT3:I2->O            4   0.205   0.683  M3/_n0430_inv1 (M3/_n0430_inv)
     FDE:CE                    0.322          M3/lcddatin_3
    ----------------------------------------
    Total                      4.549ns (1.952ns logic, 2.597ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M0/sclclk'
  Total number of paths / destination ports: 183 / 33
-------------------------------------------------------------------------
Offset:              6.558ns (Levels of Logic = 4)
  Source:            BTND (PAD)
  Destination:       M2/sec1_3 (FF)
  Destination Clock: M0/sclclk rising

  Data Path: BTND to M2/sec1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.551  BTND_IBUF (BTND_IBUF)
     LUT6:I1->O            6   0.203   0.973  M2/PWR_4_o_csec10[3]_LessThan_16_o3 (M2/PWR_4_o_csec10[3]_LessThan_16_o)
     LUT6:I3->O            6   0.205   1.089  M2/PWR_4_o_sec1[3]_LessThan_20_o1 (M2/PWR_4_o_sec1[3]_LessThan_20_o)
     LUT5:I0->O            4   0.203   0.683  M2/_n00771 (M2/_n0077)
     FDR:R                     0.430          M2/sec1_0
    ----------------------------------------
    Total                      6.558ns (2.263ns logic, 4.295ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M1/lcdd_5 (FF)
  Destination:       JC7 (PAD)
  Source Clock:      CLK rising

  Data Path: M1/lcdd_5 to JC7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M1/lcdd_5 (M1/lcdd_5)
     OBUF:I->O                 2.571          JC7_OBUF (JC7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.834|         |         |         |
M0/sclclk      |    2.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M0/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M0/sclclk      |    6.363|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.31 secs
 
--> 

Total memory usage is 198144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    4 (   0 filtered)

