INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab06-bravenew/Lab06-bravenew.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
