--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 681 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.351ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_17 (SLICE_X2Y119.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X34Y81.F2      net (fanout=4)        1.636   send
    SLICE_X34Y81.X       Tilo                  0.759   N31
                                                       SCCB/counter_not0001138_SW0
    SLICE_X35Y80.F3      net (fanout=1)        0.023   N31
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (3.314ns logic, 5.997ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y79.YQ      Tcko                  0.652   SCCB/scaler<3>
                                                       SCCB/scaler_2
    SLICE_X35Y80.G2      net (fanout=4)        1.144   SCCB/scaler<2>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (3.319ns logic, 5.825ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.XQ      Tcko                  0.592   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X35Y80.G1      net (fanout=4)        1.158   SCCB/scaler<1>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (3.259ns logic, 5.839ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_16 (SLICE_X2Y119.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X34Y81.F2      net (fanout=4)        1.636   send
    SLICE_X34Y81.X       Tilo                  0.759   N31
                                                       SCCB/counter_not0001138_SW0
    SLICE_X35Y80.F3      net (fanout=1)        0.023   N31
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (3.314ns logic, 5.997ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y79.YQ      Tcko                  0.652   SCCB/scaler<3>
                                                       SCCB/scaler_2
    SLICE_X35Y80.G2      net (fanout=4)        1.144   SCCB/scaler<2>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (3.319ns logic, 5.825ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.XQ      Tcko                  0.592   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X35Y80.G1      net (fanout=4)        1.158   SCCB/scaler<1>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y119.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y119.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (3.259ns logic, 5.839ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_19 (SLICE_X2Y118.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X34Y81.F2      net (fanout=4)        1.636   send
    SLICE_X34Y81.X       Tilo                  0.759   N31
                                                       SCCB/counter_not0001138_SW0
    SLICE_X35Y80.F3      net (fanout=1)        0.023   N31
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y118.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y118.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (3.314ns logic, 5.997ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y79.YQ      Tcko                  0.652   SCCB/scaler<3>
                                                       SCCB/scaler_2
    SLICE_X35Y80.G2      net (fanout=4)        1.144   SCCB/scaler<2>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y118.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y118.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (3.319ns logic, 5.825ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.XQ      Tcko                  0.592   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X35Y80.G1      net (fanout=4)        1.158   SCCB/scaler<1>
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X35Y80.F4      net (fanout=1)        0.343   SCCB/counter_not0001136/O
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X29Y102.F4     net (fanout=3)        1.336   SCCB/N3
    SLICE_X29Y102.X      Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X2Y118.CE      net (fanout=10)       3.002   SCCB/counter_not0001
    SLICE_X2Y118.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (3.259ns logic, 5.839ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_19 (SLICE_X53Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_18 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_18 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.470   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_18
    SLICE_X53Y81.F4      net (fanout=1)        0.291   SCCB/busy_sr<18>
    SLICE_X53Y81.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<19>
                                                       SCCB/Mmux_busy_sr_mux000141
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_14 (SLICE_X27Y101.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_13 (FF)
  Destination:          SCCB/data_sr_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_13 to SCCB/data_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y101.YQ     Tcko                  0.470   SCCB/data_sr<14>
                                                       SCCB/data_sr_13
    SLICE_X27Y101.F4     net (fanout=1)        0.291   SCCB/data_sr<13>
    SLICE_X27Y101.CLK    Tckf        (-Th)    -0.516   SCCB/data_sr<14>
                                                       SCCB/Mmux_data_sr_mux000191
                                                       SCCB/data_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_22 (SLICE_X35Y95.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_21 (FF)
  Destination:          SCCB/data_sr_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_21 to SCCB/data_sr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y95.YQ      Tcko                  0.470   SCCB/data_sr<22>
                                                       SCCB/data_sr_21
    SLICE_X35Y95.F4      net (fanout=1)        0.291   SCCB/data_sr<21>
    SLICE_X35Y95.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<22>
                                                       SCCB/Mmux_data_sr_mux0001311
                                                       SCCB/data_sr_22
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 439 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.167ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_0 (SLICE_X16Y19.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.076 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.XQ        Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X12Y7.F2       net (fanout=4)        1.576   inst_vgatiming/hcnt<5>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y19.CE      net (fanout=16)       2.372   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y19.CLK     Tceck                 0.555   inst_vgatiming/vcnt<0>
                                                       inst_vgatiming/vcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.665ns logic, 4.412ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.076 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.YQ        Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X12Y7.F3       net (fanout=4)        1.432   inst_vgatiming/hcnt<4>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y19.CE      net (fanout=16)       2.372   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y19.CLK     Tceck                 0.555   inst_vgatiming/vcnt<0>
                                                       inst_vgatiming/vcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (2.725ns logic, 4.268ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.076 - 0.129)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.XQ        Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X12Y7.F4       net (fanout=4)        1.418   inst_vgatiming/hcnt<7>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y19.CE      net (fanout=16)       2.372   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y19.CLK     Tceck                 0.555   inst_vgatiming/vcnt<0>
                                                       inst_vgatiming/vcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (2.665ns logic, 4.254ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_3 (SLICE_X14Y18.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.089 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.XQ        Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X12Y7.F2       net (fanout=4)        1.576   inst_vgatiming/hcnt<5>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (2.665ns logic, 4.410ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.089 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.YQ        Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X12Y7.F3       net (fanout=4)        1.432   inst_vgatiming/hcnt<4>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (2.725ns logic, 4.266ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.089 - 0.129)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.XQ        Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X12Y7.F4       net (fanout=4)        1.418   inst_vgatiming/hcnt<7>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.917ns (2.665ns logic, 4.252ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_2 (SLICE_X14Y18.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.089 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.XQ        Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X12Y7.F2       net (fanout=4)        1.576   inst_vgatiming/hcnt<5>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (2.665ns logic, 4.410ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.089 - 0.126)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.YQ        Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X12Y7.F3       net (fanout=4)        1.432   inst_vgatiming/hcnt<4>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (2.725ns logic, 4.266ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.089 - 0.129)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.XQ        Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X12Y7.F4       net (fanout=4)        1.418   inst_vgatiming/hcnt<7>
    SLICE_X12Y7.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.G2        net (fanout=1)        0.464   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X2Y7.Y         Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X14Y18.CE      net (fanout=16)       2.370   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X14Y18.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.917ns (2.665ns logic, 4.252ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X47Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc4 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cc4 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y8.YQ       Tcko                  0.470   cc41
                                                       cc4
    SLICE_X47Y8.BY       net (fanout=2)        0.428   cc41
    SLICE_X47Y8.CLK      Tckdi       (-Th)    -0.135   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.605ns logic, 0.428ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point vmax_0 (SLICE_X47Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y9.YQ       Tcko                  0.470   vmax<0>
                                                       vmax_0
    SLICE_X47Y9.BY       net (fanout=2)        0.639   vmax<0>
    SLICE_X47Y9.CLK      Tckdi       (-Th)    -0.135   vmax<0>
                                                       vmax_0
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.605ns logic, 0.639ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/v (SLICE_X16Y18.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/vcnt_0 (FF)
  Destination:          inst_vgatiming/v (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/vcnt_0 to inst_vgatiming/v
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.XQ      Tcko                  0.474   inst_vgatiming/vcnt<0>
                                                       inst_vgatiming/vcnt_0
    SLICE_X16Y18.F3      net (fanout=4)        0.427   inst_vgatiming/vcnt<0>
    SLICE_X16Y18.CLK     Tckf        (-Th)    -0.560   inst_vgatiming/v
                                                       inst_vgatiming/v_mux000133
                                                       inst_vgatiming/v
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.034ns logic, 0.427ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X14Y5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X14Y5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/hcnt<1>/SR
  Logical resource: inst_vgatiming/hcnt_1/SR
  Location pin: SLICE_X5Y1.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.306ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_1 (SLICE_X66Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.129 - 0.149)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y51.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.F2      net (fanout=16)       1.394   inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X66Y65.CE      net (fanout=8)        0.674   inst_ov7670capt1/address_not0001
    SLICE_X66Y65.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.901ns logic, 2.068ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.129 - 0.149)
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X66Y73.F4      net (fanout=13)       2.407   inst_ov7670capt1/we_reg
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X66Y65.CE      net (fanout=8)        0.674   inst_ov7670capt1/address_not0001
    SLICE_X66Y65.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.966ns logic, 3.081ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_0 (SLICE_X66Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.129 - 0.149)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y51.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.F2      net (fanout=16)       1.394   inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X66Y65.CE      net (fanout=8)        0.674   inst_ov7670capt1/address_not0001
    SLICE_X66Y65.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.901ns logic, 2.068ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.129 - 0.149)
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X66Y73.F4      net (fanout=13)       2.407   inst_ov7670capt1/we_reg
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X66Y65.CE      net (fanout=8)        0.674   inst_ov7670capt1/address_not0001
    SLICE_X66Y65.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.966ns logic, 3.081ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_3 (SLICE_X67Y67.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.127 - 0.149)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y51.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.F2      net (fanout=16)       1.394   inst_ov7670capt1/latched_vsync
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X67Y67.CE      net (fanout=8)        0.672   inst_ov7670capt1/address_not0001
    SLICE_X67Y67.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.901ns logic, 2.066ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.127 - 0.149)
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X66Y73.F4      net (fanout=13)       2.407   inst_ov7670capt1/we_reg
    SLICE_X66Y73.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X67Y67.CE      net (fanout=8)        0.672   inst_ov7670capt1/address_not0001
    SLICE_X67Y67.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.966ns logic, 3.079ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.108 - 0.100)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_6
    RAMB16_X1Y4.DIA0     net (fanout=4)        0.268   inst_ov7670capt1/d_latch<6>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.344ns logic, 0.268ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.104 - 0.093)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y41.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y5.DIA0     net (fanout=4)        0.492   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.396ns logic, 0.492ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y7.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.211 - 0.196)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y53.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_3
    RAMB16_X1Y7.DIA3     net (fanout=4)        0.829   inst_ov7670capt1/d_latch<3>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.347ns logic, 0.829ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X67Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X67Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X67Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.351ns|      1.792ns|            0|            0|         5982|          439|
| TS_clk251                     |     40.000ns|      7.167ns|          N/A|            0|            0|          439|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.306ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|      9.306ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    9.306|    4.039|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7037 paths, 0 nets, and 1733 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 17:45:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



