TRACE::2021-02-08.22:10:24::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:24::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:24::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-08.22:10:30::SCWPlatform::Opened new HwDB with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:30::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-08.22:10:30::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper"
		}]
}
TRACE::2021-02-08.22:10:30::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-08.22:10:30::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-02-08.22:10:30::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper"
		}]
}
TRACE::2021-02-08.22:10:30::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper"
		}]
}
TRACE::2021-02-08.22:10:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:30::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:30::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-08.22:10:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-08.22:10:31::SCWMssOS::No sw design opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::mss does not exists at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::Creating sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::Adding the swdes entry, created swdb D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::updating the scw layer changes to swdes at   D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::Writing mss at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2021-02-08.22:10:31::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-08.22:10:31::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-02-08.22:10:31::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-02-08.22:10:31::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-02-08.22:10:31::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:31::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:31::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:31::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:31::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-02-08.22:10:31::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:31::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2021-02-08.22:10:31::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-02-08.22:10:38::SCWPlatform::Started generating the artifacts platform DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-08.22:10:38::SCWPlatform::Started generating the artifacts for system configuration DMA_FIFO_wrapper
LOG::2021-02-08.22:10:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-08.22:10:38::SCWSystem::Not a boot domain 
LOG::2021-02-08.22:10:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-08.22:10:38::SCWDomain::Generating domain artifcats
TRACE::2021-02-08.22:10:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-08.22:10:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2021-02-08.22:10:38::SCWMssOS::Could not open the swdb for D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2021-02-08.22:10:38::SCWMssOS::Could not open the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-02-08.22:10:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-08.22:10:38::SCWMssOS::No sw design opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::Adding the swdes entry D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-08.22:10:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-08.22:10:38::SCWMssOS::Opened the sw design.  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2021-02-08.22:10:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-08.22:10:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-08.22:10:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-08.22:10:38::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-08.22:10:38::SCWMssOS::Copying to export directory.
TRACE::2021-02-08.22:10:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-08.22:10:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-08.22:10:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-08.22:10:38::SCWSystem::Completed Processing the sysconfig DMA_FIFO_wrapper
LOG::2021-02-08.22:10:38::SCWPlatform::Completed generating the artifacts for system configuration DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWPlatform::Started preparing the platform 
TRACE::2021-02-08.22:10:38::SCWSystem::Writing the bif file for system config DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWSystem::dir created 
TRACE::2021-02-08.22:10:38::SCWSystem::Writing the bif 
TRACE::2021-02-08.22:10:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-08.22:10:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-08.22:10:38::SCWPlatform::Completed generating the platform
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a85694a000691b81081f50758367090c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-08.22:10:38::SCWPlatform::updated the xpfm file.
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a85694a000691b81081f50758367090c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a85694a000691b81081f50758367090c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-08.22:10:38::SCWPlatform::Started generating the artifacts platform DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-08.22:10:38::SCWPlatform::Started generating the artifacts for system configuration DMA_FIFO_wrapper
LOG::2021-02-08.22:10:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-08.22:10:38::SCWDomain::Generating domain artifcats
TRACE::2021-02-08.22:10:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-08.22:10:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2021-02-08.22:10:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-08.22:10:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-08.22:10:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-08.22:10:38::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-08.22:10:38::SCWMssOS::Copying to export directory.
TRACE::2021-02-08.22:10:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-08.22:10:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-08.22:10:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-08.22:10:38::SCWSystem::Completed Processing the sysconfig DMA_FIFO_wrapper
LOG::2021-02-08.22:10:38::SCWPlatform::Completed generating the artifacts for system configuration DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWPlatform::Started preparing the platform 
TRACE::2021-02-08.22:10:38::SCWSystem::Writing the bif file for system config DMA_FIFO_wrapper
TRACE::2021-02-08.22:10:38::SCWSystem::dir created 
TRACE::2021-02-08.22:10:38::SCWSystem::Writing the bif 
TRACE::2021-02-08.22:10:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-08.22:10:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-08.22:10:38::SCWPlatform::Completed generating the platform
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:10:38::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:10:38::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:10:38::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:10:38::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:10:38::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:10:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a85694a000691b81081f50758367090c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-08.22:10:38::SCWPlatform::updated the xpfm file.
LOG::2021-02-08.22:11:16::SCWPlatform::Started generating the artifacts platform DMA_FIFO_wrapper
TRACE::2021-02-08.22:11:16::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-08.22:11:17::SCWPlatform::Started generating the artifacts for system configuration DMA_FIFO_wrapper
LOG::2021-02-08.22:11:17::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-08.22:11:17::SCWSystem::Not a boot domain 
LOG::2021-02-08.22:11:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-08.22:11:17::SCWDomain::Generating domain artifcats
TRACE::2021-02-08.22:11:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-08.22:11:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-08.22:11:17::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:17::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:17::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:17::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:11:17::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:17::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:11:17::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:17::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:11:17::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:17::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:11:17::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:17::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2021-02-08.22:11:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-08.22:11:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-08.22:11:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-08.22:11:17::SCWMssOS::doing bsp build ... 
TRACE::2021-02-08.22:11:17::SCWMssOS::System Command Ran  D: & cd  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-02-08.22:11:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/axidma_v9_10/src"

TRACE::2021-02-08.22:11:17::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-02-08.22:11:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-02-08.22:11:17::SCWMssOS::ll -Wextra"

TRACE::2021-02-08.22:11:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-02-08.22:11:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-02-08.22:11:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-02-08.22:11:17::SCWMssOS::-Wextra"

TRACE::2021-02-08.22:11:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-02-08.22:11:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-02-08.22:11:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-02-08.22:11:17::SCWMssOS::-Wextra"

TRACE::2021-02-08.22:11:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-02-08.22:11:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-02-08.22:11:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-02-08.22:11:17::SCWMssOS:: -Wextra"

TRACE::2021-02-08.22:11:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-02-08.22:11:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-02-08.22:11:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-02-08.22:11:18::SCWMssOS::-Wall -Wextra"

TRACE::2021-02-08.22:11:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-02-08.22:11:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-02-08.22:11:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-02-08.22:11:18::SCWMssOS::all -Wextra"

TRACE::2021-02-08.22:11:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axidma_v9_10/src"

TRACE::2021-02-08.22:11:18::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-02-08.22:11:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-02-08.22:11:18::SCWMssOS::-Wextra"

TRACE::2021-02-08.22:11:19::SCWMssOS::"Compiling axidma"

TRACE::2021-02-08.22:11:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-02-08.22:11:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-02-08.22:11:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-02-08.22:11:20::SCWMssOS::xtra"

TRACE::2021-02-08.22:11:20::SCWMssOS::"Compiling bram"

TRACE::2021-02-08.22:11:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-02-08.22:11:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-02-08.22:11:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-02-08.22:11:21::SCWMssOS::xtra"

TRACE::2021-02-08.22:11:22::SCWMssOS::"Compiling cpu"

TRACE::2021-02-08.22:11:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-02-08.22:11:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-02-08.22:11:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-02-08.22:11:22::SCWMssOS::extra"

TRACE::2021-02-08.22:11:22::SCWMssOS::"Compiling intc"

TRACE::2021-02-08.22:11:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-02-08.22:11:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-02-08.22:11:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-02-08.22:11:23::SCWMssOS::ll -Wextra"

TRACE::2021-02-08.22:11:23::SCWMssOS::"Compiling standalone";

TRACE::2021-02-08.22:11:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-02-08.22:11:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-02-08.22:11:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-02-08.22:11:28::SCWMssOS:: -Wextra"

TRACE::2021-02-08.22:11:29::SCWMssOS::"Compiling uartlite"

TRACE::2021-02-08.22:11:30::SCWMssOS::'Finished building libraries'

TRACE::2021-02-08.22:11:30::SCWMssOS::Copying to export directory.
TRACE::2021-02-08.22:11:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-08.22:11:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-08.22:11:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-08.22:11:30::SCWSystem::Completed Processing the sysconfig DMA_FIFO_wrapper
LOG::2021-02-08.22:11:30::SCWPlatform::Completed generating the artifacts for system configuration DMA_FIFO_wrapper
TRACE::2021-02-08.22:11:30::SCWPlatform::Started preparing the platform 
TRACE::2021-02-08.22:11:30::SCWSystem::Writing the bif file for system config DMA_FIFO_wrapper
TRACE::2021-02-08.22:11:30::SCWSystem::dir created 
TRACE::2021-02-08.22:11:30::SCWSystem::Writing the bif 
TRACE::2021-02-08.22:11:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-08.22:11:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-08.22:11:30::SCWPlatform::Completed generating the platform
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:11:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:11:30::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:11:30::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:11:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:11:30::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:11:30::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:11:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:11:30::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:11:30::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWWriter::formatted JSON is {
	"platformName":	"DMA_FIFO_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_FIFO_wrapper",
	"platHandOff":	"D:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/DMA_FIFO_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_FIFO_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_FIFO_wrapper",
	"systems":	[{
			"systemName":	"DMA_FIFO_wrapper",
			"systemDesc":	"DMA_FIFO_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_FIFO_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a85694a000691b81081f50758367090c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-08.22:11:30::SCWPlatform::updated the xpfm file.
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA given D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform::DSA directory D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw
TRACE::2021-02-08.22:11:30::SCWPlatform:: Platform Path D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/hw/DMA_FIFO_wrapper.xsa
TRACE::2021-02-08.22:11:30::SCWPlatform:: Unique name xilinx:kc705::0.0
TRACE::2021-02-08.22:11:30::SCWPlatform::Trying to set the existing hwdb with name DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Opened existing hwdb DMA_FIFO_wrapper_0
TRACE::2021-02-08.22:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.22:11:30::SCWMssOS::Checking the sw design at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.22:11:30::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-08.22:11:30::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/test_FIFO/workspace_dario/workspace_test_fifo/DMA_FIFO_wrapper/microblaze_0/standalone_domain/bsp/system.mss
