<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="338" />
   <description preferredWidth="339" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <clocktable>
  <columns>
   <clockname preferredWidth="355" />
   <clocksource preferredWidth="355" />
   <frequency preferredWidth="335" />
  </columns>
 </clocktable>
 <generation synthesis="VHDL" />
</preferences>
