$date
	Fri Apr  7 13:04:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 16 ! bus [15:0] $end
$var reg 1 " clk $end
$var reg 16 # data_push [15:0] $end
$var reg 1 $ enable $end
$var reg 1 % latch $end
$scope module regA $end
$var wire 1 & clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 8 ( data_out [7:0] $end
$var wire 1 ) enable $end
$var wire 1 * latch $end
$var reg 8 + data_internal [7:0] $end
$upscope $end
$scope module regB $end
$var wire 1 & clk $end
$var wire 8 , data_in [7:0] $end
$var wire 8 - data_out [7:0] $end
$var wire 1 ) enable $end
$var wire 1 * latch $end
$var reg 8 . data_internal [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bz -
b11001101 ,
bx +
0*
0)
bz (
b11001101 '
0&
0%
0$
b1010101111001101 #
0"
bz !
$end
#2
1"
1&
#4
0"
0&
#6
1"
1&
#8
0"
0&
#10
1"
1&
#11
1%
1*
#12
0"
0&
#14
b11001101 .
b11001101 +
1"
1&
#16
0"
0&
#17
0%
0*
#18
1"
1&
#20
0"
0&
#22
1"
1&
#24
0"
0&
#26
1"
1&
#28
0"
0&
#30
1"
1&
#32
0"
0&
#34
1"
1&
#36
0"
0&
#37
b11001101 (
b11001101 -
bz1100110x1101 !
1$
1)
#38
1"
1&
#40
0"
0&
#42
1"
1&
#43
bz (
bz -
bz !
0$
0)
#44
0"
0&
#46
1"
1&
#48
0"
0&
#50
1"
1&
#52
0"
0&
#54
1"
1&
#56
0"
0&
#58
1"
1&
#60
0"
0&
#62
1"
1&
#64
0"
0&
#66
1"
1&
#68
0"
0&
#70
1"
1&
#72
0"
0&
#74
1"
1&
#76
0"
0&
#78
1"
1&
#80
0"
0&
#82
1"
1&
#84
0"
0&
#86
1"
1&
#88
0"
0&
#90
1"
1&
#92
0"
0&
#94
1"
1&
#96
0"
0&
#98
1"
1&
#100
0"
0&
#102
1"
1&
#104
0"
0&
#106
1"
1&
#108
0"
0&
#110
1"
1&
#112
0"
0&
#114
1"
1&
#116
0"
0&
#118
1"
1&
#120
0"
0&
#122
1"
1&
#124
0"
0&
#126
1"
1&
#128
0"
0&
#130
1"
1&
#132
0"
0&
#134
1"
1&
#136
0"
0&
#138
1"
1&
#140
0"
0&
#142
1"
1&
#143
