Analysis & Synthesis report for mc8051_top_
Wed Oct 13 18:27:28 2004
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (No Restructuring Performed)
  5. WYSIWYG Cells
  6. General Register Statistics
  7. Hierarchy
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis Equations
 10. Analysis & Synthesis Source Files Read
 11. Analysis & Synthesis Resource Usage Summary
 12. Analysis & Synthesis RAM Summary
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Oct 13 18:27:28 2004         ;
; Quartus II Version          ; 4.1 Build 208 09/10/2004 SP 2 SJ Full Version ;
; Revision Name               ; mc8051_top_                                   ;
; Top-level Entity Name       ; mc8051_top                                    ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 3,360                                         ;
; Total pins                  ; 74                                            ;
; Total memory bits           ; 197,632                                       ;
; Total PLLs                  ; 1                                             ;
+-----------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP1C20F400C7 ;               ;
; Disk space/compilation speed tradeoff                              ; Smart        ; Normal        ;
; Preserve fewer node names                                          ; Off          ; On            ;
; Family name                                                        ; Cyclone      ; Stratix       ;
; Top-level entity name                                              ; mc8051_top   ; mc8051_top_   ;
; Type of Retiming Performed During Resynthesis                      ; Full         ;               ;
; Resynthesis Optimization Effort                                    ; Normal       ;               ;
; Physical Synthesis Level for Resynthesis                           ; Normal       ;               ;
; Use Generated Physical Constraints File                            ; On           ;               ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone                                  ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
+--------------------------------------------------------------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2:1                ; 8 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result210w~2    ;
; 2:1                ; 8 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result186w~2 ;
; 2:1                ; 8 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result174w~2  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 3330  ;
; Number of synthesis-generated cells                    ; 30    ;
; Number of WYSIWYG LUTs                                 ; 3134  ;
; Number of synthesis-generated LUTs                     ; 27    ;
; Number of WYSIWYG registers                            ; 582   ;
; Number of synthesis-generated registers                ; 3     ;
; Number of cells with combinational logic only          ; 2775  ;
; Number of cells with registers only                    ; 199   ;
; Number of cells with combinational logic and registers ; 386   ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 574   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 412   ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------+
; Hierarchy ;
+-----------+
mc8051_top
 |-- cyclonepll:i_cyclonepll
      |-- altpll_work_mc8051_top_struc_1:altpll_component
           |-- altpll:U1
 |-- mc8051_chipsel:i_mc8051_chipsel
 |-- mc8051_core:i_mc8051_core
      |-- mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu
      |-- mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr
      |-- mc8051_alu:i_mc8051_alu
           |-- dcml_adjust:gen_dcml_adj_i_dcml_adjust
           |-- addsub_core:i_addsub_core
                |-- addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy
                |-- addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy
           |-- alucore:i_alucore
           |-- alumux:i_alumux
      |-- mc8051_control:i_mc8051_control
           |-- control_fsm:i_control_fsm
           |-- control_mem:i_control_mem
 |-- mc8051_datamux:i_mc8051_datamux
 |-- mc8051_pram:i_mc8051_pram
      |-- altsyncram:altsyncram_component
           |-- altsyncram_07c1:auto_generated
                |-- decode_fga:decode2
                |-- mux_vab:mux3
 |-- mc8051_ram:i_mc8051_ram
      |-- altsyncram:altsyncram_component
           |-- altsyncram_ldv:auto_generated
 |-- mc8051_ramx:i_mc8051_ramx
      |-- altsyncram:altsyncram_component
           |-- altsyncram_rgv:auto_generated
                |-- decode_fga:decode3
                |-- mux_vab:mux2
 |-- mc8051_rom:i_mc8051_rom
      |-- altsyncram:altsyncram_component
           |-- altsyncram_gdp:auto_generated
                |-- mux_vab:mux2


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                       ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |mc8051_top                                                                                      ; 3360 (48)   ; 585          ; 197632      ; 74   ; 0            ; 2775 (48)    ; 199 (0)           ; 386 (0)          ; 176 (0)         ; |mc8051_top                                                                                                                                                                ;
;    |cyclonepll:i_cyclonepll|                                                                     ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll                                                                                                                                        ;
;       |altpll_work_mc8051_top_struc_1:altpll_component|                                          ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component                                                                                        ;
;          |altpll:U1|                                                                             ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1                                                                              ;
;    |mc8051_chipsel:i_mc8051_chipsel|                                                             ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_chipsel:i_mc8051_chipsel                                                                                                                                ;
;    |mc8051_core:i_mc8051_core|                                                                   ; 3271 (0)    ; 574          ; 0           ; 0    ; 0            ; 2697 (0)     ; 196 (0)           ; 378 (0)          ; 176 (0)         ; |mc8051_top|mc8051_core:i_mc8051_core                                                                                                                                      ;
;       |mc8051_alu:i_mc8051_alu|                                                                  ; 254 (0)     ; 0            ; 0           ; 0    ; 0            ; 254 (0)      ; 0 (0)             ; 0 (0)            ; 21 (0)          ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu                                                                                                              ;
;          |addsub_core:i_addsub_core|                                                             ; 34 (0)      ; 0            ; 0           ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core                                                                                    ;
;             |addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|   ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy   ;
;             |addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy| ; 21 (21)     ; 0            ; 0           ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy ;
;          |alucore:i_alucore|                                                                     ; 49 (49)     ; 0            ; 0           ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore                                                                                            ;
;          |alumux:i_alumux|                                                                       ; 159 (159)   ; 0            ; 0           ; 0    ; 0            ; 159 (159)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux                                                                                              ;
;          |dcml_adjust:gen_dcml_adj_i_dcml_adjust|                                                ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust                                                                       ;
;       |mc8051_control:i_mc8051_control|                                                          ; 2683 (0)    ; 465          ; 0           ; 0    ; 0            ; 2218 (0)     ; 182 (0)           ; 283 (0)          ; 111 (0)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control                                                                                                      ;
;          |control_fsm:i_control_fsm|                                                             ; 755 (755)   ; 0            ; 0           ; 0    ; 0            ; 755 (755)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm                                                                            ;
;          |control_mem:i_control_mem|                                                             ; 1928 (1928) ; 465          ; 0           ; 0    ; 0            ; 1463 (1463)  ; 182 (182)         ; 283 (283)        ; 111 (111)       ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem                                                                            ;
;       |mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|                                                 ; 201 (201)   ; 63           ; 0           ; 0    ; 0            ; 138 (138)    ; 8 (8)             ; 55 (55)          ; 12 (12)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu                                                                                             ;
;       |mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|                                        ; 133 (133)   ; 46           ; 0           ; 0    ; 0            ; 87 (87)      ; 6 (6)             ; 40 (40)          ; 32 (32)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr                                                                                    ;
;    |mc8051_datamux:i_mc8051_datamux|                                                             ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; |mc8051_top|mc8051_datamux:i_mc8051_datamux                                                                                                                                ;
;    |mc8051_pram:i_mc8051_pram|                                                                   ; 11 (0)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram                                                                                                                                      ;
;       |altsyncram:altsyncram_component|                                                          ; 11 (0)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component                                                                                                      ;
;          |altsyncram_07c1:auto_generated|                                                        ; 11 (1)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated                                                                       ;
;             |decode_fga:decode2|                                                                 ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2                                                    ;
;             |mux_vab:mux3|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3                                                          ;
;    |mc8051_ram:i_mc8051_ram|                                                                     ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram                                                                                                                                        ;
;       |altsyncram:altsyncram_component|                                                          ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component                                                                                                        ;
;          |altsyncram_ldv:auto_generated|                                                         ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated                                                                          ;
;    |mc8051_ramx:i_mc8051_ramx|                                                                   ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx                                                                                                                                      ;
;       |altsyncram:altsyncram_component|                                                          ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component                                                                                                      ;
;          |altsyncram_rgv:auto_generated|                                                         ; 9 (1)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated                                                                        ;
;             |mux_vab:mux2|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2                                                           ;
;    |mc8051_rom:i_mc8051_rom|                                                                     ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom                                                                                                                                        ;
;       |altsyncram:altsyncram_component|                                                          ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component                                                                                                        ;
;          |altsyncram_gdp:auto_generated|                                                         ; 9 (1)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated                                                                          ;
;             |mux_vab:mux2|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2                                                             ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in N:/design/mc8051/quartus/mc8051_top_.map.eqn.


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                ;
+---------------------------------------------------------------------+-----------------+
; File Name                                                           ; Used in Netlist ;
+---------------------------------------------------------------------+-----------------+
; ../synpl/rev_2/mc8051_top.vqm                                       ; yes             ;
; ../generate/mc8051_pram.vhd                                         ; yes             ;
; ../generate/mc8051_rom.vhd                                          ; yes             ;
; ../generate/mc8051_ram.vhd                                          ; yes             ;
; ../generate/mc8051_ramx.vhd                                         ; yes             ;
; o:/altera/quartus/4.2/libraries/megafunctions/altsyncram.tdf        ; yes             ;
; o:/altera/quartus/4.2/libraries/megafunctions/stratix_ram_block.inc ; yes             ;
; o:/altera/quartus/4.2/libraries/megafunctions/aglobal41.inc         ; yes             ;
; N:/design/mc8051/quartus/db/altsyncram_07c1.tdf                     ; yes             ;
; N:/design/mc8051/quartus/db/decode_fga.tdf                          ; yes             ;
; N:/design/mc8051/quartus/db/mux_vab.tdf                             ; yes             ;
; N:/design/mc8051/quartus/db/altsyncram_rgv.tdf                      ; yes             ;
; N:/design/mc8051/quartus/db/altsyncram_gdp.tdf                      ; yes             ;
; N:/design/mc8051/quartus/db/altsyncram_ldv.tdf                      ; yes             ;
; o:/altera/quartus/4.2/libraries/megafunctions/altpll.tdf            ; yes             ;
+---------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+-----------------------------------+-----------------------------------------------------------------------------------------+
; Resource                          ; Usage                                                                                   ;
+-----------------------------------+-----------------------------------------------------------------------------------------+
; Logic cells                       ; 3,360                                                                                   ;
; Total combinational functions     ; 3161                                                                                    ;
; Total 4-input functions           ; 2031                                                                                    ;
; Total 3-input functions           ; 809                                                                                     ;
; Total 2-input functions           ; 248                                                                                     ;
; Total 1-input functions           ; 67                                                                                      ;
; Total 0-input functions           ; 6                                                                                       ;
; Combinational cells for routing   ; 0                                                                                       ;
; Total registers                   ; 585                                                                                     ;
; Total logic cells in carry chains ; 176                                                                                     ;
; I/O pins                          ; 74                                                                                      ;
; Total memory bits                 ; 197632                                                                                  ;
; Total PLLs                        ; 1                                                                                       ;
; Maximum fan-out node              ; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 ;
; Maximum fan-out                   ; 641                                                                                     ;
; Total fan-out                     ; 14211                                                                                   ;
; Average fan-out                   ; 4.07                                                                                    ;
+-----------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None        ;
; mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 128          ; 8            ; --           ; --           ; 1024  ; None        ;
; mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None        ;
; mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536 ; RAMLOAD.hex ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 13 18:26:41 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off mc8051_top_ -c mc8051_top_
Info: Found 18 design units, including 18 entities, in source file ../synpl/rev_2/mc8051_top.vqm
    Info: Found entity 1: control_fsm
    Info: Found entity 2: control_mem
    Info: Found entity 3: mc8051_control
    Info: Found entity 4: alumux
    Info: Found entity 5: alucore
    Info: Found entity 6: addsub_cy
    Info: Found entity 7: addsub_ovcy
    Info: Found entity 8: addsub_core
    Info: Found entity 9: dcml_adjust
    Info: Found entity 10: mc8051_alu
    Info: Found entity 11: mc8051_siu
    Info: Found entity 12: mc8051_tmrctr
    Info: Found entity 13: mc8051_core
    Info: Found entity 14: altpll_work_mc8051_top_struc_1
    Info: Found entity 15: cyclonepll
    Info: Found entity 16: mc8051_chipsel
    Info: Found entity 17: mc8051_datamux
    Info: Found entity 18: mc8051_top
Info: Found 2 design units, including 1 entities, in source file ../generate/mc8051_pram.vhd
    Info: Found design unit 1: mc8051_pram-SYN
    Info: Found entity 1: mc8051_pram
Info: Found 2 design units, including 1 entities, in source file ../generate/mc8051_rom.vhd
    Info: Found design unit 1: mc8051_rom-SYN
    Info: Found entity 1: mc8051_rom
Info: Found 2 design units, including 1 entities, in source file ../generate/mc8051_ram.vhd
    Info: Found design unit 1: mc8051_ram-SYN
    Info: Found entity 1: mc8051_ram
Info: Found 2 design units, including 1 entities, in source file ../generate/mc8051_ramx.vhd
    Info: Found design unit 1: mc8051_ramx-SYN
    Info: Found entity 1: mc8051_ramx
Info: Found 1 design units, including 1 entities, in source file o:/altera/quartus/4.2/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_07c1.tdf
    Info: Found entity 1: altsyncram_07c1
Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf
    Info: Found entity 1: decode_fga
Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf
    Info: Found entity 1: mux_vab
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rgv.tdf
    Info: Found entity 1: altsyncram_rgv
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gdp.tdf
    Info: Found entity 1: altsyncram_gdp
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ldv.tdf
    Info: Found entity 1: altsyncram_ldv
Info: Found 1 design units, including 1 entities, in source file o:/altera/quartus/4.2/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Implemented 3491 device resources after synthesis - the final resource count might be different
    Info: Implemented 39 input pins
    Info: Implemented 35 output pins
    Info: Implemented 3360 logic cells
    Info: Implemented 56 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Oct 13 18:27:27 2004
    Info: Elapsed time: 00:00:46


