///Register `EXTI_FPR1` reader
pub type R = crate::R<EXTI_FPR1rs>;
///Register `EXTI_FPR1` writer
pub type W = crate::W<EXTI_FPR1rs>;
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF0 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF0> for bool {
    #[inline(always)]
    fn from(variant: FPIF0) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF0` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF0_R = crate::BitReader<FPIF0>;
impl FPIF0_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF0 {
        match self.bits {
            false => FPIF0::B0x0,
            true => FPIF0::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF0::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF0::B0x1
    }
}
///Field `FPIF0` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF0_W<'a, REG> = crate::BitWriter<'a, REG, FPIF0>;
impl<'a, REG> FPIF0_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF0::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF0::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF1 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF1> for bool {
    #[inline(always)]
    fn from(variant: FPIF1) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF1` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF1_R = crate::BitReader<FPIF1>;
impl FPIF1_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF1 {
        match self.bits {
            false => FPIF1::B0x0,
            true => FPIF1::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF1::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF1::B0x1
    }
}
///Field `FPIF1` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF1_W<'a, REG> = crate::BitWriter<'a, REG, FPIF1>;
impl<'a, REG> FPIF1_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF1::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF1::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF2 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF2> for bool {
    #[inline(always)]
    fn from(variant: FPIF2) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF2` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF2_R = crate::BitReader<FPIF2>;
impl FPIF2_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF2 {
        match self.bits {
            false => FPIF2::B0x0,
            true => FPIF2::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF2::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF2::B0x1
    }
}
///Field `FPIF2` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF2_W<'a, REG> = crate::BitWriter<'a, REG, FPIF2>;
impl<'a, REG> FPIF2_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF2::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF2::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF3 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF3> for bool {
    #[inline(always)]
    fn from(variant: FPIF3) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF3` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF3_R = crate::BitReader<FPIF3>;
impl FPIF3_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF3 {
        match self.bits {
            false => FPIF3::B0x0,
            true => FPIF3::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF3::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF3::B0x1
    }
}
///Field `FPIF3` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF3_W<'a, REG> = crate::BitWriter<'a, REG, FPIF3>;
impl<'a, REG> FPIF3_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF3::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF3::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF4 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF4> for bool {
    #[inline(always)]
    fn from(variant: FPIF4) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF4` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF4_R = crate::BitReader<FPIF4>;
impl FPIF4_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF4 {
        match self.bits {
            false => FPIF4::B0x0,
            true => FPIF4::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF4::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF4::B0x1
    }
}
///Field `FPIF4` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF4_W<'a, REG> = crate::BitWriter<'a, REG, FPIF4>;
impl<'a, REG> FPIF4_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF4::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF4::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF5 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF5> for bool {
    #[inline(always)]
    fn from(variant: FPIF5) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF5` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF5_R = crate::BitReader<FPIF5>;
impl FPIF5_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF5 {
        match self.bits {
            false => FPIF5::B0x0,
            true => FPIF5::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF5::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF5::B0x1
    }
}
///Field `FPIF5` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF5_W<'a, REG> = crate::BitWriter<'a, REG, FPIF5>;
impl<'a, REG> FPIF5_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF5::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF5::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF6 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF6> for bool {
    #[inline(always)]
    fn from(variant: FPIF6) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF6` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF6_R = crate::BitReader<FPIF6>;
impl FPIF6_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF6 {
        match self.bits {
            false => FPIF6::B0x0,
            true => FPIF6::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF6::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF6::B0x1
    }
}
///Field `FPIF6` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF6_W<'a, REG> = crate::BitWriter<'a, REG, FPIF6>;
impl<'a, REG> FPIF6_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF6::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF6::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF7 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF7> for bool {
    #[inline(always)]
    fn from(variant: FPIF7) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF7` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF7_R = crate::BitReader<FPIF7>;
impl FPIF7_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF7 {
        match self.bits {
            false => FPIF7::B0x0,
            true => FPIF7::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF7::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF7::B0x1
    }
}
///Field `FPIF7` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF7_W<'a, REG> = crate::BitWriter<'a, REG, FPIF7>;
impl<'a, REG> FPIF7_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF7::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF7::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF8 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF8> for bool {
    #[inline(always)]
    fn from(variant: FPIF8) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF8` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF8_R = crate::BitReader<FPIF8>;
impl FPIF8_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF8 {
        match self.bits {
            false => FPIF8::B0x0,
            true => FPIF8::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF8::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF8::B0x1
    }
}
///Field `FPIF8` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF8_W<'a, REG> = crate::BitWriter<'a, REG, FPIF8>;
impl<'a, REG> FPIF8_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF8::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF8::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF9 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF9> for bool {
    #[inline(always)]
    fn from(variant: FPIF9) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF9` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF9_R = crate::BitReader<FPIF9>;
impl FPIF9_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF9 {
        match self.bits {
            false => FPIF9::B0x0,
            true => FPIF9::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF9::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF9::B0x1
    }
}
///Field `FPIF9` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF9_W<'a, REG> = crate::BitWriter<'a, REG, FPIF9>;
impl<'a, REG> FPIF9_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF9::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF9::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF10 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF10> for bool {
    #[inline(always)]
    fn from(variant: FPIF10) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF10` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF10_R = crate::BitReader<FPIF10>;
impl FPIF10_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF10 {
        match self.bits {
            false => FPIF10::B0x0,
            true => FPIF10::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF10::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF10::B0x1
    }
}
///Field `FPIF10` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF10_W<'a, REG> = crate::BitWriter<'a, REG, FPIF10>;
impl<'a, REG> FPIF10_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF10::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF10::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF11 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF11> for bool {
    #[inline(always)]
    fn from(variant: FPIF11) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF11` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF11_R = crate::BitReader<FPIF11>;
impl FPIF11_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF11 {
        match self.bits {
            false => FPIF11::B0x0,
            true => FPIF11::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF11::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF11::B0x1
    }
}
///Field `FPIF11` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF11_W<'a, REG> = crate::BitWriter<'a, REG, FPIF11>;
impl<'a, REG> FPIF11_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF11::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF11::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF12 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF12> for bool {
    #[inline(always)]
    fn from(variant: FPIF12) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF12` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF12_R = crate::BitReader<FPIF12>;
impl FPIF12_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF12 {
        match self.bits {
            false => FPIF12::B0x0,
            true => FPIF12::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF12::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF12::B0x1
    }
}
///Field `FPIF12` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF12_W<'a, REG> = crate::BitWriter<'a, REG, FPIF12>;
impl<'a, REG> FPIF12_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF12::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF12::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF13 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF13> for bool {
    #[inline(always)]
    fn from(variant: FPIF13) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF13` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF13_R = crate::BitReader<FPIF13>;
impl FPIF13_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF13 {
        match self.bits {
            false => FPIF13::B0x0,
            true => FPIF13::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF13::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF13::B0x1
    }
}
///Field `FPIF13` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF13_W<'a, REG> = crate::BitWriter<'a, REG, FPIF13>;
impl<'a, REG> FPIF13_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF13::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF13::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF14 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF14> for bool {
    #[inline(always)]
    fn from(variant: FPIF14) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF14` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF14_R = crate::BitReader<FPIF14>;
impl FPIF14_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF14 {
        match self.bits {
            false => FPIF14::B0x0,
            true => FPIF14::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF14::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF14::B0x1
    }
}
///Field `FPIF14` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF14_W<'a, REG> = crate::BitWriter<'a, REG, FPIF14>;
impl<'a, REG> FPIF14_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF14::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF14::B0x1)
    }
}
/**Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF15 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF15> for bool {
    #[inline(always)]
    fn from(variant: FPIF15) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF15` reader - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF15_R = crate::BitReader<FPIF15>;
impl FPIF15_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF15 {
        match self.bits {
            false => FPIF15::B0x0,
            true => FPIF15::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF15::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF15::B0x1
    }
}
///Field `FPIF15` writer - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type FPIF15_W<'a, REG> = crate::BitWriter<'a, REG, FPIF15>;
impl<'a, REG> FPIF15_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF15::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF15::B0x1)
    }
}
impl R {
    ///Bit 0 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif0(&self) -> FPIF0_R {
        FPIF0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif1(&self) -> FPIF1_R {
        FPIF1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif2(&self) -> FPIF2_R {
        FPIF2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif3(&self) -> FPIF3_R {
        FPIF3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif4(&self) -> FPIF4_R {
        FPIF4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif5(&self) -> FPIF5_R {
        FPIF5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif6(&self) -> FPIF6_R {
        FPIF6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif7(&self) -> FPIF7_R {
        FPIF7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif8(&self) -> FPIF8_R {
        FPIF8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif9(&self) -> FPIF9_R {
        FPIF9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif10(&self) -> FPIF10_R {
        FPIF10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif11(&self) -> FPIF11_R {
        FPIF11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif12(&self) -> FPIF12_R {
        FPIF12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif13(&self) -> FPIF13_R {
        FPIF13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif14(&self) -> FPIF14_R {
        FPIF14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif15(&self) -> FPIF15_R {
        FPIF15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI_FPR1")
            .field("fpif0", &self.fpif0())
            .field("fpif1", &self.fpif1())
            .field("fpif2", &self.fpif2())
            .field("fpif3", &self.fpif3())
            .field("fpif4", &self.fpif4())
            .field("fpif5", &self.fpif5())
            .field("fpif6", &self.fpif6())
            .field("fpif7", &self.fpif7())
            .field("fpif8", &self.fpif8())
            .field("fpif9", &self.fpif9())
            .field("fpif10", &self.fpif10())
            .field("fpif11", &self.fpif11())
            .field("fpif12", &self.fpif12())
            .field("fpif13", &self.fpif13())
            .field("fpif14", &self.fpif14())
            .field("fpif15", &self.fpif15())
            .finish()
    }
}
impl W {
    ///Bit 0 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif0(&mut self) -> FPIF0_W<'_, EXTI_FPR1rs> {
        FPIF0_W::new(self, 0)
    }
    ///Bit 1 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif1(&mut self) -> FPIF1_W<'_, EXTI_FPR1rs> {
        FPIF1_W::new(self, 1)
    }
    ///Bit 2 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif2(&mut self) -> FPIF2_W<'_, EXTI_FPR1rs> {
        FPIF2_W::new(self, 2)
    }
    ///Bit 3 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif3(&mut self) -> FPIF3_W<'_, EXTI_FPR1rs> {
        FPIF3_W::new(self, 3)
    }
    ///Bit 4 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif4(&mut self) -> FPIF4_W<'_, EXTI_FPR1rs> {
        FPIF4_W::new(self, 4)
    }
    ///Bit 5 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif5(&mut self) -> FPIF5_W<'_, EXTI_FPR1rs> {
        FPIF5_W::new(self, 5)
    }
    ///Bit 6 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif6(&mut self) -> FPIF6_W<'_, EXTI_FPR1rs> {
        FPIF6_W::new(self, 6)
    }
    ///Bit 7 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif7(&mut self) -> FPIF7_W<'_, EXTI_FPR1rs> {
        FPIF7_W::new(self, 7)
    }
    ///Bit 8 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif8(&mut self) -> FPIF8_W<'_, EXTI_FPR1rs> {
        FPIF8_W::new(self, 8)
    }
    ///Bit 9 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif9(&mut self) -> FPIF9_W<'_, EXTI_FPR1rs> {
        FPIF9_W::new(self, 9)
    }
    ///Bit 10 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif10(&mut self) -> FPIF10_W<'_, EXTI_FPR1rs> {
        FPIF10_W::new(self, 10)
    }
    ///Bit 11 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif11(&mut self) -> FPIF11_W<'_, EXTI_FPR1rs> {
        FPIF11_W::new(self, 11)
    }
    ///Bit 12 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif12(&mut self) -> FPIF12_W<'_, EXTI_FPR1rs> {
        FPIF12_W::new(self, 12)
    }
    ///Bit 13 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif13(&mut self) -> FPIF13_W<'_, EXTI_FPR1rs> {
        FPIF13_W::new(self, 13)
    }
    ///Bit 14 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif14(&mut self) -> FPIF14_W<'_, EXTI_FPR1rs> {
        FPIF14_W::new(self, 14)
    }
    ///Bit 15 - Falling edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif15(&mut self) -> FPIF15_W<'_, EXTI_FPR1rs> {
        FPIF15_W::new(self, 15)
    }
}
/**EXTI falling edge pending register 1

You can [`read`](crate::Reg::read) this register and get [`exti_fpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`exti_fpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32C091.html#EXTI:EXTI_FPR1)*/
pub struct EXTI_FPR1rs;
impl crate::RegisterSpec for EXTI_FPR1rs {
    type Ux = u32;
}
///`read()` method returns [`exti_fpr1::R`](R) reader structure
impl crate::Readable for EXTI_FPR1rs {}
///`write(|w| ..)` method takes [`exti_fpr1::W`](W) writer structure
impl crate::Writable for EXTI_FPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets EXTI_FPR1 to value 0
impl crate::Resettable for EXTI_FPR1rs {}
