Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 19 15:35:52 2023
| Host         : Valkyrie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Differental_Phasemeter_wrapper_timing_summary_routed.rpt -pb Differental_Phasemeter_wrapper_timing_summary_routed.pb -rpx Differental_Phasemeter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Differental_Phasemeter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         138         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           208         
LUTAR-1    Warning           LUT drives async reset alert                        7           
TIMING-18  Warning           Missing input or output delay                       44          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5106)
---------------------------
 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[10]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[11]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[12]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[13]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[14]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[15]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[16]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[17]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[18]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[19]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[20]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[21]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[22]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[23]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[24]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[25]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[26]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[27]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[28]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[29]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[30]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[31]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[6]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[7]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[8]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.256       -2.712                     25                22390        0.012        0.000                      0                22346        1.845        0.000                       0                  9252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         
adc_clk                                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                     {0.000 4.000}        8.000           125.000         
clk_fpga_1                                                     {0.000 3.281}        6.562           152.393         
rx_clk                                                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  
adc_clk                                                             -0.256       -1.968                     20                10926        0.012        0.000                      0                10898        2.750        0.000                       0                  4661  
clk_fpga_0                                                           0.107        0.000                      0                 9592        0.022        0.000                      0                 9592        3.020        0.000                       0                  4583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.218       -1.079                     10                 1208        0.103        0.000                      0                 1200  
adc_clk       clk_fpga_0          6.365        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.496        0.000                      0                 1347        0.488        0.000                      0                 1347  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                   
----------                                   ----------                                   --------                                   
(none)                                                                                                                                 
(none)                                       adc_clk                                                                                   
(none)                                       clk_fpga_0                                                                                
(none)                                       clk_out1_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                       clkfbout_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                                                                    adc_clk                                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           20  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -1.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 7.218ns (88.370%)  route 0.950ns (11.630%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.099 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.099    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 7.197ns (88.340%)  route 0.950ns (11.660%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.078 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.078    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 3.371ns (41.518%)  route 4.748ns (58.482%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.669     4.830    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y6          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.419     5.249 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.724     5.973    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry[2]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.299     6.272 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.272    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_20
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.810 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/last_incr_split0_carry/CO[2]
                         net (fo=2, routed)           0.416     7.226    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/CO[0]
    SLICE_X23Y5          LUT5 (Prop_lut5_I2_O)        0.310     7.536 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8__0/O
                         net (fo=13, routed)          0.683     8.219    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_15
    SLICE_X22Y5          LUT5 (Prop_lut5_I2_O)        0.150     8.369 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12/O
                         net (fo=15, routed)          1.008     9.377    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.362     9.739 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4/O
                         net (fo=1, routed)           0.193     9.932    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.862    10.794 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry/O[3]
                         net (fo=5, routed)           0.841    11.635    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/din[3]
    SLICE_X17Y3          LUT6 (Prop_lut6_I2_O)        0.307    11.942 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2/O
                         net (fo=2, routed)           0.884    12.825    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I3_O)        0.124    12.949 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.949    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11]_0[4]
    SLICE_X4Y3           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.551    12.463    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/out
    SLICE_X4Y3           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/C
                         clock pessimism              0.263    12.727    
                         clock uncertainty           -0.035    12.691    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.077    12.768    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 7.123ns (88.233%)  route 0.950ns (11.767%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.004 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.004    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 7.107ns (88.210%)  route 0.950ns (11.790%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.988 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.988    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_7
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 7.104ns (88.205%)  route 0.950ns (11.795%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.985 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.985    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_6
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 7.083ns (88.174%)  route 0.950ns (11.825%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.770     4.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.939 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.941    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948    11.407    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.531 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.531    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.081 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.964 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.964    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_4
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/C
                         clock pessimism              0.398    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.062    12.843    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 3.371ns (42.127%)  route 4.631ns (57.873%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.669     4.830    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y6          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.419     5.249 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.724     5.973    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry[2]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.299     6.272 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.272    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_20
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.810 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/last_incr_split0_carry/CO[2]
                         net (fo=2, routed)           0.416     7.226    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/CO[0]
    SLICE_X23Y5          LUT5 (Prop_lut5_I2_O)        0.310     7.536 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8__0/O
                         net (fo=13, routed)          0.683     8.219    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_15
    SLICE_X22Y5          LUT5 (Prop_lut5_I2_O)        0.150     8.369 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12/O
                         net (fo=15, routed)          1.008     9.377    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.362     9.739 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4/O
                         net (fo=1, routed)           0.193     9.932    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.862    10.794 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry/O[3]
                         net (fo=5, routed)           0.989    11.783    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/din[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.307    12.090 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[9]_i_3/O
                         net (fo=2, routed)           0.618    12.708    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[9]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124    12.832 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11]_0[3]
    SLICE_X6Y2           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.507    12.419    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/out
    SLICE_X6Y2           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[3]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.079    12.726    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 3.302ns (41.368%)  route 4.680ns (58.632%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.669     4.830    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y6          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.419     5.249 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.724     5.973    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry[2]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.299     6.272 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.272    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_20
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.810 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/last_incr_split0_carry/CO[2]
                         net (fo=2, routed)           0.416     7.226    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/CO[0]
    SLICE_X23Y5          LUT5 (Prop_lut5_I2_O)        0.310     7.536 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8__0/O
                         net (fo=13, routed)          0.683     8.219    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_15
    SLICE_X22Y5          LUT5 (Prop_lut5_I2_O)        0.150     8.369 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12/O
                         net (fo=15, routed)          1.008     9.377    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_12_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.362     9.739 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4/O
                         net (fo=1, routed)           0.193     9.932    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.799    10.731 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry/O[2]
                         net (fo=6, routed)           1.116    11.848    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/din[2]
    SLICE_X7Y2           LUT5 (Prop_lut5_I2_O)        0.301    12.149 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_3/O
                         net (fo=2, routed)           0.540    12.688    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_3_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I0_O)        0.124    12.812 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.812    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11]_0[2]
    SLICE_X5Y3           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.551    12.463    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/out
    SLICE_X5Y3           FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/C
                         clock pessimism              0.263    12.727    
                         clock uncertainty           -0.035    12.691    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.031    12.722    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 7.218ns (90.296%)  route 0.776ns (9.704%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.774    11.226    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.350    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.900    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.014    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.128    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.242    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.356    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.470    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.584    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.918 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.918    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X33Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.501    12.413    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/C
                         clock pessimism              0.398    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)        0.062    12.838    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.713%)  route 0.197ns (58.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.556     1.611    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X21Y35         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[12]/Q
                         net (fo=1, routed)           0.197     1.949    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg_n_0_[12]
    SLICE_X25Y33         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.821     1.967    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X25Y33         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[12]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.066     1.938    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.437%)  route 0.208ns (59.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.557     1.612    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X21Y37         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[23]/Q
                         net (fo=1, routed)           0.208     1.961    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg_n_0_[23]
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.823     1.969    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[23]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075     1.949    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.529%)  route 0.207ns (59.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.555     1.610    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X21Y33         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[7]/Q
                         net (fo=1, routed)           0.207     1.958    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg_n_0_[7]
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.819     1.965    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[7]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.076     1.946    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.260%)  route 0.209ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.554     1.609    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X21Y32         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[3]/Q
                         net (fo=1, routed)           0.209     1.959    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg_n_0_[3]
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.819     1.965    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[3]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075     1.945    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.817%)  route 0.222ns (61.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.556     1.611    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X21Y36         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg[16]/Q
                         net (fo=1, routed)           0.222     1.974    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Sig_Buffer_reg_n_0_[16]
    SLICE_X25Y33         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.821     1.967    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X25Y33         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[16]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.072     1.944    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/SignalOutput_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.589%)  route 0.181ns (52.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.559     1.614    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y8          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.164     1.778 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/Q
                         net (fo=2, routed)           0.181     1.959    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[19]
    SLICE_X17Y9          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.830     1.976    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y9          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.047     1.928    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.760 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.104     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism             -0.347     1.632    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.760 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.104     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism             -0.347     1.632    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.760 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.104     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism             -0.347     1.632    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.760 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.104     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X34Y1          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism             -0.347     1.632    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5   Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5   Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2   Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2   Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y0   Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y0   Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg_1/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X2Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[0].fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X2Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[0].fifo_0/WRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y15  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.610ns (35.173%)  route 4.810ns (64.827%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.597     9.300    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1/O
                         net (fo=17, routed)          0.604    10.027    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.331    10.482    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.205    10.589    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.610ns (35.173%)  route 4.810ns (64.827%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.597     9.300    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1/O
                         net (fo=17, routed)          0.604    10.027    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.331    10.482    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.205    10.589    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.610ns (35.173%)  route 4.810ns (64.827%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.597     9.300    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1/O
                         net (fo=17, routed)          0.604    10.027    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.331    10.482    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.205    10.589    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.610ns (35.173%)  route 4.810ns (64.827%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.597     9.300    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1/O
                         net (fo=17, routed)          0.604    10.027    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.331    10.482    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y51          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.205    10.589    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.610ns (35.208%)  route 4.803ns (64.792%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.719     9.422    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I3_O)        0.124     9.546 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.426     9.972    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.124    10.096 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.379    10.475    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.541    10.733    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.610ns (35.208%)  route 4.803ns (64.792%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.719     9.422    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I3_O)        0.124     9.546 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.426     9.972    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.124    10.096 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.379    10.475    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.541    10.733    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.610ns (35.208%)  route 4.803ns (64.792%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.719     9.422    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I3_O)        0.124     9.546 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.426     9.972    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.124    10.096 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.379    10.475    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.541    10.733    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.610ns (35.208%)  route 4.803ns (64.792%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[3])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[3]
                         net (fo=17, routed)          1.316     5.818    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.942 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.942    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.492 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           0.904     7.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_40
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.520 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8/O
                         net (fo=2, routed)           1.059     8.579    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_8_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.703 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.719     9.422    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I3_O)        0.124     9.546 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.426     9.972    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.124    10.096 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.379    10.475    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.541    10.733    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y55          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.856ns (38.959%)  route 4.475ns (61.041%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[2])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[2]
                         net (fo=17, routed)          1.308     5.840    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.964 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.964    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.496 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=2, routed)           0.893     7.389    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X1Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.539 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=2, routed)           0.831     8.369    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.332     8.701 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.378     9.079    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.124     9.203 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0/O
                         net (fo=17, routed)          0.558     9.762    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.886 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.507    10.393    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X7Y62          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.492    10.684    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y62          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.230    10.914    
                         clock uncertainty           -0.125    10.789    
    SLICE_X7Y62          FDRE (Setup_fdre_C_CE)      -0.205    10.584    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.856ns (38.959%)  route 4.475ns (61.041%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[2])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[2]
                         net (fo=17, routed)          1.308     5.840    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.964 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.964    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.496 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=2, routed)           0.893     7.389    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X1Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.539 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=2, routed)           0.831     8.369    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.332     8.701 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.378     9.079    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.124     9.203 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0/O
                         net (fo=17, routed)          0.558     9.762    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.886 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.507    10.393    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X7Y62          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.492    10.684    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y62          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.230    10.914    
                         clock uncertainty           -0.125    10.789    
    SLICE_X7Y62          FDRE (Setup_fdre_C_CE)      -0.205    10.584    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.305%)  route 0.161ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.584     0.925    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.161     1.213    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X4Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.853     1.223    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)        -0.002     1.192    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.779%)  route 0.242ns (63.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.586     0.927    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.242     1.310    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[7]
    SLICE_X2Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.853     1.223    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.072     1.266    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.048%)  route 0.177ns (43.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.548     0.889    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X22Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg/Q
                         net (fo=1, routed)           0.177     1.194    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly16
    SLICE_X19Y26         LUT4 (Prop_lut4_I0_O)        0.098     1.292 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1/O
                         net (fo=1, routed)           0.000     1.292    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.816     1.186    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X19Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg/C
                         clock pessimism             -0.034     1.152    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.091     1.243    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.932%)  route 0.201ns (49.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.551     0.891    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X16Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[3]/Q
                         net (fo=3, routed)           0.201     1.257    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_wr_i
    SLICE_X22Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.302 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.302    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.813     1.183    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X22Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.092     1.241    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.228%)  route 0.225ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.586     0.927    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/Q
                         net (fo=2, routed)           0.225     1.280    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X2Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.853     1.223    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.564     0.905    Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y39         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.099     1.168    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X10Y39         SRLC32E                                      r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.832     1.202    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y39         SRLC32E                                      r  Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X10Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d9_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.090%)  route 0.245ns (59.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.897    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X24Y60         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d9_reg/Q
                         net (fo=1, routed)           0.245     1.306    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d9
    SLICE_X19Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.829     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X19Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y57         FDRE (Hold_fdre_C_D)         0.075     1.240    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.540%)  route 0.184ns (55.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.567     0.908    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.184     1.240    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[16]
    SLICE_X10Y50         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.834     1.204    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X10Y50         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)        -0.001     1.174    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.981%)  route 0.237ns (56.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.902    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X14Y56         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/Q
                         net (fo=3, routed)           0.237     1.280    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[2]
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.325 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0/O
                         net (fo=1, routed)           0.000     1.325    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0_n_0
    SLICE_X23Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.826     1.196    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X23Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y57         FDRE (Hold_fdre_C_D)         0.092     1.254    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.492%)  route 0.227ns (60.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X6Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[6]/Q
                         net (fo=1, routed)           0.227     1.268    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X0Y4          RAMB36E1                                     r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.864     1.234    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     1.196    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y6    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y41   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y42   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y42   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y39   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y37   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y37   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y43   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y48   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y48   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y48   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y48   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y48    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.218ns,  Total Violation       -1.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 7.692ns (79.761%)  route 1.952ns (20.239%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.291 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.291    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.614 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.614    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 7.684ns (79.744%)  route 1.952ns (20.256%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.291 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.291    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.606 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.606    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 7.608ns (79.583%)  route 1.952ns (20.417%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.291 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.291    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.530 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.530    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 7.588ns (79.540%)  route 1.952ns (20.460%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.291 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.291    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.510 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.510    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_7
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 7.064ns (74.594%)  route 2.406ns (25.406%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.679     2.987    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.340     4.746    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[29]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.023     8.769 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002     8.771    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.289 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[2]
                         net (fo=1, routed)           1.064    11.353    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_103
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    11.477 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5/O
                         net (fo=1, routed)           0.000    11.477    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.457 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.457    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.000    12.418    
                         clock uncertainty           -0.125    12.293    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.355    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 7.575ns (79.512%)  route 1.952ns (20.488%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.497 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.497    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_6
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 7.567ns (79.495%)  route 1.952ns (20.505%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.489 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.489    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_4
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 7.043ns (74.537%)  route 2.406ns (25.463%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.679     2.987    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.340     4.746    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[29]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.023     8.769 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002     8.771    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.289 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[2]
                         net (fo=1, routed)           1.064    11.353    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_103
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    11.477 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5/O
                         net (fo=1, routed)           0.000    11.477    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.436    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.000    12.418    
                         clock uncertainty           -0.125    12.293    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.355    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 7.491ns (79.330%)  route 1.952ns (20.670%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.114     4.540    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     8.576 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.578    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.096 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836    10.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.056 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.056    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.589    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.706 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.823 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.823    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.940 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.057 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.057    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.174 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.413 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.413    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_5
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499    12.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.109    12.395    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 6.969ns (74.336%)  route 2.406ns (25.664%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.679     2.987    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.340     4.746    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[29]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.023     8.769 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002     8.771    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.289 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[2]
                         net (fo=1, routed)           1.064    11.353    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_103
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    11.477 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5/O
                         net (fo=1, routed)           0.000    11.477    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.362 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.362    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506    12.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/C
                         clock pessimism              0.000    12.418    
                         clock uncertainty           -0.125    12.293    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.062    12.355    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                 -0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.270ns (18.851%)  route 1.162ns (81.149%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=5, routed)           1.162     2.201    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[16]
    SLICE_X28Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.330 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.330    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1_n_6
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.822     1.968    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.134     2.227    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.275ns (18.792%)  route 1.188ns (81.208%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.559     0.900    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y36         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           1.188     2.252    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[29]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.297 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[31]_i_4/O
                         net (fo=1, routed)           0.000     2.297    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[31]_i_4_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.363 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.363    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[31]_i_1_n_6
    SLICE_X28Y34         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.825     1.971    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y34         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.134     2.230    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.305ns (20.787%)  route 1.162ns (79.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=5, routed)           1.162     2.201    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[16]
    SLICE_X28Y31         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1_n_5
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.822     1.968    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[18]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.134     2.227    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.252ns (17.134%)  route 1.219ns (82.866%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.555     0.896    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=5, routed)           1.219     2.255    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Guess_Freq[9]
    SLICE_X24Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.300 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq[11]_i_4/O
                         net (fo=1, routed)           0.000     2.300    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq[11]_i_4_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.366 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.366    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[11]_i_1_n_6
    SLICE_X24Y30         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.818     1.964    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X24Y30         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[9]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X24Y30         FDRE (Hold_fdre_C_D)         0.134     2.223    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.251ns (16.980%)  route 1.227ns (83.020%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=5, routed)           1.227     2.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[10]
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[11]_i_3/O
                         net (fo=1, routed)           0.000     2.308    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[11]_i_3_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.373 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.373    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[11]_i_1_n_5
    SLICE_X28Y29         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y29         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[10]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.134     2.225    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.256ns (17.294%)  route 1.224ns (82.706%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           1.224     2.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[20]
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[23]_i_5/O
                         net (fo=1, routed)           0.000     2.308    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[23]_i_5_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[23]_i_1_n_7
    SLICE_X28Y32         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.823     1.969    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y32         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[20]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.134     2.228    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.252ns (17.004%)  route 1.230ns (82.996%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=5, routed)           1.230     2.265    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[5]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.310 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[7]_i_4/O
                         net (fo=1, routed)           0.000     2.310    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[7]_i_4_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.376 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.376    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[7]_i_1_n_6
    SLICE_X28Y28         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.819     1.965    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y28         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[5]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.134     2.224    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.249ns (17.086%)  route 1.208ns (82.914%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.593     0.934    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.208     2.283    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Scale[11]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.045     2.328 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2/O
                         net (fo=1, routed)           0.000     2.328    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.391 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.391    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[11]
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105     2.235    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.296ns (19.931%)  route 1.189ns (80.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.189     2.212    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[0]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.098     2.310 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[3]_i_5/O
                         net (fo=1, routed)           0.000     2.310    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq[3]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.380 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.380    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[3]_i_1_n_7
    SLICE_X28Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.818     1.964    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[0]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.134     2.223    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.327ns (21.957%)  route 1.162ns (78.043%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=5, routed)           1.162     2.201    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Guess_Freq[16]
    SLICE_X28Y31         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     2.387 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.387    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]_i_1_n_4
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.822     1.968    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X28Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.134     2.227    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.365ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.368ns  (logic 0.478ns (34.945%)  route 0.890ns (65.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.890     1.368    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.267     7.733    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.707%)  route 0.610ns (59.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.029    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.268     7.732    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.190%)  route 0.574ns (57.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.574     0.993    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y17          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.222     7.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.086%)  route 0.602ns (56.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.034    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.066%)  route 0.453ns (51.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.872    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.222     7.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.676%)  route 0.447ns (46.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.047     7.953    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.481%)  route 0.447ns (49.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  7.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.419ns (6.151%)  route 6.392ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.392    11.709    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    SLICE_X30Y7          FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.498    12.410    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X30Y7          FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[1]/C
                         clock pessimism              0.364    12.774    
                         clock uncertainty           -0.035    12.739    
    SLICE_X30Y7          FDCE (Recov_fdce_C_CLR)     -0.533    12.206    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.419ns (6.151%)  route 6.392ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.392    11.709    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    SLICE_X30Y7          FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.498    12.410    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X30Y7          FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[2]/C
                         clock pessimism              0.364    12.774    
                         clock uncertainty           -0.035    12.739    
    SLICE_X30Y7          FDCE (Recov_fdce_C_CLR)     -0.533    12.206    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.419ns (6.151%)  route 6.392ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.392    11.709    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    SLICE_X30Y7          FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.498    12.410    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X30Y7          FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[5]/C
                         clock pessimism              0.364    12.774    
                         clock uncertainty           -0.035    12.739    
    SLICE_X30Y7          FDCE (Recov_fdce_C_CLR)     -0.533    12.206    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.419ns (6.151%)  route 6.392ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.392    11.709    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    SLICE_X30Y7          FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.498    12.410    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X30Y7          FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[8]/C
                         clock pessimism              0.364    12.774    
                         clock uncertainty           -0.035    12.739    
    SLICE_X30Y7          FDCE (Recov_fdce_C_CLR)     -0.533    12.206    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[10]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[10]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[11]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[11]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[8]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[8]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[9]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[9]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[10]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.116%)  route 6.431ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.737     4.898    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.419     5.317 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        6.431    11.748    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576    12.488    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[11]/C
                         clock pessimism              0.402    12.890    
                         clock uncertainty           -0.035    12.855    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.577    12.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.228     1.993    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.848     1.994    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[4]/C
                         clock pessimism             -0.344     1.650    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.145     1.505    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.228     1.993    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.848     1.994    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[5]/C
                         clock pessimism             -0.344     1.650    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.145     1.505    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.228     1.993    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.848     1.994    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[6]/C
                         clock pessimism             -0.344     1.650    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.145     1.505    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.228     1.993    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.848     1.994    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[7]/C
                         clock pessimism             -0.344     1.650    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.145     1.505    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.762%)  route 0.302ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.302     2.067    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X38Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.846     1.992    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X38Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[4]/C
                         clock pessimism             -0.324     1.668    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.120     1.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.762%)  route 0.302ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.302     2.067    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X38Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.846     1.992    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X38Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[5]/C
                         clock pessimism             -0.324     1.668    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.120     1.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.762%)  route 0.302ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.302     2.067    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X38Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.846     1.992    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X38Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[6]/C
                         clock pessimism             -0.324     1.668    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.120     1.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.762%)  route 0.302ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.302     2.067    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X38Y22         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.846     1.992    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X38Y22         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[7]/C
                         clock pessimism             -0.324     1.668    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.120     1.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.291%)  route 0.281ns (68.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.281     2.046    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y21         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.849     1.995    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y21         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[0]/C
                         clock pessimism             -0.344     1.651    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.506    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.291%)  route 0.281ns (68.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.582     1.637    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X41Y22         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1514, routed)        0.281     2.046    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset
    SLICE_X40Y21         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.849     1.995    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X40Y21         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[1]/C
                         clock pessimism             -0.344     1.651    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.506    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/section_out2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.540    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            20 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 0.642ns (8.486%)  route 6.923ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.400    10.581    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y2          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y2          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 0.642ns (8.486%)  route 6.923ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.400    10.581    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y2          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y2          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 0.642ns (8.486%)  route 6.923ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.400    10.581    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y2          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y2          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 0.642ns (8.486%)  route 6.923ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.400    10.581    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y2          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y2          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 0.642ns (8.644%)  route 6.785ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.262    10.443    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 0.642ns (8.644%)  route 6.785ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.262    10.443    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.576     4.488    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 0.642ns (9.268%)  route 6.285ns (90.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.762     9.943    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y11         FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.496     4.408    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y11         FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 0.642ns (9.268%)  route 6.285ns (90.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.762     9.943    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y11         FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.496     4.408    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y11         FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 0.642ns (9.771%)  route 5.928ns (90.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.405     9.586    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.496     4.408    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 0.642ns (9.771%)  route 5.928ns (90.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.523     5.057    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.181 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.405     9.586    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.496     4.408    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.331%)  route 0.130ns (46.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.559     0.900    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X6Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.148     1.048 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.130     1.177    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.824     1.970    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.501%)  route 0.173ns (57.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X7Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.173     1.198    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.822     1.968    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.943%)  route 0.177ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.580     0.921    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X2Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.177     1.226    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.844     1.990    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.204%)  route 0.169ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X16Y21         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.169     1.227    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/prmry_in
    SLICE_X16Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.822     1.968    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X16Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.345%)  route 0.182ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.580     0.921    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X2Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.182     1.230    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y15          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.847     1.993    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y15          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.404%)  route 0.177ns (55.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.580     0.921    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X2Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.177     1.238    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y15          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.847     1.993    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y15          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X19Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.210     1.248    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X19Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.823     1.969    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X19Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.524%)  route 0.196ns (54.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X6Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.196     1.259    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.824     1.970    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.446%)  route 0.257ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.548     0.889    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X23Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.257     1.286    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X15Y21         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X15Y21         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.580     0.921    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X2Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.266     1.327    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.846     1.992    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.124ns (6.757%)  route 1.711ns (93.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.203     1.203    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.124     1.327 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.508     1.835    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y30          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536     2.728    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y30          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.045ns (7.052%)  route 0.593ns (92.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.408     0.408    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.453 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.185     0.638    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y30          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.841     1.211    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y30          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            70 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 0.919ns (51.911%)  route 0.851ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.705     4.867    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X2Y6          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          FIFO36E1 (Prop_fifo36e1_WRCLK_ALMOSTFULL)
                                                      0.919     5.786 r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/ALMOSTFULL
                         net (fo=1, routed)           0.851     6.637    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.488     2.680    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y30         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.184%)  route 0.961ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.666     4.827    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X21Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.456     5.283 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=17, routed)          0.961     6.244    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/prmry_in
    SLICE_X18Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/out
    SLICE_X18Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.478ns (33.939%)  route 0.930ns (66.061%))
  Logic Levels:           0  
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.660     4.821    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X24Y32         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.478     5.299 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[26]/Q
                         net (fo=1, routed)           0.930     6.230    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X25Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.487     2.679    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.456ns (33.203%)  route 0.917ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.665     4.826    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.917     6.200    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X6Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.495     2.688    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X6Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.367ns  (logic 0.456ns (33.346%)  route 0.911ns (66.654%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.668     4.829    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X26Y36         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/Q
                         net (fo=1, routed)           0.911     6.197    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X25Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.494     2.686    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.846%)  route 0.891ns (66.154%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.668     4.829    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X26Y36         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[27]/Q
                         net (fo=1, routed)           0.891     6.176    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X18Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.498     2.690    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.651%)  route 0.788ns (63.349%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.741     4.902    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[10]/Q
                         net (fo=1, routed)           0.788     6.146    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X36Y36         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.570     2.762    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y36         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.478ns (36.717%)  route 0.824ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.662     4.823    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X24Y34         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.478     5.301 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[31]/Q
                         net (fo=1, routed)           0.824     6.125    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X25Y37         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.491     2.683    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y37         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.417%)  route 0.796ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.667     4.828    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X15Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.456     5.284 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           0.796     6.080    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/prmry_in
    SLICE_X13Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.490     2.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/s_axi_lite_aclk
    SLICE_X13Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.472%)  route 0.647ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.752     4.913    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X38Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.431 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/Q
                         net (fo=1, routed)           0.647     6.078    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X35Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.500     2.692    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.550     1.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y25         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/Q
                         net (fo=1, routed)           0.100     1.846    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X30Y25         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.815     1.185    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y25         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.494%)  route 0.114ns (43.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.550     1.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X24Y28         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[24]/Q
                         net (fo=1, routed)           0.114     1.867    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X25Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.816     1.186    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.553     1.608    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X30Y28         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/Q
                         net (fo=1, routed)           0.104     1.876    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X31Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.819     1.189    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.342%)  route 0.118ns (45.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X26Y41         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/Q
                         net (fo=1, routed)           0.118     1.877    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X28Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.830     1.200    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.994%)  route 0.109ns (40.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X34Y40         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/Q
                         net (fo=1, routed)           0.109     1.891    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X33Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.829     1.199    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.937%)  route 0.132ns (47.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.556     1.611    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X32Y31         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.148     1.759 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/Q
                         net (fo=1, routed)           0.132     1.891    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X31Y31         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.822     1.192    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y31         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.454%)  route 0.113ns (44.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.588     1.643    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X40Y34         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[15]/Q
                         net (fo=1, routed)           0.113     1.897    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X41Y36         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.856     1.226    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y36         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.551     1.606    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X31Y26         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[3]/Q
                         net (fo=1, routed)           0.160     1.907    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X31Y27         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.818     1.188    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y27         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.553     1.608    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/Q
                         net (fo=1, routed)           0.160     1.909    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X29Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.819     1.189    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.553     1.608    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X35Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/Q
                         net (fo=1, routed)           0.164     1.914    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X35Y26         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.817     1.187    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y26         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 0.518ns (11.606%)  route 3.945ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.708     3.016    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.945     7.479    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X18Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X18Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 0.940ns (22.690%)  route 3.203ns (77.310%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.524     4.947    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.099 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          1.044     6.143    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.332     6.475 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[3]_INST_0/O
                         net (fo=1, routed)           0.635     7.110    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[3]
    SLICE_X20Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X20Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 0.940ns (22.799%)  route 3.183ns (77.201%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.524     4.947    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.099 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          1.211     6.310    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X24Y57         LUT6 (Prop_lut6_I2_O)        0.332     6.642 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           0.448     7.090    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[0]
    SLICE_X23Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X23Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.898ns  (logic 0.903ns (23.167%)  route 2.995ns (76.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.662     2.970    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X20Y54         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.798     4.246    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X22Y59         LUT2 (Prop_lut2_I0_O)        0.301     4.547 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          1.529     6.076    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X24Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.200 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.668     6.868    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[4]
    SLICE_X20Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.488     2.680    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X20Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 0.940ns (24.535%)  route 2.891ns (75.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.524     4.947    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.099 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.860     5.959    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X23Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.291 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.507     6.798    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[5]
    SLICE_X20Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X20Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 0.940ns (24.884%)  route 2.838ns (75.116%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.524     4.947    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.099 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.886     5.984    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X24Y57         LUT6 (Prop_lut6_I2_O)        0.332     6.316 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[1]_INST_0/O
                         net (fo=1, routed)           0.428     6.745    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[1]
    SLICE_X23Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X23Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.704ns (18.952%)  route 3.011ns (81.048%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.556     4.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X22Y59         LUT4 (Prop_lut4_I2_O)        0.124     5.103 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.151     6.255    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X24Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.379 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=1, routed)           0.303     6.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[2]
    SLICE_X24Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X24Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.480%)  route 2.733ns (79.520%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.556     4.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X22Y59         LUT4 (Prop_lut4_I2_O)        0.124     5.103 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          0.830     5.933    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.057 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.348     6.404    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[8]
    SLICE_X22Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.484     2.676    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.940ns (27.840%)  route 2.436ns (72.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.524     4.947    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.099 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.456     5.555    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X23Y58         LUT6 (Prop_lut6_I2_O)        0.332     5.887 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.457     6.343    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[6]
    SLICE_X18Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X18Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.704ns (20.856%)  route 2.672ns (79.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.659     2.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.556     4.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X22Y59         LUT4 (Prop_lut4_I2_O)        0.124     5.103 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          0.669     5.772    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X23Y59         LUT6 (Prop_lut6_I5_O)        0.124     5.896 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[7]_INST_0/O
                         net (fo=1, routed)           0.447     6.343    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[7]
    SLICE_X21Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.488     2.680    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X21Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.209%)  route 0.141ns (48.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.141     1.183    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[4]
    SLICE_X8Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.818     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.579     0.920    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X4Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.104     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[25]
    SLICE_X5Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.845     1.215    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X5Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.746%)  route 0.136ns (45.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/Q
                         net (fo=1, routed)           0.136     1.193    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[6]
    SLICE_X8Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.818     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.327%)  route 0.144ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X24Y64         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.144     1.202    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X24Y62         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.823     1.193    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X24Y62         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.195%)  route 0.171ns (54.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.171     1.208    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[1]
    SLICE_X7Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.822     1.192    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X7Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.365%)  route 0.157ns (52.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.572     0.913    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.157     1.210    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[15]
    SLICE_X2Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.840     1.210    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.809%)  route 0.136ns (42.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.897    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=3, routed)           0.136     1.173    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[2]
    SLICE_X19Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.218 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.218    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_awaddr[0]
    SLICE_X19Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.828     1.198    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X19Y61         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.572     0.913    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.166     1.220    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[11]
    SLICE_X5Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.841     1.211    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.298%)  route 0.164ns (53.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.580     0.921    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.164     1.225    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[24]
    SLICE_X1Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.844     1.214    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X1Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.578     0.919    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.169     1.229    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[27]
    SLICE_X2Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.845     1.215    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[119][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.411ns  (logic 1.369ns (31.033%)  route 3.042ns (68.967%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[119][0]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[119][0]/Q
                         net (fo=2, routed)           1.422     1.878    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[119]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.002 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_29/O
                         net (fo=1, routed)           0.000     2.002    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_29_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     2.247 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     2.247    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_12_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     2.351 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_4/O
                         net (fo=1, routed)           0.841     3.193    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.316     3.509 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2/O
                         net (fo=1, routed)           0.779     4.287    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.411 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.411    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 0.580ns (25.789%)  route 1.669ns (74.211%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X19Y39         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           1.669     2.125    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[7]
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.249 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_i_1/O
                         net (fo=1, routed)           0.000     2.249    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[23][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[24][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.456ns (32.348%)  route 0.954ns (67.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[23][0]/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[23][0]/Q
                         net (fo=2, routed)           0.954     1.410    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[23]
    SLICE_X39Y61         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.390ns  (logic 0.716ns (51.503%)  route 0.674ns (48.497%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/C
    SLICE_X19Y39         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/Q
                         net (fo=1, routed)           0.674     1.093    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[6]
    SLICE_X19Y39         LUT3 (Prop_lut3_I2_O)        0.297     1.390 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.390    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[84][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.518ns (39.513%)  route 0.793ns (60.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/C
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/Q
                         net (fo=2, routed)           0.793     1.311    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83]
    SLICE_X42Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[84][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[92][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[93][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.478ns (37.288%)  route 0.804ns (62.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[92][0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[92][0]/Q
                         net (fo=2, routed)           0.804     1.282    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[92]
    SLICE_X42Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[93][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[46][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.279ns  (logic 0.456ns (35.661%)  route 0.823ns (64.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45][0]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45][0]/Q
                         net (fo=2, routed)           0.823     1.279    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45]
    SLICE_X37Y64         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[36][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[37][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.274ns  (logic 0.456ns (35.796%)  route 0.818ns (64.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[36][0]/C
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[36][0]/Q
                         net (fo=2, routed)           0.818     1.274    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[36]
    SLICE_X36Y63         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[37][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.456ns (35.874%)  route 0.815ns (64.126%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[0][0]/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[0][0]/Q
                         net (fo=2, routed)           0.815     1.271    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[0]
    SLICE_X37Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.456ns (35.961%)  route 0.812ns (64.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[2][0]/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[2][0]/Q
                         net (fo=2, routed)           0.812     1.268    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[2]
    SLICE_X37Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.920%)  route 0.102ns (42.080%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X19Y39         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.102     0.243    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[7]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.895%)  route 0.119ns (48.105%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[4][0]/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[4][0]/Q
                         net (fo=2, routed)           0.119     0.247    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[4]
    SLICE_X37Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[22][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.099%)  route 0.122ns (48.901%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21][0]/C
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21][0]/Q
                         net (fo=2, routed)           0.122     0.250    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21]
    SLICE_X39Y61         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[78][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77][0]/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77][0]/Q
                         net (fo=2, routed)           0.111     0.252    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77]
    SLICE_X41Y61         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[78][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[20][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.552%)  route 0.125ns (49.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[20][0]/C
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[20][0]/Q
                         net (fo=2, routed)           0.125     0.253    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[20]
    SLICE_X36Y61         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74][0]/C
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74][0]/Q
                         net (fo=2, routed)           0.125     0.253    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74]
    SLICE_X40Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[10][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[10][0]/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[10][0]/Q
                         net (fo=2, routed)           0.115     0.256    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[10]
    SLICE_X37Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[76][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.579%)  route 0.130ns (50.421%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/C
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/Q
                         net (fo=2, routed)           0.130     0.258    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75]
    SLICE_X41Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[72][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[73][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[72][0]/C
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[72][0]/Q
                         net (fo=2, routed)           0.131     0.259    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[72]
    SLICE_X40Y60         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[73][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[86][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/Q
                         net (fo=2, routed)           0.119     0.260    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85]
    SLICE_X43Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[86][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.574     1.629    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.574     1.629    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 1.362ns (24.816%)  route 4.126ns (75.184%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.742     3.050    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=33, routed)          2.233     5.739    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Select[1]
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124     5.863 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_44/O
                         net (fo=1, routed)           0.000     5.863    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_44_n_0
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     6.101 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     6.101    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_20_n_0
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     6.205 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_8/O
                         net (fo=1, routed)           1.092     7.297    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_8_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.316     7.613 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_3/O
                         net (fo=1, routed)           0.801     8.414    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_3_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.538 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.538    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.234ns  (logic 0.718ns (32.147%)  route 1.516ns (67.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.673     2.981    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.516     4.916    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.299     5.215 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     5.215    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.857ns  (logic 0.743ns (40.011%)  route 1.114ns (59.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.673     2.981    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           1.114     4.514    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.324     4.838 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     4.838    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 0.608ns (38.868%)  route 0.956ns (61.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.956     4.394    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.152     4.546 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     4.546    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.527ns  (logic 0.580ns (37.978%)  route 0.947ns (62.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.947     4.385    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.509 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     4.509    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.520ns  (logic 0.580ns (38.150%)  route 0.940ns (61.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.940     4.378    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.502 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     4.502    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.341ns  (logic 0.609ns (45.398%)  route 0.732ns (54.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.673     2.981    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.732     4.169    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.153     4.322 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     4.322    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.304ns  (logic 0.580ns (44.483%)  route 0.724ns (55.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.724     4.162    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.286 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     4.286    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.576%)  route 0.251ns (57.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.251     1.293    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.338 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.338    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.017%)  route 0.267ns (58.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.267     1.310    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.355 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.355    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.519%)  route 0.323ns (63.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.323     1.366    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.411 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.824%)  route 0.333ns (64.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.333     1.376    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.421 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.421    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.185ns (35.421%)  route 0.337ns (64.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.337     1.380    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.044     1.424 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.424    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.107%)  route 0.315ns (62.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.590     0.931    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.315     1.387    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Select[6]
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.432 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.432    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.226ns (35.759%)  route 0.406ns (64.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.406     1.436    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.098     1.534 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     1.534    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.227ns (23.882%)  route 0.724ns (76.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.901    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.724     1.753    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.099     1.852 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X19Y39         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 5.331ns (84.876%)  route 0.950ns (15.124%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.947 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.281 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.281    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 5.310ns (84.825%)  route 0.950ns (15.175%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.947 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.260    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 5.236ns (84.644%)  route 0.950ns (15.356%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.947 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.186 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.186    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[30]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.170ns  (logic 5.220ns (84.604%)  route 0.950ns (15.396%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.947 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.170 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.170    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_7
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y42          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[28]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 5.217ns (84.596%)  route 0.950ns (15.404%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.167 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.167    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_6
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[25]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 5.321ns (86.395%)  route 0.838ns (13.605%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_24
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836     4.477    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.601 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.601    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.134 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.485    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.836 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.159 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.159    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499     4.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.151ns  (logic 5.313ns (86.377%)  route 0.838ns (13.623%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_24
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.836     4.477    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.601 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.601    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.134 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.485    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.836 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.151 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.151    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.499     4.411    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 5.196ns (84.544%)  route 0.950ns (15.456%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.948     4.589    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.713 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.713    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.263 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.377    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.491    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.605 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.605    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.719 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.719    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.833 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.833    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.146 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.146    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_4
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.506     4.418    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y41          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 5.331ns (87.298%)  route 0.776ns (12.702%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_24
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.774     4.415    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.539 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.539    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.089 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.089    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.203    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.317    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.431    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.107 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.107    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X33Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.501     4.413    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.104ns  (logic 5.331ns (87.329%)  route 0.773ns (12.671%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.771     4.412    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X9Y27          LUT2 (Prop_lut2_I0_O)        0.124     4.536 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.536    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.086 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.086    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.200 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.200    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.314    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.428 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.428    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.542 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.656    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.104 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.104    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X9Y34          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        1.501     4.413    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y34          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.256ns (52.956%)  route 0.227ns (47.044%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.227     0.368    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.413 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3/O
                         net (fo=1, routed)           0.000     0.413    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.483 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.483    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[12]
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.125%)  route 0.231ns (47.875%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.231     0.372    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.417 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_3/O
                         net (fo=1, routed)           0.000     0.417    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_3_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.483 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.483    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[10]
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.249ns (51.505%)  route 0.234ns (48.495%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.234     0.375    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.420    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.483 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.483    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[11]
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.292ns (56.216%)  route 0.227ns (43.784%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.227     0.368    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.413 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3/O
                         net (fo=1, routed)           0.000     0.413    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.519 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.519    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[13]
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.256ns (44.642%)  route 0.317ns (55.358%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.317     0.458    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.503 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5/O
                         net (fo=1, routed)           0.000     0.503    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.573 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.573    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[8]
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.252ns (43.942%)  route 0.321ns (56.058%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.321     0.462    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.507 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_3/O
                         net (fo=1, routed)           0.000     0.507    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_3_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.573 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.573    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[6]
    SLICE_X41Y57         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y57         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.419%)  route 0.324ns (56.581%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.324     0.465    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.510 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_2/O
                         net (fo=1, routed)           0.000     0.510    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.573 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.573    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[7]
    SLICE_X41Y57         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y57         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.292ns (47.912%)  route 0.317ns (52.088%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.317     0.458    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.503 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5/O
                         net (fo=1, routed)           0.000     0.503    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.609 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.609    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[9]
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.859     2.005    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y58         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.252ns (38.554%)  route 0.402ns (61.446%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.402     0.543    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.588 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.654 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.654    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[2]
    SLICE_X41Y56         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.860     2.006    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y56         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.249ns (38.095%)  route 0.405ns (61.905%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.405     0.546    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.591 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_3/O
                         net (fo=1, routed)           0.000     0.591    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.654 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.654    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[3]
    SLICE_X41Y56         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4678, routed)        0.860     2.006    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X41Y56         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/C





