// Seed: 361027075
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input uwire id_2,
    output wire id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8
);
  generate
    assign id_8 = -1 == -1;
  endgenerate
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd65
) (
    input  tri0 id_0
    , id_6,
    output tri  id_1,
    output wire _id_2,
    output tri0 id_3,
    input  wand id_4
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_1
  );
  assign id_3 = -1 != -1;
  logic [1 'b0 -  -1 : id_2] id_7;
  ;
endmodule
