--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml DS1302_Top.twx DS1302_Top.ncd -o DS1302_Top.twr
DS1302_Top.pcf

Design file:              DS1302_Top.ncd
Physical constraint file: DS1302_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15285 paths analyzed, 2000 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.252ns.
--------------------------------------------------------------------------------

Paths for end point write_date_4 (SLICE_X13Y41.B2), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_5 (FF)
  Destination:          write_date_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.199ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_5 to write_date_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.BQ      Tcko                  0.430   write_month<6>
                                                       write_month_5
    SLICE_X13Y38.D1      net (fanout=10)       0.848   write_month<5>
    SLICE_X13Y38.D       Tilo                  0.259   write_month<7>
                                                       write_month[7]_GND_1_o_equal_89_o111
    SLICE_X11Y41.D1      net (fanout=6)        1.767   write_month[7]_GND_1_o_equal_89_o11
    SLICE_X11Y41.D       Tilo                  0.259   write_date<1>
                                                       write_month[7]_GND_1_o_equal_96_o<7>1
    SLICE_X15Y41.D2      net (fanout=3)        1.257   write_month[7]_GND_1_o_equal_96_o
    SLICE_X15Y41.D       Tilo                  0.259   key[3]_write_date[7]_select_204_OUT<4>3
                                                       key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.B2      net (fanout=1)        0.747   key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<4>5
                                                       write_date_4
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (1.580ns logic, 4.619ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_6 (FF)
  Destination:          write_date_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_6 to write_date_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.DQ      Tcko                  0.430   write_month<6>
                                                       write_month_6
    SLICE_X13Y38.D4      net (fanout=7)        0.740   write_month<6>
    SLICE_X13Y38.D       Tilo                  0.259   write_month<7>
                                                       write_month[7]_GND_1_o_equal_89_o111
    SLICE_X11Y41.D1      net (fanout=6)        1.767   write_month[7]_GND_1_o_equal_89_o11
    SLICE_X11Y41.D       Tilo                  0.259   write_date<1>
                                                       write_month[7]_GND_1_o_equal_96_o<7>1
    SLICE_X15Y41.D2      net (fanout=3)        1.257   write_month[7]_GND_1_o_equal_96_o
    SLICE_X15Y41.D       Tilo                  0.259   key[3]_write_date[7]_select_204_OUT<4>3
                                                       key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.B2      net (fanout=1)        0.747   key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<4>5
                                                       write_date_4
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.580ns logic, 4.511ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_7 (FF)
  Destination:          write_date_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_7 to write_date_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   write_month<7>
                                                       write_month_7
    SLICE_X13Y38.D6      net (fanout=5)        0.370   write_month<7>
    SLICE_X13Y38.D       Tilo                  0.259   write_month<7>
                                                       write_month[7]_GND_1_o_equal_89_o111
    SLICE_X11Y41.D1      net (fanout=6)        1.767   write_month[7]_GND_1_o_equal_89_o11
    SLICE_X11Y41.D       Tilo                  0.259   write_date<1>
                                                       write_month[7]_GND_1_o_equal_96_o<7>1
    SLICE_X15Y41.D2      net (fanout=3)        1.257   write_month[7]_GND_1_o_equal_96_o
    SLICE_X15Y41.D       Tilo                  0.259   key[3]_write_date[7]_select_204_OUT<4>3
                                                       key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.B2      net (fanout=1)        0.747   key[3]_write_date[7]_select_204_OUT<4>3
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<4>5
                                                       write_date_4
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (1.580ns logic, 4.141ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point write_date_5 (SLICE_X13Y41.D1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_2 (FF)
  Destination:          write_date_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.590 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_2 to write_date_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.525   state<3>
                                                       state_2
    SLICE_X17Y39.B4      net (fanout=27)       1.755   state<2>
    SLICE_X17Y39.B       Tilo                  0.259   key[3]_state[3]_select_201_OUT<0>1
                                                       key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D4       net (fanout=6)        1.206   key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D        Tilo                  0.254   DS1302_Test_U0/DS1302_U1/read_date<7>
                                                       key[3]_write_date[7]_select_204_OUT<1>41
    SLICE_X13Y41.D1      net (fanout=3)        1.708   key[3]_write_date[7]_select_204_OUT<1>4
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<5>3
                                                       write_date_5
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (1.411ns logic, 4.669ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_1 (FF)
  Destination:          write_date_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.590 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_1 to write_date_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.BQ       Tcko                  0.525   state<3>
                                                       state_1
    SLICE_X17Y39.B5      net (fanout=28)       1.648   state<1>
    SLICE_X17Y39.B       Tilo                  0.259   key[3]_state[3]_select_201_OUT<0>1
                                                       key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D4       net (fanout=6)        1.206   key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D        Tilo                  0.254   DS1302_Test_U0/DS1302_U1/read_date<7>
                                                       key[3]_write_date[7]_select_204_OUT<1>41
    SLICE_X13Y41.D1      net (fanout=3)        1.708   key[3]_write_date[7]_select_204_OUT<1>4
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<5>3
                                                       write_date_5
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.411ns logic, 4.562ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0 (FF)
  Destination:          write_date_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.590 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_0 to write_date_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.AQ       Tcko                  0.525   state<3>
                                                       state_0
    SLICE_X17Y39.B6      net (fanout=27)       1.574   state<0>
    SLICE_X17Y39.B       Tilo                  0.259   key[3]_state[3]_select_201_OUT<0>1
                                                       key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D4       net (fanout=6)        1.206   key[3]_state[3]_select_201_OUT<0>1
    SLICE_X8Y43.D        Tilo                  0.254   DS1302_Test_U0/DS1302_U1/read_date<7>
                                                       key[3]_write_date[7]_select_204_OUT<1>41
    SLICE_X13Y41.D1      net (fanout=3)        1.708   key[3]_write_date[7]_select_204_OUT<1>4
    SLICE_X13Y41.CLK     Tas                   0.373   write_date<5>
                                                       key[3]_write_date[7]_select_204_OUT<5>3
                                                       write_date_5
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.411ns logic, 4.488ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point write_month_2 (SLICE_X8Y39.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_0 (FF)
  Destination:          write_month_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.143ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_0 to write_month_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   write_month<2>
                                                       write_month_0
    SLICE_X8Y39.D5       net (fanout=18)       1.611   write_month<0>
    SLICE_X8Y39.D        Tilo                  0.254   write_month<2>
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611_SW0
    SLICE_X8Y40.C2       net (fanout=1)        0.728   N69
    SLICE_X8Y40.C        Tilo                  0.255   write_month_1_1
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611
    SLICE_X16Y38.B4      net (fanout=9)        1.008   Mmux_state[3]_write_month[7]_wide_mux_44_OUT61
    SLICE_X16Y38.B       Tilo                  0.254   write_month<4>
                                                       key[3]_state[3]_select_201_OUT<3>121
    SLICE_X8Y39.C1       net (fanout=2)        1.169   key[3]_state[3]_select_201_OUT<3>12
    SLICE_X8Y39.CLK      Tas                   0.339   write_month<2>
                                                       key[3]_state[3]_select_201_OUT<2>4
                                                       write_month_2
    -------------------------------------------------  ---------------------------
    Total                                      6.143ns (1.627ns logic, 4.516ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_4 (FF)
  Destination:          write_month_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.617 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_4 to write_month_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.525   write_month<4>
                                                       write_month_4
    SLICE_X8Y39.D3       net (fanout=18)       1.428   write_month<4>
    SLICE_X8Y39.D        Tilo                  0.254   write_month<2>
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611_SW0
    SLICE_X8Y40.C2       net (fanout=1)        0.728   N69
    SLICE_X8Y40.C        Tilo                  0.255   write_month_1_1
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611
    SLICE_X16Y38.B4      net (fanout=9)        1.008   Mmux_state[3]_write_month[7]_wide_mux_44_OUT61
    SLICE_X16Y38.B       Tilo                  0.254   write_month<4>
                                                       key[3]_state[3]_select_201_OUT<3>121
    SLICE_X8Y39.C1       net (fanout=2)        1.169   key[3]_state[3]_select_201_OUT<3>12
    SLICE_X8Y39.CLK      Tas                   0.339   write_month<2>
                                                       key[3]_state[3]_select_201_OUT<2>4
                                                       write_month_2
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.627ns logic, 4.333ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_month_1 (FF)
  Destination:          write_month_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_month_1 to write_month_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.AQ       Tcko                  0.525   write_month<2>
                                                       write_month_1
    SLICE_X8Y39.D1       net (fanout=18)       1.335   write_month<1>
    SLICE_X8Y39.D        Tilo                  0.254   write_month<2>
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611_SW0
    SLICE_X8Y40.C2       net (fanout=1)        0.728   N69
    SLICE_X8Y40.C        Tilo                  0.255   write_month_1_1
                                                       Mmux_state[3]_write_month[7]_wide_mux_44_OUT611
    SLICE_X16Y38.B4      net (fanout=9)        1.008   Mmux_state[3]_write_month[7]_wide_mux_44_OUT61
    SLICE_X16Y38.B       Tilo                  0.254   write_month<4>
                                                       key[3]_state[3]_select_201_OUT<3>121
    SLICE_X8Y39.C1       net (fanout=2)        1.169   key[3]_state[3]_select_201_OUT<3>12
    SLICE_X8Y39.CLK      Tas                   0.339   write_month<2>
                                                       key[3]_state[3]_select_201_OUT<2>4
                                                       write_month_2
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.627ns logic, 4.240ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5 (SLICE_X13Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4 (FF)
  Destination:          DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4 to DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.CQ      Tcko                  0.198   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<6>
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4
    SLICE_X13Y47.C5      net (fanout=2)        0.059   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<4>
    SLICE_X13Y47.CLK     Tah         (-Th)    -0.155   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<6>
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/Mmux_MISO_shift[7]_GND_10_o_mux_46_OUT31
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_3/q_reg_16 (SLICE_X6Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_3/q_reg_16 (FF)
  Destination:          KEY_Debounce_3/q_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_3/q_reg_16 to KEY_Debounce_3/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.200   KEY_Debounce_3/q_reg<19>
                                                       KEY_Debounce_3/q_reg_16
    SLICE_X6Y54.A6       net (fanout=3)        0.024   KEY_Debounce_3/q_reg<16>
    SLICE_X6Y54.CLK      Tah         (-Th)    -0.190   KEY_Debounce_3/q_reg<19>
                                                       KEY_Debounce_3/q_next<16>1
                                                       KEY_Debounce_3/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point DS1302_Test_U0/DS1302_U1/read_addr_3 (SLICE_X18Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DS1302_Test_U0/DS1302_U1/read_addr_3 (FF)
  Destination:          DS1302_Test_U0/DS1302_U1/read_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DS1302_Test_U0/DS1302_U1/read_addr_3 to DS1302_Test_U0/DS1302_U1/read_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.DQ      Tcko                  0.200   DS1302_Test_U0/DS1302_U1/read_addr<3>
                                                       DS1302_Test_U0/DS1302_U1/read_addr_3
    SLICE_X18Y45.D6      net (fanout=2)        0.024   DS1302_Test_U0/DS1302_U1/read_addr<3>
    SLICE_X18Y45.CLK     Tah         (-Th)    -0.190   DS1302_Test_U0/DS1302_U1/read_addr<3>
                                                       DS1302_Test_U0/DS1302_U1/state[4]_PWR_6_o_select_50_OUT<5>1
                                                       DS1302_Test_U0/DS1302_U1/read_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: SEG_BCD_U0/SEG_Scan_U0/scan_timer<3>/CLK
  Logical resource: SEG_BCD_U0/SEG_Scan_U0/scan_timer_0/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: SEG_BCD_U0/SEG_Scan_U0/scan_timer<3>/SR
  Logical resource: SEG_BCD_U0/SEG_Scan_U0/scan_timer_0/SR
  Location pin: SLICE_X8Y57.SR
  Clock network: SEG_BCD_U0/SEG_Scan_U0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.252|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15285 paths, 0 nets, and 3516 connections

Design statistics:
   Minimum period:   6.252ns{1}   (Maximum frequency: 159.949MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 02:33:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



