library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity shu is port (
	D : in STD_LOGIC_VECTOR(14 downto 0);
	FSH : in STD_LOGIC;
	Rl : in STD_LOGIC;
	Q : out STD_LOGIC_VECTOR(14 downto 0);
	R0 : out STD_LOGIC;
	);
end entity;

architecture Behavior of shu is	
begin
	
end Behavior;