Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Mon Nov  1 18:24:11 2021
| Host         : adm-127190 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              15 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                     Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                    |                                                      |                  |                1 |              1 |         1.00 |
|  design_1_i/UART_Percent/clk_divider_0/U0/clk_div |                                                      | rst_IBUF         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                    |                                                      | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/UART_Percent/clk_divider_0/U0/clk_div | design_1_i/UART_Percent/rx_mod_0/U0/rxreg[8]_i_1_n_0 | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                    | en_IBUF                                              | rst_IBUF         |                7 |             22 |         3.14 |
+---------------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+


