Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb  9 09:03:04 2022
| Host         : DESKTOP-Q81VLV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            zr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.700ns  (logic 4.665ns (31.737%)  route 10.035ns (68.263%))
  Logic Levels:           11  (IBUF=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.575     7.245    alu16_init/add16_alu_a/coutk
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  out_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.805     8.174    alu16_init/add16_alu_a/coutm
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.298 r  out_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.707     9.005    alu16_init/add16_alu_a/couto
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.124     9.129 f  out_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.970    10.099    ng_OBUF
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.124    10.223 r  zr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867    12.090    zr_OBUF
    N14                  OBUF (Prop_obuf_I_O)         2.610    14.700 r  zr_OBUF_inst/O
                         net (fo=0)                   0.000    14.700    zr
    N14                                                               r  zr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            ng
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.049ns  (logic 4.540ns (32.314%)  route 9.509ns (67.686%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.575     7.245    alu16_init/add16_alu_a/coutk
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  out_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.805     8.174    alu16_init/add16_alu_a/coutm
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.298 r  out_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.707     9.005    alu16_init/add16_alu_a/couto
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.124     9.129 r  out_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           2.312    11.441    ng_OBUF
    M13                  OBUF (Prop_obuf_I_O)         2.608    14.049 r  ng_OBUF_inst/O
                         net (fo=0)                   0.000    14.049    ng
    M13                                                               r  ng (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.908ns  (logic 4.540ns (32.643%)  route 9.368ns (67.357%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.575     7.245    alu16_init/add16_alu_a/coutk
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  out_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.805     8.174    alu16_init/add16_alu_a/coutm
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.298 r  out_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.707     9.005    alu16_init/add16_alu_a/couto
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.124     9.129 r  out_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           2.171    11.300    ng_OBUF
    N13                  OBUF (Prop_obuf_I_O)         2.609    13.908 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.908    out[15]
    N13                                                               r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.746ns  (logic 4.541ns (33.032%)  route 9.206ns (66.968%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.575     7.245    alu16_init/add16_alu_a/coutk
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  out_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.884     8.253    alu16_init/add16_alu_a/coutm
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.377 r  out_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.633     9.010    alu16_init/add16_alu_a/coutn
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.134 r  out_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           2.003    11.137    out_OBUF[14]
    M16                  OBUF (Prop_obuf_I_O)         2.609    13.746 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.746    out[14]
    M16                                                               r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.271ns  (logic 4.411ns (35.945%)  route 7.860ns (64.055%))
  Logic Levels:           9  (IBUF=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.575     7.245    alu16_init/add16_alu_a/coutk
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  out_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.308     7.677    alu16_init/add16_alu_a/coutm
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.801 r  out_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           1.867     9.668    out_OBUF[13]
    M17                  OBUF (Prop_obuf_I_O)         2.603    12.271 r  out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.271    out[13]
    M17                                                               r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.941ns  (logic 4.291ns (35.937%)  route 7.650ns (64.063%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.622     5.789    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.913 r  out_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.633     6.546    out_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.675     7.345    alu16_init/add16_alu_a/coutk
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  out_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.864     9.333    out_OBUF[11]
    N18                  OBUF (Prop_obuf_I_O)         2.608    11.941 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.941    out[11]
    N18                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.413ns (37.501%)  route 7.355ns (62.499%))
  Logic Levels:           9  (IBUF=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.350     5.518    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     5.642 r  out_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.317     5.959    alu16_init/add16_alu_a/couth
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  out_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.301     6.384    alu16_init/add16_alu_a/coutj
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.508 r  out_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.664     7.171    alu16_init/add16_alu_a/coutl
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  out_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           1.867     9.162    out_OBUF[12]
    M18                  OBUF (Prop_obuf_I_O)         2.605    11.768 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.768    out[12]
    M18                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.703ns  (logic 4.528ns (38.696%)  route 7.174ns (61.304%))
  Logic Levels:           8  (IBUF=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.350     5.518    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     5.642 r  out_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.592     6.234    alu16_init/add16_alu_a/couth
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.150     6.384 r  out_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.503     6.887    alu16_init/add16_alu_a/couti
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.332     7.219 r  out_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           1.873     9.092    out_OBUF[9]
    P18                  OBUF (Prop_obuf_I_O)         2.611    11.703 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.703    out[9]
    P18                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.360ns  (logic 4.294ns (37.799%)  route 7.066ns (62.201%))
  Logic Levels:           8  (IBUF=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  y_IBUF[3]_inst/O
                         net (fo=3, routed)           2.119     3.058    y_IBUF[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.182 r  out_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.937     4.119    alu16_init/add16_alu_a/full_adder_inst_d/halfadder_a_SUM
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.243 r  out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.043    out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  out_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.350     5.518    alu16_init/add16_alu_a/coutf
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     5.642 r  out_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.317     5.959    alu16_init/add16_alu_a/couth
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  out_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.669     6.752    alu16_init/add16_alu_a/coutj
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  out_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           1.874     8.750    out_OBUF[10]
    P17                  OBUF (Prop_obuf_I_O)         2.611    11.360 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.360    out[10]
    P17                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 4.179ns (38.178%)  route 6.767ns (61.822%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  y_IBUF[2]_inst/O
                         net (fo=1, routed)           2.128     3.066    y_IBUF[2]
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  out_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.829     4.020    alu16_init/new_y[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     4.144 r  out_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.987     5.131    alu16_init/add16_alu_a/coutc
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.124     5.255 r  out_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.848     6.103    alu16_init/add16_alu_a/coute
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124     6.227 r  out_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.151     6.378    alu16_init/add16_alu_a/coutg
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.502 r  out_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.823     8.325    out_OBUF[7]
    T18                  OBUF (Prop_obuf_I_O)         2.621    10.946 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.946    out[7]
    T18                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 no
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.365ns (61.791%)  route 0.844ns (38.209%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  no (IN)
                         net (fo=0)                   0.000     0.000    no
    V17                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  no_IBUF_inst/O
                         net (fo=16, routed)          0.504     0.690    no_IBUF
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.045     0.735 r  out_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.341     1.076    out_OBUF[2]
    R14                  OBUF (Prop_obuf_I_O)         1.134     2.210 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.210    out[2]
    R14                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 no
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.364ns (59.459%)  route 0.930ns (40.541%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  no (IN)
                         net (fo=0)                   0.000     0.000    no
    V17                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  no_IBUF_inst/O
                         net (fo=16, routed)          0.578     0.764    no_IBUF
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.809 r  out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.352     1.161    out_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.132     2.294 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.294    out[0]
    R16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.356ns (58.480%)  route 0.962ns (41.520%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.618     0.790    f_IBUF
    SLICE_X1Y23          LUT5 (Prop_lut5_I1_O)        0.045     0.835 r  out_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.345     1.180    out_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.138     2.318 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.318    out[1]
    T14                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.330ns (56.553%)  route 1.022ns (43.447%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.630     0.802    f_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.045     0.847 r  out_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.392     1.239    out_OBUF[4]
    N15                  OBUF (Prop_obuf_I_O)         1.113     2.352 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.352    out[4]
    N15                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 no
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.360ns (56.954%)  route 1.028ns (43.046%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  no (IN)
                         net (fo=0)                   0.000     0.000    no
    V17                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  no_IBUF_inst/O
                         net (fo=16, routed)          0.564     0.750    no_IBUF
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.795 r  out_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.464     1.259    out_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.128     2.387 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.387    out[5]
    P15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 no
                            (input port)
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.359ns (55.328%)  route 1.098ns (44.672%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  no (IN)
                         net (fo=0)                   0.000     0.000    no
    V17                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  no_IBUF_inst/O
                         net (fo=16, routed)          0.673     0.859    no_IBUF
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.045     0.904 r  out_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.425     1.329    out_OBUF[9]
    P18                  OBUF (Prop_obuf_I_O)         1.128     2.457 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.457    out[9]
    P18                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.347ns (54.548%)  route 1.123ns (45.452%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.735     0.907    f_IBUF
    SLICE_X1Y25          LUT5 (Prop_lut5_I1_O)        0.045     0.952 r  out_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.388     1.340    out_OBUF[6]
    P14                  OBUF (Prop_obuf_I_O)         1.130     2.470 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.470    out[6]
    P14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.334ns (53.471%)  route 1.161ns (46.529%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.630     0.802    f_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.045     0.847 r  out_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.531     1.378    out_OBUF[3]
    P16                  OBUF (Prop_obuf_I_O)         1.116     2.495 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.495    out[3]
    P16                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.354ns (54.140%)  route 1.147ns (45.860%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.782     0.955    f_IBUF
    SLICE_X0Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  out_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.365     1.365    out_OBUF[8]
    R18                  OBUF (Prop_obuf_I_O)         1.137     2.502 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.502    out[8]
    R18                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.355ns (54.120%)  route 1.149ns (45.880%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.737     0.909    f_IBUF
    SLICE_X1Y25          LUT5 (Prop_lut5_I1_O)        0.045     0.954 r  out_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.412     1.366    out_OBUF[7]
    T18                  OBUF (Prop_obuf_I_O)         1.138     2.504 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.504    out[7]
    T18                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------





