<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>VirtRegMap.cpp source code [llvm/llvm/lib/CodeGen/VirtRegMap.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/VirtRegMap.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='VirtRegMap.cpp.html'>VirtRegMap.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the VirtRegMap class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// It also contains implementations of the Spiller interface, which, given a</i></td></tr>
<tr><th id="12">12</th><td><i>// virtual register map and a machine function, eliminates all virtual</i></td></tr>
<tr><th id="13">13</th><td><i>// references by replacing them with physical register references - adding spill</i></td></tr>
<tr><th id="14">14</th><td><i>// code as necessary.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="LiveDebugVariables.h.html">"LiveDebugVariables.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveStacks.h.html">"llvm/CodeGen/LiveStacks.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSpillSlots = {&quot;regalloc&quot;, &quot;NumSpillSlots&quot;, &quot;Number of spill slots allocated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSpillSlots" title='NumSpillSlots' data-ref="NumSpillSlots">NumSpillSlots</dfn>, <q>"Number of spill slots allocated"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumIdCopies = {&quot;regalloc&quot;, &quot;NumIdCopies&quot;, &quot;Number of identity moves eliminated after rewriting&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumIdCopies" title='NumIdCopies' data-ref="NumIdCopies">NumIdCopies</dfn>,   <q>"Number of identity moves eliminated after rewriting"</q>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="55">55</th><td><i>//  VirtRegMap implementation</i></td></tr>
<tr><th id="56">56</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>char</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="llvm::VirtRegMap::ID" title='llvm::VirtRegMap::ID' data-ref="llvm::VirtRegMap::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeVirtRegMapPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Virtual Register Map&quot;, &quot;virtregmap&quot;, &amp;VirtRegMap::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;VirtRegMap&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeVirtRegMapPassFlag; void llvm::initializeVirtRegMapPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeVirtRegMapPassFlag, initializeVirtRegMapPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"virtregmap"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Virtual Register Map"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="virtual decl def" id="_ZN4llvm10VirtRegMap20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::VirtRegMap::runOnMachineFunction' data-ref="_ZN4llvm10VirtRegMap20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="64">64</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TII" title='llvm::VirtRegMap::TII' data-ref="llvm::VirtRegMap::TII">TII</a> = <a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a> = <a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="66">66</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a> = &amp;<a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="69">69</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="70">70</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <a class="member" href="#_ZN4llvm10VirtRegMap4growEv" title='llvm::VirtRegMap::grow' data-ref="_ZN4llvm10VirtRegMap4growEv">grow</a>();</td></tr>
<tr><th id="73">73</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap4growEv" title='llvm::VirtRegMap::grow' data-ref="_ZN4llvm10VirtRegMap4growEv">grow</dfn>() {</td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="2NumRegs" title='NumRegs' data-type='unsigned int' data-ref="2NumRegs">NumRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="78">78</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="local col2 ref" href="#2NumRegs" title='NumRegs' data-ref="2NumRegs">NumRegs</a>);</td></tr>
<tr><th id="79">79</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="local col2 ref" href="#2NumRegs" title='NumRegs' data-ref="2NumRegs">NumRegs</a>);</td></tr>
<tr><th id="80">80</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="local col2 ref" href="#2NumRegs" title='NumRegs' data-ref="2NumRegs">NumRegs</a>);</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt" title='llvm::VirtRegMap::assignVirt2Phys' data-ref="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt">assignVirt2Phys</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3virtReg" title='virtReg' data-type='unsigned int' data-ref="3virtReg">virtReg</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="4physReg" title='physReg' data-type='MCPhysReg' data-ref="4physReg">physReg</dfn>) {</td></tr>
<tr><th id="84">84</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg) &amp;&amp; TargetRegisterInfo::isPhysicalRegister(physReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg) &amp;&amp; TargetRegisterInfo::isPhysicalRegister(physReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 85, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#3virtReg" title='virtReg' data-ref="3virtReg">virtReg</a>) &amp;&amp;</td></tr>
<tr><th id="85">85</th><td>         <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#4physReg" title='physReg' data-ref="4physReg">physReg</a>));</td></tr>
<tr><th id="86">86</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Virt2PhysMap[virtReg] == NO_PHYS_REG &amp;&amp; &quot;attempt to assign physical register to already mapped &quot; &quot;virtual register&quot;) ? void (0) : __assert_fail (&quot;Virt2PhysMap[virtReg] == NO_PHYS_REG &amp;&amp; \&quot;attempt to assign physical register to already mapped \&quot; \&quot;virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 88, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a>[<a class="local col3 ref" href="#3virtReg" title='virtReg' data-ref="3virtReg">virtReg</a>] == <a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a> &amp;&amp;</td></tr>
<tr><th id="87">87</th><td>         <q>"attempt to assign physical register to already mapped "</q></td></tr>
<tr><th id="88">88</th><td>         <q>"virtual register"</q>);</td></tr>
<tr><th id="89">89</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!getRegInfo().isReserved(physReg) &amp;&amp; &quot;Attempt to map virtReg to a reserved physReg&quot;) ? void (0) : __assert_fail (&quot;!getRegInfo().isReserved(physReg) &amp;&amp; \&quot;Attempt to map virtReg to a reserved physReg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 90, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap10getRegInfoEv" title='llvm::VirtRegMap::getRegInfo' data-ref="_ZNK4llvm10VirtRegMap10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col4 ref" href="#4physReg" title='physReg' data-ref="4physReg">physReg</a>) &amp;&amp;</td></tr>
<tr><th id="90">90</th><td>         <q>"Attempt to map virtReg to a reserved physReg"</q>);</td></tr>
<tr><th id="91">91</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#3virtReg" title='virtReg' data-ref="3virtReg">virtReg</a>]</a> = <a class="local col4 ref" href="#4physReg" title='physReg' data-ref="4physReg">physReg</a>;</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE" title='llvm::VirtRegMap::createSpillSlot' data-ref="_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE">createSpillSlot</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="5RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5RC">RC</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6Size" title='Size' data-type='unsigned int' data-ref="6Size">Size</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>);</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7Align" title='Align' data-type='unsigned int' data-ref="7Align">Align</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(*<a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>);</td></tr>
<tr><th id="97">97</th><td>  <em>int</em> <dfn class="local col8 decl" id="8SS" title='SS' data-type='int' data-ref="8SS">SS</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj">CreateSpillStackObject</a>(<a class="local col6 ref" href="#6Size" title='Size' data-ref="6Size">Size</a>, <a class="local col7 ref" href="#7Align" title='Align' data-ref="7Align">Align</a>);</td></tr>
<tr><th id="98">98</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#51" title='NumSpillSlots' data-ref="NumSpillSlots">NumSpillSlots</a>;</td></tr>
<tr><th id="99">99</th><td>  <b>return</b> <a class="local col8 ref" href="#8SS" title='SS' data-ref="8SS">SS</a>;</td></tr>
<tr><th id="100">100</th><td>}</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap16hasPreferredPhysEj" title='llvm::VirtRegMap::hasPreferredPhys' data-ref="_ZN4llvm10VirtRegMap16hasPreferredPhysEj">hasPreferredPhys</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9VirtReg" title='VirtReg' data-type='unsigned int' data-ref="9VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="103">103</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10Hint" title='Hint' data-type='unsigned int' data-ref="10Hint">Hint</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj" title='llvm::MachineRegisterInfo::getSimpleHint' data-ref="_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj">getSimpleHint</a>(<a class="local col9 ref" href="#9VirtReg" title='VirtReg' data-ref="9VirtReg">VirtReg</a>);</td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (!<a class="local col0 ref" href="#10Hint" title='Hint' data-ref="10Hint">Hint</a>)</td></tr>
<tr><th id="105">105</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#10Hint" title='Hint' data-ref="10Hint">Hint</a>))</td></tr>
<tr><th id="107">107</th><td>    <a class="local col0 ref" href="#10Hint" title='Hint' data-ref="10Hint">Hint</a> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col0 ref" href="#10Hint" title='Hint' data-ref="10Hint">Hint</a>);</td></tr>
<tr><th id="108">108</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col9 ref" href="#9VirtReg" title='VirtReg' data-ref="9VirtReg">VirtReg</a>) == <a class="local col0 ref" href="#10Hint" title='Hint' data-ref="10Hint">Hint</a>;</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap18hasKnownPreferenceEj" title='llvm::VirtRegMap::hasKnownPreference' data-ref="_ZN4llvm10VirtRegMap18hasKnownPreferenceEj">hasKnownPreference</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11VirtReg" title='VirtReg' data-type='unsigned int' data-ref="11VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="112">112</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col2 decl" id="12Hint" title='Hint' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="12Hint">Hint</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</a>(<a class="local col1 ref" href="#11VirtReg" title='VirtReg' data-ref="11VirtReg">VirtReg</a>);</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#12Hint" title='Hint' data-ref="12Hint">Hint</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#12Hint" title='Hint' data-ref="12Hint">Hint</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col2 ref" href="#12Hint" title='Hint' data-ref="12Hint">Hint</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="117">117</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEj" title='llvm::VirtRegMap::assignVirt2StackSlot' data-ref="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEj">assignVirt2StackSlot</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13virtReg" title='virtReg' data-type='unsigned int' data-ref="13virtReg">virtReg</dfn>) {</td></tr>
<tr><th id="121">121</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 121, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#13virtReg" title='virtReg' data-ref="13virtReg">virtReg</a>));</td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &amp;&amp; &quot;attempt to assign stack slot to already spilled register&quot;) ? void (0) : __assert_fail (&quot;Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &amp;&amp; \&quot;attempt to assign stack slot to already spilled register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a>[<a class="local col3 ref" href="#13virtReg" title='virtReg' data-ref="13virtReg">virtReg</a>] == <a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</a> &amp;&amp;</td></tr>
<tr><th id="123">123</th><td>         <q>"attempt to assign stack slot to already spilled register"</q>);</td></tr>
<tr><th id="124">124</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC">RC</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#13virtReg" title='virtReg' data-ref="13virtReg">virtReg</a>);</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#13virtReg" title='virtReg' data-ref="13virtReg">virtReg</a>]</a> = <a class="member" href="#_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE" title='llvm::VirtRegMap::createSpillSlot' data-ref="_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE">createSpillSlot</a>(<a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a>);</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEji" title='llvm::VirtRegMap::assignVirt2StackSlot' data-ref="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEji">assignVirt2StackSlot</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15virtReg" title='virtReg' data-type='unsigned int' data-ref="15virtReg">virtReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="16SS" title='SS' data-type='int' data-ref="16SS">SS</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 129, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#15virtReg" title='virtReg' data-ref="15virtReg">virtReg</a>));</td></tr>
<tr><th id="130">130</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &amp;&amp; &quot;attempt to assign stack slot to already spilled register&quot;) ? void (0) : __assert_fail (&quot;Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &amp;&amp; \&quot;attempt to assign stack slot to already spilled register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 131, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a>[<a class="local col5 ref" href="#15virtReg" title='virtReg' data-ref="15virtReg">virtReg</a>] == <a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</a> &amp;&amp;</td></tr>
<tr><th id="131">131</th><td>         <q>"attempt to assign stack slot to already spilled register"</q>);</td></tr>
<tr><th id="132">132</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SS &gt;= 0 || (SS &gt;= MF-&gt;getFrameInfo().getObjectIndexBegin())) &amp;&amp; &quot;illegal fixed frame index&quot;) ? void (0) : __assert_fail (&quot;(SS &gt;= 0 || (SS &gt;= MF-&gt;getFrameInfo().getObjectIndexBegin())) &amp;&amp; \&quot;illegal fixed frame index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 134, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#16SS" title='SS' data-ref="16SS">SS</a> &gt;= <var>0</var> ||</td></tr>
<tr><th id="133">133</th><td>          (<a class="local col6 ref" href="#16SS" title='SS' data-ref="16SS">SS</a> &gt;= <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>())) &amp;&amp;</td></tr>
<tr><th id="134">134</th><td>         <q>"illegal fixed frame index"</q>);</td></tr>
<tr><th id="135">135</th><td>  <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#15virtReg" title='virtReg' data-ref="15virtReg">virtReg</a>]</a> = <a class="local col6 ref" href="#16SS" title='SS' data-ref="16SS">SS</a>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="virtual decl def" id="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::VirtRegMap::print' data-ref="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="17OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="17OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>*) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** REGISTER MAP **********\n"</q>;</td></tr>
<tr><th id="140">140</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="18i" title='i' data-type='unsigned int' data-ref="18i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="19e" title='e' data-type='unsigned int' data-ref="19e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> != <a class="local col9 ref" href="#19e" title='e' data-ref="19e">e</a>; ++<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>) {</td></tr>
<tr><th id="141">141</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="20Reg" title='Reg' data-type='unsigned int' data-ref="20Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>);</td></tr>
<tr><th id="142">142</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>]</a> != (<em>unsigned</em>)<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a>) {</td></tr>
<tr><th id="143">143</th><td>      <a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="144">144</th><td>         <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>]</a>, <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] "</q></td></tr>
<tr><th id="145">145</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="146">146</th><td>    }</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="21i" title='i' data-type='unsigned int' data-ref="21i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="22e" title='e' data-type='unsigned int' data-ref="22e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col1 ref" href="#21i" title='i' data-ref="21i">i</a> != <a class="local col2 ref" href="#22e" title='e' data-ref="22e">e</a>; ++<a class="local col1 ref" href="#21i" title='i' data-ref="21i">i</a>) {</td></tr>
<tr><th id="150">150</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col1 ref" href="#21i" title='i' data-ref="21i">i</a>);</td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>]</a> != <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</a>) {</td></tr>
<tr><th id="152">152</th><td>      <a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; fi#"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>]</a></td></tr>
<tr><th id="153">153</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="member" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td>  <a class="local col7 ref" href="#17OS" title='OS' data-ref="17OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#<span data-ppcond="159">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="160">160</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<dfn class="decl def" id="_ZNK4llvm10VirtRegMap4dumpEv" title='llvm::VirtRegMap::dump' data-ref="_ZNK4llvm10VirtRegMap4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="161">161</th><td>  <a class="virtual member" href="#_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::VirtRegMap::print' data-ref="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td><u>#<span data-ppcond="159">endif</span></u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="166">166</th><td><i>//                              VirtRegRewriter</i></td></tr>
<tr><th id="167">167</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="168">168</th><td><i>//</i></td></tr>
<tr><th id="169">169</th><td><i>// The VirtRegRewriter is the last of the register allocator passes.</i></td></tr>
<tr><th id="170">170</th><td><i>// It rewrites virtual registers to physical registers as specified in the</i></td></tr>
<tr><th id="171">171</th><td><i>// VirtRegMap analysis. It also updates live-in information on basic blocks</i></td></tr>
<tr><th id="172">172</th><td><i>// according to LiveIntervals.</i></td></tr>
<tr><th id="173">173</th><td><i>//</i></td></tr>
<tr><th id="174">174</th><td><b>namespace</b> {</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</dfn>;</td></tr>
<tr><th id="179">179</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::TII" title='(anonymous namespace)::VirtRegRewriter::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::VirtRegRewriter::TII">TII</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</dfn>;</td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-type='llvm::SlotIndexes *' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</dfn>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv" title='(anonymous namespace)::VirtRegRewriter::rewrite' data-type='void (anonymous namespace)::VirtRegRewriter::rewrite()' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv">rewrite</a>();</td></tr>
<tr><th id="186">186</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv" title='(anonymous namespace)::VirtRegRewriter::addMBBLiveIns' data-type='void (anonymous namespace)::VirtRegRewriter::addMBBLiveIns()' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv">addMBBLiveIns</a>();</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE" title='(anonymous namespace)::VirtRegRewriter::readsUndefSubreg' data-type='bool (anonymous namespace)::VirtRegRewriter::readsUndefSubreg(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE">readsUndefSubreg</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="24MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="188">188</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj" title='(anonymous namespace)::VirtRegRewriter::addLiveInsForSubRanges' data-type='void (anonymous namespace)::VirtRegRewriter::addLiveInsForSubRanges(const llvm::LiveInterval &amp; LI, unsigned int PhysReg) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj">addLiveInsForSubRanges</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="25LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="25LI">LI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26PhysReg" title='PhysReg' data-type='unsigned int' data-ref="26PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::handleIdentityCopy' data-type='void (anonymous namespace)::VirtRegRewriter::handleIdentityCopy(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE">handleIdentityCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="190">190</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::expandCopyBundle' data-type='void (anonymous namespace)::VirtRegRewriter::expandCopyBundle(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">expandCopyBundle</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="28MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj" title='(anonymous namespace)::VirtRegRewriter::subRegLiveThrough' data-type='bool (anonymous namespace)::VirtRegRewriter::subRegLiveThrough(const llvm::MachineInstr &amp; MI, unsigned int SuperPhysReg) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">subRegLiveThrough</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30SuperPhysReg" title='SuperPhysReg' data-type='unsigned int' data-ref="30SuperPhysReg">SuperPhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>public</b>:</td></tr>
<tr><th id="194">194</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::VirtRegRewriter::ID" title='(anonymous namespace)::VirtRegRewriter::ID' data-type='char' data-ref="(anonymousnamespace)::VirtRegRewriter::ID">ID</dfn>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115VirtRegRewriterC1Ev" title='(anonymous namespace)::VirtRegRewriter::VirtRegRewriter' data-type='void (anonymous namespace)::VirtRegRewriter::VirtRegRewriter()' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriterC1Ev">VirtRegRewriter</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::ID" title='(anonymous namespace)::VirtRegRewriter::ID' data-use='a' data-ref="(anonymousnamespace)::VirtRegRewriter::ID">ID</a>) {}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::VirtRegRewriter::getAnalysisUsage' data-type='void (anonymous namespace)::VirtRegRewriter::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="31AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="31AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115VirtRegRewriter20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::VirtRegRewriter::runOnMachineFunction' data-type='bool (anonymous namespace)::VirtRegRewriter::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter16getSetPropertiesEv" title='(anonymous namespace)::VirtRegRewriter::getSetProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::VirtRegRewriter::getSetProperties() const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16getSetPropertiesEv">getSetProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="204">204</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="(anonymousnamespace)::VirtRegRewriter::ID" title='(anonymous namespace)::VirtRegRewriter::ID' data-type='char' data-ref="(anonymousnamespace)::VirtRegRewriter::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::VirtRegRewriterID" title='llvm::VirtRegRewriterID' data-ref="llvm::VirtRegRewriterID">VirtRegRewriterID</dfn> = <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<a class="tu ref" href="#(anonymousnamespace)::VirtRegRewriter::ID" title='(anonymous namespace)::VirtRegRewriter::ID' data-ref="(anonymousnamespace)::VirtRegRewriter::ID">ID</a>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeVirtRegRewriterPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(VirtRegRewriter, <q>"virtregrewriter"</q>,</td></tr>
<tr><th id="215">215</th><td>                      <q>"Virtual Register Rewriter"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="216">216</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="217">217</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="218">218</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveDebugVariablesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveDebugVariables)</td></tr>
<tr><th id="219">219</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveStacksPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveStacks)</td></tr>
<tr><th id="220">220</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="221">221</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Virtual Register Rewriter&quot;, &quot;virtregrewriter&quot;, &amp;VirtRegRewriter::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;VirtRegRewriter&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeVirtRegRewriterPassFlag; void llvm::initializeVirtRegRewriterPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeVirtRegRewriterPassFlag, initializeVirtRegRewriterPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"virtregrewriter"</q>,</td></tr>
<tr><th id="222">222</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Virtual Register Rewriter"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::VirtRegRewriter::getAnalysisUsage' data-type='void (anonymous namespace)::VirtRegRewriter::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="32AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="32AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="225">225</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="226">226</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="227">227</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="228">228</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="229">229</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="230">230</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="231">231</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="232">232</th><td>  <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a></span>);</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115VirtRegRewriter20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::VirtRegRewriter::runOnMachineFunction' data-type='bool (anonymous namespace)::VirtRegRewriter::runOnMachineFunction(llvm::MachineFunction &amp; fn)' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33fn" title='fn' data-type='llvm::MachineFunction &amp;' data-ref="33fn">fn</dfn>) {</td></tr>
<tr><th id="237">237</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a> = &amp;<a class="local col3 ref" href="#33fn" title='fn' data-ref="33fn">fn</a>;</td></tr>
<tr><th id="238">238</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="239">239</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TII" title='(anonymous namespace)::VirtRegRewriter::TII' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="240">240</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="241">241</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="242">242</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="243">243</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='w' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="244">244</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** REWRITE VIRTUAL REGISTERS **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF-&gt;getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** REWRITE VIRTUAL REGISTERS **********\n"</q></td></tr>
<tr><th id="245">245</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="246">246</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { VRM-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>-&gt;<a class="ref" href="#_ZNK4llvm10VirtRegMap4dumpEv" title='llvm::VirtRegMap::dump' data-ref="_ZNK4llvm10VirtRegMap4dumpEv">dump</a>());</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Add kill flags while we still have virtual registers.</i></td></tr>
<tr><th id="249">249</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE" title='llvm::LiveIntervals::addKillFlags' data-ref="_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE">addKillFlags</a>(<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// Live-in lists on basic blocks are required for physregs.</i></td></tr>
<tr><th id="252">252</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv" title='(anonymous namespace)::VirtRegRewriter::addMBBLiveIns' data-use='c' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv">addMBBLiveIns</a>();</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Rewrite virtual registers.</i></td></tr>
<tr><th id="255">255</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv" title='(anonymous namespace)::VirtRegRewriter::rewrite' data-use='c' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv">rewrite</a>();</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Write out new DBG_VALUE instructions.</i></td></tr>
<tr><th id="258">258</th><td>  <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;().<a class="ref" href="LiveDebugVariables.h.html#_ZN4llvm18LiveDebugVariables15emitDebugValuesEPNS_10VirtRegMapE" title='llvm::LiveDebugVariables::emitDebugValues' data-ref="_ZN4llvm18LiveDebugVariables15emitDebugValuesEPNS_10VirtRegMapE">emitDebugValues</a>(<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// All machine operands and other references to virtual registers have been</i></td></tr>
<tr><th id="261">261</th><td><i>  // replaced. Remove the virtual registers and release all the transient data.</i></td></tr>
<tr><th id="262">262</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap12clearAllVirtEv" title='llvm::VirtRegMap::clearAllVirt' data-ref="_ZN4llvm10VirtRegMap12clearAllVirtEv">clearAllVirt</a>();</td></tr>
<tr><th id="263">263</th><td>  <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="264">264</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj" title='(anonymous namespace)::VirtRegRewriter::addLiveInsForSubRanges' data-type='void (anonymous namespace)::VirtRegRewriter::addLiveInsForSubRanges(const llvm::LiveInterval &amp; LI, unsigned int PhysReg) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj">addLiveInsForSubRanges</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="34LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="34LI">LI</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                             <em>unsigned</em> <dfn class="local col5 decl" id="35PhysReg" title='PhysReg' data-type='unsigned int' data-ref="35PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!LI.empty()) ? void (0) : __assert_fail (&quot;!LI.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#34LI" title='LI' data-ref="34LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>());</td></tr>
<tr><th id="270">270</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI.hasSubRanges()) ? void (0) : __assert_fail (&quot;LI.hasSubRanges()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#34LI" title='LI' data-ref="34LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>());</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <b>using</b> <dfn class="local col6 typedef" id="36SubRangeIteratorPair" title='SubRangeIteratorPair' data-type='std::pair&lt;const LiveInterval::SubRange *, LiveInterval::const_iterator&gt;' data-ref="36SubRangeIteratorPair">SubRangeIteratorPair</dfn> =</td></tr>
<tr><th id="273">273</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> *, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a>&gt;;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col6 typedef" href="#36SubRangeIteratorPair" title='SubRangeIteratorPair' data-type='std::pair&lt;const LiveInterval::SubRange *, LiveInterval::const_iterator&gt;' data-ref="36SubRangeIteratorPair">SubRangeIteratorPair</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="37SubRanges" title='SubRanges' data-type='SmallVector&lt;SubRangeIteratorPair, 4&gt;' data-ref="37SubRanges">SubRanges</dfn>;</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col8 decl" id="38First" title='First' data-type='llvm::SlotIndex' data-ref="38First">First</dfn>;</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col9 decl" id="39Last" title='Last' data-type='llvm::SlotIndex' data-ref="39Last">Last</dfn>;</td></tr>
<tr><th id="278">278</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col0 decl" id="40SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="40SR">SR</dfn> : <a class="local col4 ref" href="#34LI" title='LI' data-ref="34LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="279">279</th><td>    <a class="local col7 ref" href="#37SubRanges" title='SubRanges' data-ref="37SubRanges">SubRanges</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>, <a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZNK4llvm9LiveRange5beginEv">begin</a>()));</td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (!<a class="local col8 ref" href="#38First" title='First' data-ref="38First">First</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() || <a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#38First" title='First' data-ref="38First">First</a>)</td></tr>
<tr><th id="281">281</th><td>      <a class="local col8 ref" href="#38First" title='First' data-ref="38First">First</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>;</td></tr>
<tr><th id="282">282</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39Last" title='Last' data-ref="39Last">Last</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() || <a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#39Last" title='Last' data-ref="39Last">Last</a>)</td></tr>
<tr><th id="283">283</th><td>      <a class="local col9 ref" href="#39Last" title='Last' data-ref="39Last">Last</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col0 ref" href="#40SR" title='SR' data-ref="40SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>;</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// Check all mbb start positions between First and Last while</i></td></tr>
<tr><th id="287">287</th><td><i>  // simulatenously advancing an iterator for each subrange.</i></td></tr>
<tr><th id="288">288</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>::<a class="typedef" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes::MBBIndexIterator" title='llvm::SlotIndexes::MBBIndexIterator' data-type='SmallVectorImpl&lt;IdxMBBPair&gt;::const_iterator' data-ref="llvm::SlotIndexes::MBBIndexIterator">MBBIndexIterator</a> <dfn class="local col1 decl" id="41MBBI" title='MBBI' data-type='SlotIndexes::MBBIndexIterator' data-ref="41MBBI">MBBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes12findMBBIndexENS_9SlotIndexE" title='llvm::SlotIndexes::findMBBIndex' data-ref="_ZNK4llvm11SlotIndexes12findMBBIndexENS_9SlotIndexE">findMBBIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#38First" title='First' data-ref="38First">First</a>);</td></tr>
<tr><th id="289">289</th><td>       <a class="local col1 ref" href="#41MBBI" title='MBBI' data-ref="41MBBI">MBBI</a> != <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes11MBBIndexEndEv" title='llvm::SlotIndexes::MBBIndexEnd' data-ref="_ZNK4llvm11SlotIndexes11MBBIndexEndEv">MBBIndexEnd</a>() &amp;&amp; <a class="local col1 ref" href="#41MBBI" title='MBBI' data-ref="41MBBI">MBBI</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#39Last" title='Last' data-ref="39Last">Last</a>; ++<a class="local col1 ref" href="#41MBBI" title='MBBI' data-ref="41MBBI">MBBI</a>) {</td></tr>
<tr><th id="290">290</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="42MBBBegin" title='MBBBegin' data-type='llvm::SlotIndex' data-ref="42MBBBegin">MBBBegin</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#41MBBI" title='MBBI' data-ref="41MBBI">MBBI</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="291">291</th><td>    <i>// Advance all subrange iterators so that their end position is just</i></td></tr>
<tr><th id="292">292</th><td><i>    // behind MBBBegin (or the iterator is at the end).</i></td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col3 decl" id="43LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="43LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="294">294</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="44RangeIterPair" title='RangeIterPair' data-type='std::pair&lt;const llvm::LiveInterval::SubRange *, const llvm::LiveRange::Segment *&gt; &amp;' data-ref="44RangeIterPair">RangeIterPair</dfn> : <a class="local col7 ref" href="#37SubRanges" title='SubRanges' data-ref="37SubRanges">SubRanges</a>) {</td></tr>
<tr><th id="295">295</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> *<dfn class="local col5 decl" id="45SR" title='SR' data-type='const LiveInterval::SubRange *' data-ref="45SR">SR</dfn> = <a class="local col4 ref" href="#44RangeIterPair" title='RangeIterPair' data-ref="44RangeIterPair">RangeIterPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::LiveInterval::SubRange *, const llvm::LiveRange::Segment *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="296">296</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> &amp;<dfn class="local col6 decl" id="46SRI" title='SRI' data-type='LiveInterval::const_iterator &amp;' data-ref="46SRI">SRI</dfn> = <a class="local col4 ref" href="#44RangeIterPair" title='RangeIterPair' data-ref="44RangeIterPair">RangeIterPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::LiveInterval::SubRange *, const llvm::LiveRange::Segment *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="297">297</th><td>      <b>while</b> (<a class="local col6 ref" href="#46SRI" title='SRI' data-ref="46SRI">SRI</a> != <a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZNK4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col6 ref" href="#46SRI" title='SRI' data-ref="46SRI">SRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#42MBBBegin" title='MBBBegin' data-ref="42MBBBegin">MBBBegin</a>)</td></tr>
<tr><th id="298">298</th><td>        ++<a class="local col6 ref" href="#46SRI" title='SRI' data-ref="46SRI">SRI</a>;</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="local col6 ref" href="#46SRI" title='SRI' data-ref="46SRI">SRI</a> == <a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZNK4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="300">300</th><td>        <b>continue</b>;</td></tr>
<tr><th id="301">301</th><td>      <b>if</b> (<a class="local col6 ref" href="#46SRI" title='SRI' data-ref="46SRI">SRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#42MBBBegin" title='MBBBegin' data-ref="42MBBBegin">MBBBegin</a>)</td></tr>
<tr><th id="302">302</th><td>        <a class="local col3 ref" href="#43LaneMask" title='LaneMask' data-ref="43LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="303">303</th><td>    }</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (<a class="local col3 ref" href="#43LaneMask" title='LaneMask' data-ref="43LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="305">305</th><td>      <b>continue</b>;</td></tr>
<tr><th id="306">306</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="47MBB">MBB</dfn> = <a class="local col1 ref" href="#41MBBI" title='MBBI' data-ref="41MBBI">MBBI</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="307">307</th><td>    <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col5 ref" href="#35PhysReg" title='PhysReg' data-ref="35PhysReg">PhysReg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#43LaneMask" title='LaneMask' data-ref="43LaneMask">LaneMask</a>);</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i  data-doc="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv">// Compute MBB live-in lists from virtual register live ranges and their</i></td></tr>
<tr><th id="312">312</th><td><i  data-doc="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv">// assignments.</i></td></tr>
<tr><th id="313">313</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv" title='(anonymous namespace)::VirtRegRewriter::addMBBLiveIns' data-type='void (anonymous namespace)::VirtRegRewriter::addMBBLiveIns()' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv">addMBBLiveIns</dfn>() {</td></tr>
<tr><th id="314">314</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48Idx" title='Idx' data-type='unsigned int' data-ref="48Idx">Idx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="49IdxE" title='IdxE' data-type='unsigned int' data-ref="49IdxE">IdxE</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col8 ref" href="#48Idx" title='Idx' data-ref="48Idx">Idx</a> != <a class="local col9 ref" href="#49IdxE" title='IdxE' data-ref="49IdxE">IdxE</a>; ++<a class="local col8 ref" href="#48Idx" title='Idx' data-ref="48Idx">Idx</a>) {</td></tr>
<tr><th id="315">315</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="50VirtReg" title='VirtReg' data-type='unsigned int' data-ref="50VirtReg">VirtReg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col8 ref" href="#48Idx" title='Idx' data-ref="48Idx">Idx</a>);</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col0 ref" href="#50VirtReg" title='VirtReg' data-ref="50VirtReg">VirtReg</a>))</td></tr>
<tr><th id="317">317</th><td>      <b>continue</b>;</td></tr>
<tr><th id="318">318</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="51LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="51LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#50VirtReg" title='VirtReg' data-ref="50VirtReg">VirtReg</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col1 ref" href="#51LI" title='LI' data-ref="51LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>() || <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col1 ref" href="#51LI" title='LI' data-ref="51LI">LI</a>))</td></tr>
<tr><th id="320">320</th><td>      <b>continue</b>;</td></tr>
<tr><th id="321">321</th><td>    <i>// This is a virtual register that is live across basic blocks. Its</i></td></tr>
<tr><th id="322">322</th><td><i>    // assigned PhysReg must be marked as live-in to those blocks.</i></td></tr>
<tr><th id="323">323</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52PhysReg" title='PhysReg' data-type='unsigned int' data-ref="52PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col0 ref" href="#50VirtReg" title='VirtReg' data-ref="50VirtReg">VirtReg</a>);</td></tr>
<tr><th id="324">324</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg != VirtRegMap::NO_PHYS_REG &amp;&amp; &quot;Unmapped virtual register.&quot;) ? void (0) : __assert_fail (&quot;PhysReg != VirtRegMap::NO_PHYS_REG &amp;&amp; \&quot;Unmapped virtual register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 324, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52PhysReg" title='PhysReg' data-ref="52PhysReg">PhysReg</a> != <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a> &amp;&amp; <q>"Unmapped virtual register."</q>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (<a class="local col1 ref" href="#51LI" title='LI' data-ref="51LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="327">327</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj" title='(anonymous namespace)::VirtRegRewriter::addLiveInsForSubRanges' data-use='c' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj">addLiveInsForSubRanges</a>(<a class="local col1 ref" href="#51LI" title='LI' data-ref="51LI">LI</a>, <a class="local col2 ref" href="#52PhysReg" title='PhysReg' data-ref="52PhysReg">PhysReg</a>);</td></tr>
<tr><th id="328">328</th><td>    } <b>else</b> {</td></tr>
<tr><th id="329">329</th><td>      <i>// Go over MBB begin positions and see if we have segments covering them.</i></td></tr>
<tr><th id="330">330</th><td><i>      // The following works because segments and the MBBIndex list are both</i></td></tr>
<tr><th id="331">331</th><td><i>      // sorted by slot indexes.</i></td></tr>
<tr><th id="332">332</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>::<a class="typedef" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes::MBBIndexIterator" title='llvm::SlotIndexes::MBBIndexIterator' data-type='SmallVectorImpl&lt;IdxMBBPair&gt;::const_iterator' data-ref="llvm::SlotIndexes::MBBIndexIterator">MBBIndexIterator</a> <dfn class="local col3 decl" id="53I" title='I' data-type='SlotIndexes::MBBIndexIterator' data-ref="53I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes13MBBIndexBeginEv" title='llvm::SlotIndexes::MBBIndexBegin' data-ref="_ZNK4llvm11SlotIndexes13MBBIndexBeginEv">MBBIndexBegin</a>();</td></tr>
<tr><th id="333">333</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="54Seg" title='Seg' data-type='const llvm::LiveRange::Segment &amp;' data-ref="54Seg">Seg</dfn> : <a class="local col1 ref" href="#51LI" title='LI' data-ref="51LI">LI</a>) {</td></tr>
<tr><th id="334">334</th><td>        <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes15advanceMBBIndexEPKSt4pairINS_9SlotIndexEPNS_17MachineBasicBlockEES2_" title='llvm::SlotIndexes::advanceMBBIndex' data-ref="_ZNK4llvm11SlotIndexes15advanceMBBIndexEPKSt4pairINS_9SlotIndexEPNS_17MachineBasicBlockEES2_">advanceMBBIndex</a>(<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#54Seg" title='Seg' data-ref="54Seg">Seg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="335">335</th><td>        <b>for</b> (; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> != <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes11MBBIndexEndEv" title='llvm::SlotIndexes::MBBIndexEnd' data-ref="_ZNK4llvm11SlotIndexes11MBBIndexEndEv">MBBIndexEnd</a>() &amp;&amp; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#54Seg" title='Seg' data-ref="54Seg">Seg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>; ++<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>) {</td></tr>
<tr><th id="336">336</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="55MBB">MBB</dfn> = <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="337">337</th><td>          <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col2 ref" href="#52PhysReg" title='PhysReg' data-ref="52PhysReg">PhysReg</a>);</td></tr>
<tr><th id="338">338</th><td>        }</td></tr>
<tr><th id="339">339</th><td>      }</td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// Sort and unique MBB LiveIns as we've not checked if SubReg/PhysReg were in</i></td></tr>
<tr><th id="344">344</th><td><i>  // each MBB's LiveIns set before calling addLiveIn on them.</i></td></tr>
<tr><th id="345">345</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="56MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="56MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>)</td></tr>
<tr><th id="346">346</th><td>    <a class="local col6 ref" href="#56MBB" title='MBB' data-ref="56MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" title='llvm::MachineBasicBlock::sortUniqueLiveIns' data-ref="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv">sortUniqueLiveIns</a>();</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE">/// Returns true if the given machine operand<span class="command"> \p</span> <span class="arg">MO</span> only reads undefined lanes.</i></td></tr>
<tr><th id="350">350</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE">/// The function only works for use operands with a subregister set.</i></td></tr>
<tr><th id="351">351</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE" title='(anonymous namespace)::VirtRegRewriter::readsUndefSubreg' data-type='bool (anonymous namespace)::VirtRegRewriter::readsUndefSubreg(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE">readsUndefSubreg</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="57MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>  <i>// Shortcut if the operand is already marked undef.</i></td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg">Reg</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="59LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="59LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>);</td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn> = *<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="61BaseIndex" title='BaseIndex' data-type='llvm::SlotIndex' data-ref="61BaseIndex">BaseIndex</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>);</td></tr>
<tr><th id="360">360</th><td>  <i>// This code is only meant to handle reading undefined subregisters which</i></td></tr>
<tr><th id="361">361</th><td><i>  // we couldn't properly detect before.</i></td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI.liveAt(BaseIndex) &amp;&amp; &quot;Reads of completely dead register should be marked undef already&quot;) ? void (0) : __assert_fail (&quot;LI.liveAt(BaseIndex) &amp;&amp; \&quot;Reads of completely dead register should be marked undef already\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 363, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#59LI" title='LI' data-ref="59LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#61BaseIndex" title='BaseIndex' data-ref="61BaseIndex">BaseIndex</a>) &amp;&amp;</td></tr>
<tr><th id="363">363</th><td>         <q>"Reads of completely dead register should be marked undef already"</q>);</td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="62SubRegIdx">SubRegIdx</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="365">365</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubRegIdx != 0 &amp;&amp; LI.hasSubRanges()) ? void (0) : __assert_fail (&quot;SubRegIdx != 0 &amp;&amp; LI.hasSubRanges()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62SubRegIdx" title='SubRegIdx' data-ref="62SubRegIdx">SubRegIdx</a> != <var>0</var> &amp;&amp; <a class="local col9 ref" href="#59LI" title='LI' data-ref="59LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>());</td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="63UseMask" title='UseMask' data-type='llvm::LaneBitmask' data-ref="63UseMask">UseMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#62SubRegIdx" title='SubRegIdx' data-ref="62SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="367">367</th><td>  <i>// See if any of the relevant subregister liveranges is defined at this point.</i></td></tr>
<tr><th id="368">368</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="64SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="64SR">SR</dfn> : <a class="local col9 ref" href="#59LI" title='LI' data-ref="59LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> ((<a class="local col4 ref" href="#64SR" title='SR' data-ref="64SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#63UseMask" title='UseMask' data-ref="63UseMask">UseMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; <a class="local col4 ref" href="#64SR" title='SR' data-ref="64SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#61BaseIndex" title='BaseIndex' data-ref="61BaseIndex">BaseIndex</a>))</td></tr>
<tr><th id="370">370</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::handleIdentityCopy' data-type='void (anonymous namespace)::VirtRegRewriter::handleIdentityCopy(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE">handleIdentityCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="376">376</th><td>  <b>if</b> (!<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isIdentityCopyEv" title='llvm::MachineInstr::isIdentityCopy' data-ref="_ZNK4llvm12MachineInstr14isIdentityCopyEv">isIdentityCopy</a>())</td></tr>
<tr><th id="377">377</th><td>    <b>return</b>;</td></tr>
<tr><th id="378">378</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Identity copy: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Identity copy: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>);</td></tr>
<tr><th id="379">379</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#52" title='NumIdCopies' data-ref="NumIdCopies">NumIdCopies</a>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i>// Copies like:</i></td></tr>
<tr><th id="382">382</th><td><i>  //    %r0 = COPY undef %r0</i></td></tr>
<tr><th id="383">383</th><td><i>  //    %al = COPY %al, implicit-def %eax</i></td></tr>
<tr><th id="384">384</th><td><i>  // give us additional liveness information: The target (super-)register</i></td></tr>
<tr><th id="385">385</th><td><i>  // must not be valid before this point. Replace the COPY with a KILL</i></td></tr>
<tr><th id="386">386</th><td><i>  // instruction to maintain this information.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>2</var>) {</td></tr>
<tr><th id="388">388</th><td>    <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TII" title='(anonymous namespace)::VirtRegRewriter::TII' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>));</td></tr>
<tr><th id="389">389</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;  replace by: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  replace by: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>);</td></tr>
<tr><th id="390">390</th><td>    <b>return</b>;</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>)</td></tr>
<tr><th id="394">394</th><td>    <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes32removeSingleMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::SlotIndexes::removeSingleMachineInstrFromMaps' data-ref="_ZN4llvm11SlotIndexes32removeSingleMachineInstrFromMapsERNS_12MachineInstrE">removeSingleMachineInstrFromMaps</a>(<span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a></span>);</td></tr>
<tr><th id="395">395</th><td>  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromBundleEv" title='llvm::MachineInstr::eraseFromBundle' data-ref="_ZN4llvm12MachineInstr15eraseFromBundleEv">eraseFromBundle</a>();</td></tr>
<tr><th id="396">396</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;  deleted.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  deleted.\n"</q>);</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">/// The liverange splitting logic sometimes produces bundles of copies when</i></td></tr>
<tr><th id="400">400</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">/// subregisters are involved. Expand these into a sequence of copy instructions</i></td></tr>
<tr><th id="401">401</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">/// after processing the last in the bundle. Does not update LiveIntervals</i></td></tr>
<tr><th id="402">402</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">/// which we shouldn't need for this instruction anymore.</i></td></tr>
<tr><th id="403">403</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::expandCopyBundle' data-type='void (anonymous namespace)::VirtRegRewriter::expandCopyBundle(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">expandCopyBundle</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="405">405</th><td>    <b>return</b>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>() &amp;&amp; !<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>()) {</td></tr>
<tr><th id="408">408</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <dfn class="local col7 decl" id="67MIs" title='MIs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="67MIs">MIs</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E">(</a>{&amp;<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>});</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <i>// Only do this when the complete bundle is made out of COPYs.</i></td></tr>
<tr><th id="411">411</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="68MBB">MBB</dfn> = *<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="412">412</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_instr_iterator" title='llvm::MachineBasicBlock::reverse_instr_iterator' data-type='Instructions::reverse_iterator' data-ref="llvm::MachineBasicBlock::reverse_instr_iterator">reverse_instr_iterator</a> <dfn class="local col9 decl" id="69I" title='I' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="69I">I</dfn> =</td></tr>
<tr><th id="413">413</th><td>         <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>()), <dfn class="local col0 decl" id="70E" title='E' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="70E">E</dfn> = <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>();</td></tr>
<tr><th id="414">414</th><td>         <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#70E" title='E' data-ref="70E">E</a> &amp;&amp; <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>(); <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>) {</td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (!<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="416">416</th><td>        <b>return</b>;</td></tr>
<tr><th id="417">417</th><td>      <a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>);</td></tr>
<tr><th id="418">418</th><td>    }</td></tr>
<tr><th id="419">419</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="71FirstMI" title='FirstMI' data-type='llvm::MachineInstr *' data-ref="71FirstMI">FirstMI</dfn> = <a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <em>auto</em> <dfn class="local col2 decl" id="72anyRegsAlias" title='anyRegsAlias' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp:421:25)' data-ref="72anyRegsAlias">anyRegsAlias</dfn> = [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73Dst" title='Dst' data-type='const llvm::MachineInstr *' data-ref="73Dst">Dst</dfn>,</td></tr>
<tr><th id="422">422</th><td>                           <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col4 decl" id="74Srcs" title='Srcs' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="74Srcs">Srcs</dfn>,</td></tr>
<tr><th id="423">423</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="75TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="75TRI">TRI</dfn>) {</td></tr>
<tr><th id="424">424</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76Src" title='Src' data-type='const llvm::MachineInstr *' data-ref="76Src">Src</dfn> : <a class="local col4 ref" href="#74Srcs" title='Srcs' data-ref="74Srcs">Srcs</a>)</td></tr>
<tr><th id="425">425</th><td>        <b>if</b> (<a class="local col6 ref" href="#76Src" title='Src' data-ref="76Src">Src</a> != <a class="local col3 ref" href="#73Dst" title='Dst' data-ref="73Dst">Dst</a>)</td></tr>
<tr><th id="426">426</th><td>          <b>if</b> (<a class="local col5 ref" href="#75TRI" title='TRI' data-ref="75TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col3 ref" href="#73Dst" title='Dst' data-ref="73Dst">Dst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="427">427</th><td>                               <a class="local col6 ref" href="#76Src" title='Src' data-ref="76Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="428">428</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>    };</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    <i>// If any of the destination registers in the bundle of copies alias any of</i></td></tr>
<tr><th id="433">433</th><td><i>    // the source registers, try to schedule the instructions to avoid any</i></td></tr>
<tr><th id="434">434</th><td><i>    // clobbering.</i></td></tr>
<tr><th id="435">435</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="77E" title='E' data-type='int' data-ref="77E">E</dfn> = <a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <dfn class="local col8 decl" id="78PrevE" title='PrevE' data-type='int' data-ref="78PrevE">PrevE</dfn> = <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>; <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a> &gt; <var>1</var>; <a class="local col8 ref" href="#78PrevE" title='PrevE' data-ref="78PrevE">PrevE</a> = <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>) {</td></tr>
<tr><th id="436">436</th><td>      <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="79I" title='I' data-type='int' data-ref="79I">I</dfn> = <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>; <a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a>--; )</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (!<a class="local col2 ref" href="#72anyRegsAlias" title='anyRegsAlias' data-ref="72anyRegsAlias">anyRegsAlias</a>(<a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a>]</a>, <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKNS_11SmallVectorIT_XT0_EEE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKNS_11SmallVectorIT_XT0_EEE">makeArrayRef</a>(<a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a>).<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef10take_frontEm" title='llvm::ArrayRef::take_front' data-ref="_ZNK4llvm8ArrayRef10take_frontEm">take_front</a>(<a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>), <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>)) {</td></tr>
<tr><th id="438">438</th><td>          <b>if</b> (<a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a> + <var>1</var> != <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>)</td></tr>
<tr><th id="439">439</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a>]</a></span>, <span class='refarg'><a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a> - <var>1</var>]</a></span>);</td></tr>
<tr><th id="440">440</th><td>          --<a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>;</td></tr>
<tr><th id="441">441</th><td>        }</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col8 ref" href="#78PrevE" title='PrevE' data-ref="78PrevE">PrevE</a> == <a class="local col7 ref" href="#77E" title='E' data-ref="77E">E</a>) {</td></tr>
<tr><th id="443">443</th><td>        <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref" href="../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(</td></tr>
<tr><th id="444">444</th><td>            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"register rewriting failed: cycle in copy bundle"</q>);</td></tr>
<tr><th id="445">445</th><td>        <b>break</b>;</td></tr>
<tr><th id="446">446</th><td>      }</td></tr>
<tr><th id="447">447</th><td>    }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80BundleStart" title='BundleStart' data-type='llvm::MachineInstr *' data-ref="80BundleStart">BundleStart</dfn> = <a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>;</td></tr>
<tr><th id="450">450</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81BundledMI" title='BundledMI' data-type='llvm::MachineInstr *' data-ref="81BundledMI">BundledMI</dfn> : <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class='refarg'><a class="local col7 ref" href="#67MIs" title='MIs' data-ref="67MIs">MIs</a></span>)) {</td></tr>
<tr><th id="451">451</th><td>      <i>// If instruction is in the middle of the bundle, move it before the</i></td></tr>
<tr><th id="452">452</th><td><i>      // bundle starts, otherwise, just unbundle it. When we get to the last</i></td></tr>
<tr><th id="453">453</th><td><i>      // instruction, the bundle will have been completely undone.</i></td></tr>
<tr><th id="454">454</th><td>      <b>if</b> (<a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a> != <a class="local col0 ref" href="#80BundleStart" title='BundleStart' data-ref="80BundleStart">BundleStart</a>) {</td></tr>
<tr><th id="455">455</th><td>        <a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromBundleEv" title='llvm::MachineInstr::removeFromBundle' data-ref="_ZN4llvm12MachineInstr16removeFromBundleEv">removeFromBundle</a>();</td></tr>
<tr><th id="456">456</th><td>        <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>, <a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a>);</td></tr>
<tr><th id="457">457</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>()) {</td></tr>
<tr><th id="458">458</th><td>        <a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16unbundleFromSuccEv" title='llvm::MachineInstr::unbundleFromSucc' data-ref="_ZN4llvm12MachineInstr16unbundleFromSuccEv">unbundleFromSucc</a>();</td></tr>
<tr><th id="459">459</th><td>        <a class="local col0 ref" href="#80BundleStart" title='BundleStart' data-ref="80BundleStart">BundleStart</a> = &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="460">460</th><td>      }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a> &amp;&amp; <a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a> != <a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>)</td></tr>
<tr><th id="463">463</th><td>        <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes24insertMachineInstrInMapsERNS_12MachineInstrEb" title='llvm::SlotIndexes::insertMachineInstrInMaps' data-ref="_ZN4llvm11SlotIndexes24insertMachineInstrInMapsERNS_12MachineInstrEb">insertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#81BundledMI" title='BundledMI' data-ref="81BundledMI">BundledMI</a></span>);</td></tr>
<tr><th id="464">464</th><td>    }</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">/// Check whether (part of)<span class="command"> \p</span> <span class="arg">SuperPhysReg</span> is live through<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="469">469</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">/// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">MI</span> defines a subregister of a virtual register that</i></td></tr>
<tr><th id="470">470</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">/// has been assigned to<span class="command"> \p</span> <span class="arg">SuperPhysReg.</span></i></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj" title='(anonymous namespace)::VirtRegRewriter::subRegLiveThrough' data-type='bool (anonymous namespace)::VirtRegRewriter::subRegLiveThrough(const llvm::MachineInstr &amp; MI, unsigned int SuperPhysReg) const' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">subRegLiveThrough</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="83SuperPhysReg" title='SuperPhysReg' data-type='unsigned int' data-ref="83SuperPhysReg">SuperPhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="473">473</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="84MIIndex" title='MIIndex' data-type='llvm::SlotIndex' data-ref="84MIIndex">MIIndex</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>);</td></tr>
<tr><th id="474">474</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="85BeforeMIUses" title='BeforeMIUses' data-type='llvm::SlotIndex' data-ref="85BeforeMIUses">BeforeMIUses</dfn> = <a class="local col4 ref" href="#84MIIndex" title='MIIndex' data-ref="84MIIndex">MIIndex</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="475">475</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="86AfterMIDefs" title='AfterMIDefs' data-type='llvm::SlotIndex' data-ref="86AfterMIDefs">AfterMIDefs</dfn> = <a class="local col4 ref" href="#84MIIndex" title='MIIndex' data-ref="84MIIndex">MIIndex</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getBoundaryIndexEv" title='llvm::SlotIndex::getBoundaryIndex' data-ref="_ZNK4llvm9SlotIndex16getBoundaryIndexEv">getBoundaryIndex</a>();</td></tr>
<tr><th id="476">476</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="87Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="87Unit">Unit</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#83SuperPhysReg" title='SuperPhysReg' data-ref="83SuperPhysReg">SuperPhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>); <a class="local col7 ref" href="#87Unit" title='Unit' data-ref="87Unit">Unit</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#87Unit" title='Unit' data-ref="87Unit">Unit</a>) {</td></tr>
<tr><th id="477">477</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="88UnitRange" title='UnitRange' data-type='const llvm::LiveRange &amp;' data-ref="88UnitRange">UnitRange</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::LIS" title='(anonymous namespace)::VirtRegRewriter::LIS' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#87Unit" title='Unit' data-ref="87Unit">Unit</a>);</td></tr>
<tr><th id="478">478</th><td>    <i>// If the regunit is live both before and after MI,</i></td></tr>
<tr><th id="479">479</th><td><i>    // we assume it is live through.</i></td></tr>
<tr><th id="480">480</th><td><i>    // Generally speaking, this is not true, because something like</i></td></tr>
<tr><th id="481">481</th><td><i>    // "RU = op RU" would match that description.</i></td></tr>
<tr><th id="482">482</th><td><i>    // However, we know that we are trying to assess whether</i></td></tr>
<tr><th id="483">483</th><td><i>    // a def of a virtual reg, vreg, is live at the same time of RU.</i></td></tr>
<tr><th id="484">484</th><td><i>    // If we are in the "RU = op RU" situation, that means that vreg</i></td></tr>
<tr><th id="485">485</th><td><i>    // is defined at the same time as RU (i.e., "vreg, RU = op RU").</i></td></tr>
<tr><th id="486">486</th><td><i>    // Thus, vreg and RU interferes and vreg cannot be assigned to</i></td></tr>
<tr><th id="487">487</th><td><i>    // SuperPhysReg. Therefore, this situation cannot happen.</i></td></tr>
<tr><th id="488">488</th><td>    <b>if</b> (<a class="local col8 ref" href="#88UnitRange" title='UnitRange' data-ref="88UnitRange">UnitRange</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#86AfterMIDefs" title='AfterMIDefs' data-ref="86AfterMIDefs">AfterMIDefs</a>) &amp;&amp; <a class="local col8 ref" href="#88UnitRange" title='UnitRange' data-ref="88UnitRange">UnitRange</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#85BeforeMIUses" title='BeforeMIUses' data-ref="85BeforeMIUses">BeforeMIUses</a>))</td></tr>
<tr><th id="489">489</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::VirtRegRewriter" title='(anonymous namespace)::VirtRegRewriter' data-ref="(anonymousnamespace)::VirtRegRewriter">VirtRegRewriter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv" title='(anonymous namespace)::VirtRegRewriter::rewrite' data-type='void (anonymous namespace)::VirtRegRewriter::rewrite()' data-ref="_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv">rewrite</dfn>() {</td></tr>
<tr><th id="495">495</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89NoSubRegLiveness" title='NoSubRegLiveness' data-type='bool' data-ref="89NoSubRegLiveness">NoSubRegLiveness</dfn> = !<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv" title='llvm::MachineRegisterInfo::subRegLivenessEnabled' data-ref="_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv">subRegLivenessEnabled</a>();</td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="90SuperDeads" title='SuperDeads' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="90SuperDeads">SuperDeads</dfn>;</td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="91SuperDefs" title='SuperDefs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="91SuperDefs">SuperDefs</dfn>;</td></tr>
<tr><th id="498">498</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="92SuperKills" title='SuperKills' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="92SuperKills">SuperKills</dfn>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col3 decl" id="93MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="93MBBI">MBBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col4 decl" id="94MBBE" title='MBBE' data-type='MachineFunction::iterator' data-ref="94MBBE">MBBE</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MF" title='(anonymous namespace)::VirtRegRewriter::MF' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="501">501</th><td>       <a class="local col3 ref" href="#93MBBI" title='MBBI' data-ref="93MBBI">MBBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col4 ref" href="#94MBBE" title='MBBE' data-ref="94MBBE">MBBE</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#93MBBI" title='MBBI' data-ref="93MBBI">MBBI</a>) {</td></tr>
<tr><th id="502">502</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { MBBI-&gt;print(dbgs(), Indexes); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#93MBBI" title='MBBI' data-ref="93MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamEPKNS_11SlotIndexesEb" title='llvm::MachineBasicBlock::print' data-ref="_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamEPKNS_11SlotIndexesEb">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::Indexes" title='(anonymous namespace)::VirtRegRewriter::Indexes' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::Indexes">Indexes</a>));</td></tr>
<tr><th id="503">503</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a></td></tr>
<tr><th id="504">504</th><td>           <dfn class="local col5 decl" id="95MII" title='MII' data-type='MachineBasicBlock::instr_iterator' data-ref="95MII">MII</dfn> = <a class="local col3 ref" href="#93MBBI" title='MBBI' data-ref="93MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col6 decl" id="96MIE" title='MIE' data-type='MachineBasicBlock::instr_iterator' data-ref="96MIE">MIE</dfn> = <a class="local col3 ref" href="#93MBBI" title='MBBI' data-ref="93MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col5 ref" href="#95MII" title='MII' data-ref="95MII">MII</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#96MIE" title='MIE' data-ref="96MIE">MIE</a>;) {</td></tr>
<tr><th id="505">505</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr *' data-ref="97MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MII" title='MII' data-ref="95MII">MII</a>;</td></tr>
<tr><th id="506">506</th><td>      <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#95MII" title='MII' data-ref="95MII">MII</a>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col8 decl" id="98MOI" title='MOI' data-type='MachineInstr::mop_iterator' data-ref="98MOI">MOI</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="509">509</th><td>           <dfn class="local col9 decl" id="99MOE" title='MOE' data-type='MachineInstr::mop_iterator' data-ref="99MOE">MOE</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col8 ref" href="#98MOI" title='MOI' data-ref="98MOI">MOI</a> != <a class="local col9 ref" href="#99MOE" title='MOE' data-ref="99MOE">MOE</a>; ++<a class="local col8 ref" href="#98MOI" title='MOI' data-ref="98MOI">MOI</a>) {</td></tr>
<tr><th id="510">510</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="100MO">MO</dfn> = *<a class="local col8 ref" href="#98MOI" title='MOI' data-ref="98MOI">MOI</a>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>        <i>// Make sure MRI knows about registers clobbered by regmasks.</i></td></tr>
<tr><th id="513">513</th><td>        <b>if</b> (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="514">514</th><td>          <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj" title='llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask' data-ref="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj">addPhysRegsUsedFromRegMask</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>        <b>if</b> (!<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="517">517</th><td>          <b>continue</b>;</td></tr>
<tr><th id="518">518</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="101VirtReg" title='VirtReg' data-type='unsigned int' data-ref="101VirtReg">VirtReg</dfn> = <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="519">519</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="102PhysReg" title='PhysReg' data-type='unsigned int' data-ref="102PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::VRM" title='(anonymous namespace)::VirtRegRewriter::VRM' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col1 ref" href="#101VirtReg" title='VirtReg' data-ref="101VirtReg">VirtReg</a>);</td></tr>
<tr><th id="520">520</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg != VirtRegMap::NO_PHYS_REG &amp;&amp; &quot;Instruction uses unmapped VirtReg&quot;) ? void (0) : __assert_fail (&quot;PhysReg != VirtRegMap::NO_PHYS_REG &amp;&amp; \&quot;Instruction uses unmapped VirtReg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 521, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a> != <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>::<a class="enum" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a> &amp;&amp;</td></tr>
<tr><th id="521">521</th><td>               <q>"Instruction uses unmapped VirtReg"</q>);</td></tr>
<tr><th id="522">522</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MRI-&gt;isReserved(PhysReg) &amp;&amp; &quot;Reserved register assignment&quot;) ? void (0) : __assert_fail (&quot;!MRI-&gt;isReserved(PhysReg) &amp;&amp; \&quot;Reserved register assignment\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 522, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>) &amp;&amp; <q>"Reserved register assignment"</q>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>        <i>// Preserve semantics of sub-register operands.</i></td></tr>
<tr><th id="525">525</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="103SubReg" title='SubReg' data-type='unsigned int' data-ref="103SubReg">SubReg</dfn> = <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="526">526</th><td>        <b>if</b> (<a class="local col3 ref" href="#103SubReg" title='SubReg' data-ref="103SubReg">SubReg</a> != <var>0</var>) {</td></tr>
<tr><th id="527">527</th><td>          <b>if</b> (<a class="local col9 ref" href="#89NoSubRegLiveness" title='NoSubRegLiveness' data-ref="89NoSubRegLiveness">NoSubRegLiveness</a> || !<a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::MRI" title='(anonymous namespace)::VirtRegRewriter::MRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</a>(<a class="local col1 ref" href="#101VirtReg" title='VirtReg' data-ref="101VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="528">528</th><td>            <i>// A virtual register kill refers to the whole register, so we may</i></td></tr>
<tr><th id="529">529</th><td><i>            // have to add implicit killed operands for the super-register.  A</i></td></tr>
<tr><th id="530">530</th><td><i>            // partial redef always kills and redefines the super-register.</i></td></tr>
<tr><th id="531">531</th><td>            <b>if</b> ((<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() &amp;&amp; (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())) ||</td></tr>
<tr><th id="532">532</th><td>                (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj" title='(anonymous namespace)::VirtRegRewriter::subRegLiveThrough' data-use='c' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj">subRegLiveThrough</a>(*<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>, <a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>)))</td></tr>
<tr><th id="533">533</th><td>              <a class="local col2 ref" href="#92SuperKills" title='SuperKills' data-ref="92SuperKills">SuperKills</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>            <b>if</b> (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="536">536</th><td>              <i>// Also add implicit defs for the super-register.</i></td></tr>
<tr><th id="537">537</th><td>              <b>if</b> (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="538">538</th><td>                <a class="local col0 ref" href="#90SuperDeads" title='SuperDeads' data-ref="90SuperDeads">SuperDeads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>);</td></tr>
<tr><th id="539">539</th><td>              <b>else</b></td></tr>
<tr><th id="540">540</th><td>                <a class="local col1 ref" href="#91SuperDefs" title='SuperDefs' data-ref="91SuperDefs">SuperDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>);</td></tr>
<tr><th id="541">541</th><td>            }</td></tr>
<tr><th id="542">542</th><td>          } <b>else</b> {</td></tr>
<tr><th id="543">543</th><td>            <b>if</b> (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="544">544</th><td>              <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE" title='(anonymous namespace)::VirtRegRewriter::readsUndefSubreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE">readsUndefSubreg</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>))</td></tr>
<tr><th id="545">545</th><td>                <i>// We need to add an &lt;undef&gt; flag if the subregister is</i></td></tr>
<tr><th id="546">546</th><td><i>                // completely undefined (and we are not adding super-register</i></td></tr>
<tr><th id="547">547</th><td><i>                // defs).</i></td></tr>
<tr><th id="548">548</th><td>                <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="549">549</th><td>            } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="550">550</th><td>              <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 550, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="551">551</th><td>            }</td></tr>
<tr><th id="552">552</th><td>          }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>          <i>// The def undef and def internal flags only make sense for</i></td></tr>
<tr><th id="555">555</th><td><i>          // sub-register defs, and we are substituting a full physreg.  An</i></td></tr>
<tr><th id="556">556</th><td><i>          // implicit killed operand from the SuperKills list will represent the</i></td></tr>
<tr><th id="557">557</th><td><i>          // partial read of the super-register.</i></td></tr>
<tr><th id="558">558</th><td>          <b>if</b> (<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="559">559</th><td>            <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>);</td></tr>
<tr><th id="560">560</th><td>            <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</a>(<b>false</b>);</td></tr>
<tr><th id="561">561</th><td>          }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>          <i>// PhysReg operands cannot have subregister indexes.</i></td></tr>
<tr><th id="564">564</th><td>          <a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a> = <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>, <a class="local col3 ref" href="#103SubReg" title='SubReg' data-ref="103SubReg">SubReg</a>);</td></tr>
<tr><th id="565">565</th><td>          <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg &amp;&amp; &quot;Invalid SubReg for physical register&quot;) ? void (0) : __assert_fail (&quot;PhysReg &amp;&amp; \&quot;Invalid SubReg for physical register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp&quot;, 565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a> &amp;&amp; <q>"Invalid SubReg for physical register"</q>);</td></tr>
<tr><th id="566">566</th><td>          <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="567">567</th><td>        }</td></tr>
<tr><th id="568">568</th><td>        <i>// Rewrite. Note we could have used MachineOperand::substPhysReg(), but</i></td></tr>
<tr><th id="569">569</th><td><i>        // we need the inlining here.</i></td></tr>
<tr><th id="570">570</th><td>        <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#102PhysReg" title='PhysReg' data-ref="102PhysReg">PhysReg</a>);</td></tr>
<tr><th id="571">571</th><td>        <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="572">572</th><td>      }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>      <i>// Add any missing super-register kills after rewriting the whole</i></td></tr>
<tr><th id="575">575</th><td><i>      // instruction.</i></td></tr>
<tr><th id="576">576</th><td>      <b>while</b> (!<a class="local col2 ref" href="#92SuperKills" title='SuperKills' data-ref="92SuperKills">SuperKills</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="577">577</th><td>        <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col2 ref" href="#92SuperKills" title='SuperKills' data-ref="92SuperKills">SuperKills</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>(), <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <b>while</b> (!<a class="local col0 ref" href="#90SuperDeads" title='SuperDeads' data-ref="90SuperDeads">SuperDeads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="580">580</th><td>        <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col0 ref" href="#90SuperDeads" title='SuperDeads' data-ref="90SuperDeads">SuperDeads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>(), <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>      <b>while</b> (!<a class="local col1 ref" href="#91SuperDefs" title='SuperDefs' data-ref="91SuperDefs">SuperDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="583">583</th><td>        <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="local col1 ref" href="#91SuperDefs" title='SuperDefs' data-ref="91SuperDefs">SuperDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>(), <a class="tu member" href="#(anonymousnamespace)::VirtRegRewriter::TRI" title='(anonymous namespace)::VirtRegRewriter::TRI' data-use='r' data-ref="(anonymousnamespace)::VirtRegRewriter::TRI">TRI</a>);</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;&gt; &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::expandCopyBundle' data-use='c' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE">expandCopyBundle</a>(<span class='refarg'>*<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a></span>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>      <i>// We can remove identity copies right now.</i></td></tr>
<tr><th id="590">590</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::VirtRegRewriter::handleIdentityCopy' data-use='c' data-ref="_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE">handleIdentityCopy</a>(<span class='refarg'>*<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a></span>);</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td>}</td></tr>
<tr><th id="594">594</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
