Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_16bit_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:15:37 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             156.00
  Critical Path Length:          6.95
  Critical Path Slack:          -6.85
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -155.37
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3926
  Buf/Inv Cell Count:            1050
  Buf Cell Count:                 181
  Inv Cell Count:                 869
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3926
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3895.303978
  Noncombinational Area:     0.000000
  Buf/Inv Area:            622.174001
  Total Buffer Area:           149.23
  Total Inverter Area:         472.95
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3895.303978
  Design Area:            3895.303978


  Design Rules
  -----------------------------------
  Total Number of Nets:          3950
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.73
  Logic Optimization:                292.57
  Mapping Optimization:               49.15
  -----------------------------------------
  Overall Compile Time:              344.27
  Overall Compile Wall Clock Time:   344.93

  --------------------------------------------------------------------

  Design  WNS: 6.85  TNS: 155.37  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
