
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 335.160 ; gain = 100.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/top_basys3.v:3]
INFO: [Synth 8-638] synthesizing module 'top_data_alu' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:3]
INFO: [Synth 8-638] synthesizing module 'data' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:76]
INFO: [Synth 8-256] done synthesizing module 'data' (1#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:37]
INFO: [Synth 8-638] synthesizing module 'ALU_case' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:97]
INFO: [Synth 8-256] done synthesizing module 'ALU_case' (2#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:86]
WARNING: [Synth 8-689] width (6) of port connection 'c' does not match port width (8) of module 'ALU_case' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:27]
INFO: [Synth 8-256] done synthesizing module 'top_data_alu' (3#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:3]
INFO: [Synth 8-638] synthesizing module 'top_bcd' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:3]
INFO: [Synth 8-638] synthesizing module 'bcd' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:37]
INFO: [Synth 8-256] done synthesizing module 'bcd' (4#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:37]
INFO: [Synth 8-638] synthesizing module 'bcdto7segmentclocked' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:82]
INFO: [Synth 8-638] synthesizing module 'bcdto7segment_dataflow' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:102]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:102]
INFO: [Synth 8-638] synthesizing module 'mux16to4' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:138]
INFO: [Synth 8-256] done synthesizing module 'mux16to4' (6#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:128]
INFO: [Synth 8-638] synthesizing module 'demux4to1' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:148]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:156]
INFO: [Synth 8-256] done synthesizing module 'demux4to1' (7#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:148]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:165]
INFO: [Synth 8-256] done synthesizing module 'counter' (8#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:165]
INFO: [Synth 8-638] synthesizing module 'ClkDivider' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:183]
	Parameter constantNumber bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClkDivider' (9#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:183]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segmentclocked' (10#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:82]
INFO: [Synth 8-256] done synthesizing module 'top_bcd' (11#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/bcd_7dig_basys3.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (12#1) [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/top_basys3.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 387.664 ; gain = 152.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 387.664 ; gain = 152.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/const_top_basys3.xdc]
Finished Parsing XDC File [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/const_top_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/const_top_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 724.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 724.207 ; gain = 489.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 724.207 ; gain = 489.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 724.207 ; gain = 489.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opcode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:97]
INFO: [Synth 8-5546] ROM "zr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jose Mansilla/Documents/2018/Universidad/Primer ciclo/Arquitectura del computador/basys3/project_alu_basys3/alu_basys3.v:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 724.207 ; gain = 489.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	  28 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module ALU_case 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  28 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 1     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 30    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
Module mux16to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module demux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module ClkDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "zr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5545] ROM "bcd/bcdto7segmentclocked/ClkDivider/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bcd/bcdto7segmentclocked/ClkDivider/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 724.207 ; gain = 489.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU_case    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 786.598 ; gain = 551.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:50 . Memory (MB): peak = 807.902 ; gain = 572.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:52 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:55 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:55 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:55 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   340|
|3     |DSP48E1 |     1|
|4     |LUT1    |   154|
|5     |LUT2    |    73|
|6     |LUT3    |   964|
|7     |LUT4    |    36|
|8     |LUT5    |   123|
|9     |LUT6    |    63|
|10    |MUXF7   |    16|
|11    |FDCE    |    35|
|12    |LD      |    16|
|13    |LDC     |    38|
|14    |IBUF    |    21|
|15    |OBUF    |    27|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  1908|
|2     |  alu                    |top_data_alu         |  1769|
|3     |    ALU                  |ALU_case             |  1115|
|4     |    my_data              |data                 |   654|
|5     |  bcd                    |top_bcd              |    90|
|6     |    bcdto7segmentclocked |bcdto7segmentclocked |    90|
|7     |      ClkDivider         |ClkDivider           |    82|
|8     |      counter            |counter              |     8|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 826.180 ; gain = 591.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 826.180 ; gain = 254.688
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 826.180 ; gain = 591.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:09 . Memory (MB): peak = 826.180 ; gain = 597.938
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProjects/project_alu_basys3/project_alu_basys3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 826.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 12:37:00 2018...
