# Carry-Look-Ahead-adder
16-bit Carry Look-Ahead Adder (CLA) in Verilog â€” Implements fast parallel carry computation using bitwise Generate (G) and Propagate (P) logic. Includes Cin/Cout handling and a clean combinational design using generate-loops for scalable high-speed addition. Synthesizable and testbench-friendly.
