{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574489826391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574489826395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 14:17:06 2019 " "Processing started: Sat Nov 23 14:17:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574489826395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489826395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFT_display -c TFT_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFT_display -c TFT_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489826395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574489826768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574489826768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM/ROM_char.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_image " "Found entity 1: TFT_image" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TFT_driver.v(70) " "Verilog HDL information at TFT_driver.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574489834048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TFT_driver.v(82) " "Verilog HDL information at TFT_driver.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574489834048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_driver " "Found entity 1: TFT_driver" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_display_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_display_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_display_top " "Found entity 1: TFT_display_top" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "RTL/SDRAM/sdram_init.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574489834056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../RTL/SDRAM/Sdram_Params.h" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574489834057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/image/image_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/image/image_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_generate " "Found entity 1: image_generate" {  } { { "RTL/IMAGE/image_generate.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/IMAGE/image_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "PLL/system_init_delay.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "PLL/system_ctrl_pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "PLL/pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "CORE/fifo_wr.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "CORE/fifo_rd.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM/ROM_0.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM/ROM_1.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM/ROM_2.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM/ROM_3.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM/ROM_4.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM/ROM_5.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM/ROM_6.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM/ROM_7.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM/ROM_8.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM/ROM_9.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489834086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489834086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tft_req_image TFT_display_top.v(148) " "Verilog HDL Implicit Net warning at TFT_display_top.v(148): created implicit net for \"tft_req_image\"" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489834086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TFT_display_top.v(111) " "Verilog HDL Instantiation warning at TFT_display_top.v(111): instance has no name" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574489834093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFT_display_top " "Elaborating entity \"TFT_display_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574489834139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_read TFT_display_top.v(72) " "Verilog HDL or VHDL warning at TFT_display_top.v(72): object \"clk_read\" assigned a value but never read" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574489834139 "|TFT_display_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "RTL/TFT/TFT_display_top.v" "u_system_ctrl_pll" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489834176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "PLL/system_ctrl_pll.v" "u_system_init_delay" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489834187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\"" {  } { { "PLL/system_ctrl_pll.v" "pll_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489834203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "PLL/pll.v" "altpll_component" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489834319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "PLL/pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3333 " "Parameter \"clk2_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835001 ""}  } { { "PLL/pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574489835001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generate image_generate:image_generator " "Elaborating entity \"image_generate\" for hierarchy \"image_generate:image_generator\"" {  } { { "RTL/TFT/TFT_display_top.v" "image_generator" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:comb_7 " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:comb_7\"" {  } { { "RTL/TFT/TFT_display_top.v" "comb_7" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(165) " "Verilog HDL assignment warning at sdram_control_top.v(165): truncated value with size 32 to match size of target (24)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574489835088 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(182) " "Verilog HDL assignment warning at sdram_control_top.v(182): truncated value with size 32 to match size of target (24)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574489835088 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(217) " "Verilog HDL Always Construct warning at sdram_control_top.v(217): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574489835089 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(230) " "Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574489835089 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(243) " "Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574489835089 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(245)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835090 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(245)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835090 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835090 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(232)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835091 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(219)" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835092 "|TFT_display_top|sdram_control_top:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:comb_7\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:comb_7\|sdram_control:sdram_control\"" {  } { { "RTL/SDRAM/sdram_control_top.v" "sdram_control" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835109 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(533) " "Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574489835114 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(565) " "Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 565 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574489835114 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(599) " "Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 599 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574489835114 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(525) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(525)" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 525 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835117 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(521) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(521)" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 521 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835117 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(517) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(517)" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835117 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(513) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(513)" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835117 "|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:comb_7\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:comb_7\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "RTL/SDRAM/sdram_control.v" "sdram_init" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\"" {  } { { "RTL/SDRAM/sdram_control_top.v" "sd_wr_fifo" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "CORE/fifo_wr.v" "dcfifo_component" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "CORE/fifo_wr.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489835508 ""}  } { { "CORE/fifo_wr.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574489835508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0or1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0or1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0or1 " "Found entity 1: dcfifo_0or1" {  } { { "db/dcfifo_0or1.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0or1 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated " "Elaborating entity \"dcfifo_0or1\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0or1.tdf" "rdptr_g_gray2bin" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_0or1.tdf" "rdptr_g1p" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_0or1.tdf" "wrptr_g1p" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tua1 " "Found entity 1: altsyncram_tua1" {  } { { "db/altsyncram_tua1.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_tua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tua1 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|altsyncram_tua1:fifo_ram " "Elaborating entity \"altsyncram_tua1\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|altsyncram_tua1:fifo_ram\"" {  } { { "db/dcfifo_0or1.tdf" "fifo_ram" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0or1.tdf" "rdaclr" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_0or1.tdf" "rs_brp" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_0or1.tdf" "rs_dgwp" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe11 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe11\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe11" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_0or1.tdf" "ws_dgrp" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe14 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe14" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489835927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489835927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"sdram_control_top:comb_7\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_0or1.tdf" "rdempty_eq_comp" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:comb_7\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:comb_7\|fifo_rd:sd_rd_fifo\"" {  } { { "RTL/SDRAM/sdram_control_top.v" "sd_rd_fifo" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489835950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_image TFT_image:u0 " "Elaborating entity \"TFT_image\" for hierarchy \"TFT_image:u0\"" {  } { { "RTL/TFT/TFT_display_top.v" "u0" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 TFT_image.v(157) " "Verilog HDL assignment warning at TFT_image.v(157): truncated value with size 32 to match size of target (14)" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574489836202 "|TFT_display_top|TFT_image:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 TFT_image.v(160) " "Verilog HDL assignment warning at TFT_image.v(160): truncated value with size 32 to match size of target (14)" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574489836202 "|TFT_display_top|TFT_image:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 TFT_image.v(163) " "Verilog HDL assignment warning at TFT_image.v(163): truncated value with size 32 to match size of target (14)" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574489836202 "|TFT_display_top|TFT_image:u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TFT_image.v(166) " "Verilog HDL Case Statement information at TFT_image.v(166): all case item expressions in this case statement are onehot" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574489836202 "|TFT_display_top|TFT_image:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_char TFT_image:u0\|ROM_char:ROM_char_inst " "Elaborating entity \"ROM_char\" for hierarchy \"TFT_image:u0\|ROM_char:ROM_char_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_char_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_char.v" "altsyncram_component" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_char.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIF/char.mif " "Parameter \"init_file\" = \"../MIF/char.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574489836323 ""}  } { { "ROM/ROM_char.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574489836323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgg1 " "Found entity 1: altsyncram_dgg1" {  } { { "db/altsyncram_dgg1.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_dgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489836363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489836363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgg1 TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component\|altsyncram_dgg1:auto_generated " "Elaborating entity \"altsyncram_dgg1\" for hierarchy \"TFT_image:u0\|ROM_char:ROM_char_inst\|altsyncram:altsyncram_component\|altsyncram_dgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_0 TFT_image:u0\|ROM_0:ROM_0_inst " "Elaborating entity \"ROM_0\" for hierarchy \"TFT_image:u0\|ROM_0:ROM_0_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_0_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 TFT_image:u0\|ROM_1:ROM_1_inst " "Elaborating entity \"ROM_1\" for hierarchy \"TFT_image:u0\|ROM_1:ROM_1_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_1_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_2 TFT_image:u0\|ROM_2:ROM_2_inst " "Elaborating entity \"ROM_2\" for hierarchy \"TFT_image:u0\|ROM_2:ROM_2_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_2_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3 TFT_image:u0\|ROM_3:ROM_3_inst " "Elaborating entity \"ROM_3\" for hierarchy \"TFT_image:u0\|ROM_3:ROM_3_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_3_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 TFT_image:u0\|ROM_4:ROM_4_inst " "Elaborating entity \"ROM_4\" for hierarchy \"TFT_image:u0\|ROM_4:ROM_4_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_4_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_5 TFT_image:u0\|ROM_5:ROM_5_inst " "Elaborating entity \"ROM_5\" for hierarchy \"TFT_image:u0\|ROM_5:ROM_5_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_5_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_6 TFT_image:u0\|ROM_6:ROM_6_inst " "Elaborating entity \"ROM_6\" for hierarchy \"TFT_image:u0\|ROM_6:ROM_6_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_6_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7 TFT_image:u0\|ROM_7:ROM_7_inst " "Elaborating entity \"ROM_7\" for hierarchy \"TFT_image:u0\|ROM_7:ROM_7_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_7_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_8 TFT_image:u0\|ROM_8:ROM_8_inst " "Elaborating entity \"ROM_8\" for hierarchy \"TFT_image:u0\|ROM_8:ROM_8_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_8_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_9 TFT_image:u0\|ROM_9:ROM_9_inst " "Elaborating entity \"ROM_9\" for hierarchy \"TFT_image:u0\|ROM_9:ROM_9_inst\"" {  } { { "RTL/TFT/TFT_image.v" "ROM_9_inst" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_driver TFT_driver:u1 " "Elaborating entity \"TFT_driver\" for hierarchy \"TFT_driver:u1\"" {  } { { "RTL/TFT/TFT_display_top.v" "u1" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489836529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l84 " "Found entity 1: altsyncram_6l84" {  } { { "db/altsyncram_6l84.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_6l84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489838572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489838572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489838648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489838648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489838707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489838707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_jlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489838912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489838912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_t3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_69i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489839585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489839585 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489840061 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574489840172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.23.14:17:23 Progress: Loading sldb733b3aa/alt_sld_fab_wrapper_hw.tcl " "2019.11.23.14:17:23 Progress: Loading sldb733b3aa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489843290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489845116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489845229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489846566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489846704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489846840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489846991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847005 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574489847667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb733b3aa/alt_sld_fab.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489847858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489847927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489847930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489847986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489847986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489848059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489848059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489848059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489848123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489848123 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll5_outclk " "Synthesized away node \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll5_outclk\"" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/pll_altpll.v" 122 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "PLL/pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 119 0 0 } } { "PLL/system_ctrl_pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v" 97 0 0 } } { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574489849190 "|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|generic_pll5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574489849190 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574489849190 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574489850004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_baddr\[0\] " "Latch sdram_control_top:comb_7\|sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_baddr\[1\] " "Latch sdram_control_top:comb_7\|sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[0\] " "Latch sdram_control_top:comb_7\|sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[1\] " "Latch sdram_control_top:comb_7\|sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[2\] " "Latch sdram_control_top:comb_7\|sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[3\] " "Latch sdram_control_top:comb_7\|sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[3\] " "Latch sdram_control_top:comb_7\|sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[4\] " "Latch sdram_control_top:comb_7\|sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[4\] " "Latch sdram_control_top:comb_7\|sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[5\] " "Latch sdram_control_top:comb_7\|sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[5\] " "Latch sdram_control_top:comb_7\|sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850084 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[6\] " "Latch sdram_control_top:comb_7\|sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[6\] " "Latch sdram_control_top:comb_7\|sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[7\] " "Latch sdram_control_top:comb_7\|sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[7\] " "Latch sdram_control_top:comb_7\|sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[8\] " "Latch sdram_control_top:comb_7\|sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_caddr\[8\] " "Latch sdram_control_top:comb_7\|sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[9\] " "Latch sdram_control_top:comb_7\|sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[10\] " "Latch sdram_control_top:comb_7\|sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[11\] " "Latch sdram_control_top:comb_7\|sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:comb_7\|sd_raddr\[12\] " "Latch sdram_control_top:comb_7\|sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:comb_7\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7\|LessThan0~synth" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574489850085 ""}  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574489850085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574489850449 "|TFT_display_top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574489850449 "|TFT_display_top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574489850449 "|TFT_display_top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574489850449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489850551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574489851137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg " "Generated suppressed messages file F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489851397 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 101 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1574489852525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574489852573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489852573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2214 " "Implemented 2214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574489852964 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574489852964 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574489852964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2041 " "Implemented 2041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574489852964 ""} { "Info" "ICUT_CUT_TM_RAMS" "101 " "Implemented 101 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574489852964 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574489852964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574489852964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574489853012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 14:17:33 2019 " "Processing ended: Sat Nov 23 14:17:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574489853012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574489853012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574489853012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489853012 ""}
