// Seed: 606188312
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    output uwire id_4
);
endmodule
module module_1 #(
    parameter id_6 = 32'd35,
    parameter id_7 = 32'd60
) (
    input uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 _id_6,
    output wor _id_7
);
  logic [id_6 : id_7] id_9;
  bufif1 primCall (id_2, id_1, id_0);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_2
  );
endmodule
module module_2;
  wire id_1;
  ;
  assign module_3.id_1 = 0;
  wire id_2;
endmodule
module module_3 (
    output supply1 id_0,
    output wor id_1,
    output tri id_2
);
  wire id_4;
  integer id_5, id_6 = id_6;
  logic id_7;
  assign id_7 = id_7;
  module_2 modCall_1 ();
endmodule
