INFO: [VRFC 10-2263] Analyzing Verilog file "C:/U of A/ECE 369/lab73/lab6/lab6.sim/sim_1/synth/func/xsim/TopLevel_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-311] analyzing module Adder32Bit
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-311] analyzing module Lab4
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1_4
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module memSelector
INFO: [VRFC 10-311] analyzing module memSelector_3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sim_1/imports/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
