0.6
2019.2
Nov  6 2019
21:57:16
D:/projects/vivado/MiniMIPS32/MiniMIPS32.sim/sim_1/behav/xsim/glbl.v,1666187981,verilog,,,,glbl,,,,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,1666187981,verilog,,,,MiniMIPS32_SYS_tb,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,,clkdiv,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v,,clkdiv_clk_wiz,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/sim/data_ram.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1666529580,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,,inst_rom,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,1666277076,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,1666251798,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exe_stage.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32_SYS,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,1666187981,verilog,,,,,,,,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exe_stage.v,1666251908,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,exe_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,1666249177,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/hilo.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,exemem_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/hilo.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/id_stage.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,hilo,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/id_stage.v,1666529649,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,id_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,1666277076,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/if_stage.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,idexe_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/if_stage.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,if_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mem_stage.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,ifid_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mem_stage.v,1666248987,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,mem_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,1666249147,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/regfile.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,memwb_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/regfile.v,1666187981,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/wb_stage.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,regfile,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/wb_stage.v,1666277076,verilog,,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,wb_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
