//! **************************************************************************
// Written by: Map P.40xd on Fri May 09 16:56:49 2014
//! **************************************************************************

SCHEMATIC START;
COMP "PHY_RESET" LOCATE = SITE "AH13" LEVEL 1;
COMP "GMII_RXD<0>" LOCATE = SITE "AN13" LEVEL 1;
COMP "GMII_RXD<1>" LOCATE = SITE "AF14" LEVEL 1;
COMP "GMII_RXD<2>" LOCATE = SITE "AE14" LEVEL 1;
COMP "GMII_RXD<3>" LOCATE = SITE "AN12" LEVEL 1;
COMP "GMII_RXD<4>" LOCATE = SITE "AM12" LEVEL 1;
COMP "GMII_RXD<5>" LOCATE = SITE "AD11" LEVEL 1;
COMP "GMII_RXD<6>" LOCATE = SITE "AC12" LEVEL 1;
COMP "GMII_RXD<7>" LOCATE = SITE "AC13" LEVEL 1;
COMP "GMII_TXD<0>" LOCATE = SITE "AM11" LEVEL 1;
COMP "GMII_TXD<1>" LOCATE = SITE "AL11" LEVEL 1;
COMP "GMII_TXD<2>" LOCATE = SITE "AG10" LEVEL 1;
COMP "GMII_TXD<3>" LOCATE = SITE "AG11" LEVEL 1;
COMP "GMII_TXD<4>" LOCATE = SITE "AL10" LEVEL 1;
COMP "GMII_TXD<5>" LOCATE = SITE "AM10" LEVEL 1;
COMP "GMII_TXD<6>" LOCATE = SITE "AE11" LEVEL 1;
COMP "GMII_TXD<7>" LOCATE = SITE "AF11" LEVEL 1;
COMP "SYSCLK_N" LOCATE = SITE "H9" LEVEL 1;
COMP "SYSCLK_P" LOCATE = SITE "J9" LEVEL 1;
COMP "GMII_RX_CLK" LOCATE = SITE "AP11" LEVEL 1;
COMP "GMII_TX_CLK" LOCATE = SITE "AH12" LEVEL 1;
COMP "RESET" LOCATE = SITE "G26" LEVEL 1;
COMP "GMII_RX_ER" LOCATE = SITE "AG12" LEVEL 1;
COMP "GMII_RX_DV" LOCATE = SITE "AM13" LEVEL 1;
COMP "GMII_TX_EN" LOCATE = SITE "AJ10" LEVEL 1;
COMP "GMII_TX_ER" LOCATE = SITE "AH10" LEVEL 1;
COMP "refclk_bufg" LOCATE = SITE "BUFGCTRL_X0Y7" LEVEL 1;
COMP "bufg_tx" LOCATE = SITE "BUFGCTRL_X0Y6" LEVEL 1;
COMP
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac"
        LOCATE = SITE "TEMAC_X0Y0" LEVEL 1;
PIN
        v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/gmii_tx_clk_oddr_pins<1>
        = BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/gmii_tx_clk_oddr"
        PINNAME CK;
PIN
        v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<19>
        = BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac"
        PINNAME CLIENTEMACTXCLIENTCLKIN;
PIN
        v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<212>
        = BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac"
        PINNAME PHYEMACTXGMIIMIICLKIN;
PIN v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen_pins<65> =
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen"
        PINNAME CLKBWRCLKU;
PIN v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen_pins<64> =
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen"
        PINNAME CLKBWRCLKL;
TIMEGRP ref_gtx_clk = BEL "ll_pre_reset_i_0" BEL "ll_pre_reset_i_1" BEL
        "ll_pre_reset_i_2" BEL "ll_pre_reset_i_3" BEL "ll_pre_reset_i_4" BEL
        "ll_pre_reset_i_5" BEL "ll_reset_i" BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_slot_timer_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_16_count_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_16_count_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_16_count_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_16_count_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_7"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_6"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_5"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_4"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_3"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_2"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_1"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_data_pipe_0"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_eof"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_10"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_9"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_8"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_7"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_6"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_5"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_4"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_3"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_2"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_1"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/tx_data_valid"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_dec_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_eof_reg"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/frame_in_fifo"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_start_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/frame_in_fifo_sync"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_enable_delay2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_retransmit"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_drop_frame"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_txfer_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_enable_delay"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/gmii_tx_clk_oddr_pins<1>"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TX_EN"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_7"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_6"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_5"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_4"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_3"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_2"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_1"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TXD_0"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/GMII_TX_ER"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_col_window_expire"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_retran_frame_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<19>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<212>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<19>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<212>"
        BEL "bufg_tx" PIN
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen_pins<65>"
        PIN
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/ramgen_pins<64>";
PIN dlyctrl_MapLib_replicate5_pins<0> = BEL "dlyctrl_MapLib_replicate5"
        PINNAME REFCLK;
TIMEGRP clk_ref_clk = BEL "idelayctrl_reset_r_1" BEL "idelayctrl_reset_r_2"
        BEL "idelayctrl_reset_r_3" BEL "idelayctrl_reset_r_4" BEL
        "idelayctrl_reset_r_5" BEL "idelayctrl_reset_r_6" BEL
        "idelayctrl_reset_r_7" BEL "idelayctrl_reset_r_8" BEL
        "idelayctrl_reset_r_9" BEL "idelayctrl_reset_r_10" BEL
        "idelayctrl_reset_r_11" BEL "idelayctrl_reset_r_12" BEL "refclk_bufg"
        PIN "dlyctrl_MapLib_replicate5_pins<0>";
PIN
        v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<18>
        = BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac"
        PINNAME CLIENTEMACRXCLIENTCLKIN;
PIN
        v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<193>
        = BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac"
        PINNAME PHYEMACRXCLK;
PIN v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen_pins<63> =
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen"
        PINNAME CLKARDCLKU;
PIN v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen_pins<62> =
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen"
        PINNAME CLKARDCLKL;
TIMEGRP phy_clk_rx = BEL "bufr_rx" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_7" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_6" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_5" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_4" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_3" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_2" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_1" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_r_0" BEL
        "v6_emac_v1_6_locallink_inst/rx_good_frame_r" BEL
        "v6_emac_v1_6_locallink_inst/rx_data_valid_r" BEL
        "v6_emac_v1_6_locallink_inst/rx_bad_frame_r" BEL
        "v6_emac_v1_6_locallink_inst/rx_reset_i" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_5" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_4" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_3" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_2" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_1" BEL
        "v6_emac_v1_6_locallink_inst/rx_pre_reset_i_0" BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_10"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_9"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_8"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_7"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_6"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_5"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_4"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_3"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_2"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_1"
        BEL "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_addr_diff_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_start_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_7"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_6"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_5"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_4"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_3"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_2"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_1"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RXD_TO_MAC_0"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RX_ER_TO_MAC"
        BEL
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii/RX_DV_TO_MAC"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_store_frame_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_eof_bram_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_fifo_full"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_data_bram_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_bf_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Mshreg_wr_gf_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_gf_pipe_1"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<18>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<193>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<18>"
        PIN
        "v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst/v6_emac_pins<193>"
        PIN
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen_pins<63>"
        PIN
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/ramgen_pins<62>";
TIMEGRP tx_metastable = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/frame_in_fifo"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_txfer_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog";
TIMEGRP tx_addr_wr = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_rd_addr_0";
TIMEGRP tx_addr_rd = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0";
TIMEGRP tx_fifo_rd_to_wr = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_txfer_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_retran_frame_tog"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/rd_tran_frame_tog";
TIMEGRP tx_fifo_wr_to_rd = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP rx_metastable = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_store_frame_tog";
TIMEGRP rx_fifo_rd_to_wr = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_11"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_10"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_9"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_8"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_7"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_6"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_5"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_4"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_3"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_2"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_1"
        BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/rd_addr_gray_0";
TIMEGRP rx_fifo_wr_to_rd = BEL
        "v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/wr_store_frame_tog";
TIMEGRP gmii_rx = BEL "GMII_RXD<0>" BEL "GMII_RXD<3>" BEL "GMII_RX_DV" BEL
        "GMII_RXD<4>" BEL "GMII_RX_ER" BEL "GMII_RXD<1>" BEL "GMII_RXD<2>" BEL
        "GMII_RXD<5>" BEL "GMII_RXD<7>" BEL "GMII_RXD<6>";
TIMEGRP v6_emac_v1_6_clk_ref_gtx = TIMEGRP "ref_gtx_clk";
TIMEGRP v6_emac_v1_6_clk_phy_rx = TIMEGRP "phy_clk_rx";
TIMEGRP ref_clk = TIMEGRP "clk_ref_clk";
TS_v6_emac_v1_6_clk_ref_gtx = PERIOD TIMEGRP "v6_emac_v1_6_clk_ref_gtx" 8 ns
        HIGH 50%;
TS_v6_emac_v1_6_clk_phy_rx = PERIOD TIMEGRP "v6_emac_v1_6_clk_phy_rx" 7.5 ns
        HIGH 50%;
TS_ref_clk = PERIOD TIMEGRP "ref_clk" 5 ns HIGH 50%;
TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP
        "v6_emac_v1_6_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP
        "v6_emac_v1_6_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"
        10 ns;
TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP
        "v6_emac_v1_6_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP
        "v6_emac_v1_6_clk_phy_rx" 8 ns DATAPATHONLY;
TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
PIN MMCM_PHASE_CALIBRATION_ML_LUT2_4_pins<2> = BEL
        "MMCM_PHASE_CALIBRATION_ML_LUT2_4" PINNAME O6;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_pins<3> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3" PINNAME SR;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_pins<2> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3" PINNAME Q;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_pins<3> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2" PINNAME SR;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_pins<2> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2" PINNAME Q;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_pins<3> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1" PINNAME SR;
PIN MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_pins<2> = BEL
        "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1" PINNAME Q;
PIN MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_pins<0> = BEL
        "MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0" PINNAME CK;
PIN "MMCM_PHASE_CALIBRATION_ML_LUT2_4_pins<2>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_pins<3>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_pins<2>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_pins<3>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_pins<2>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_pins<3>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_pins<2>" TIG;
PIN "MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_pins<0>" TIG;
TIMEGRP "gmii_rx" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "GMII_RX_CLK"
        "RISING";
SCHEMATIC END;

