Analysis & Synthesis report for lab6_phase3
Fri Apr 09 17:44:05 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_LITE_Golden_Top|display_driver:hex_leds|displayState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0|altsyncram_mac1:auto_generated
 18. Parameter Settings for User Entity Instance: meta:meta_1
 19. Parameter Settings for User Entity Instance: D_Flip_Flop:RptrGC
 20. Parameter Settings for User Entity Instance: syspll:pll66|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: meta:meta_sys1
 22. Parameter Settings for User Entity Instance: meta:meta_sys2
 23. Parameter Settings for User Entity Instance: up_counter:Write_Ptr
 24. Parameter Settings for User Entity Instance: async_fifo:a_fifo
 25. Parameter Settings for User Entity Instance: async_fifo:a_fifo|up_counter:Write_Ptr
 26. Parameter Settings for User Entity Instance: async_fifo:a_fifo|up_counter:Read_Ptr
 27. Parameter Settings for User Entity Instance: async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM
 28. Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_coder:gray_coder_write
 29. Parameter Settings for User Entity Instance: async_fifo:a_fifo|D_Flip_Flop:WptrGC
 30. Parameter Settings for User Entity Instance: async_fifo:a_fifo|meta:WptrGCX
 31. Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_decoder:gray_decoder_write
 32. Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_coder:gray_coder_read
 33. Parameter Settings for User Entity Instance: async_fifo:a_fifo|D_Flip_Flop:RptrGC
 34. Parameter Settings for User Entity Instance: async_fifo:a_fifo|meta:RptrGCX
 35. Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_decoder:gray_decoder_read
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. Parameter Settings for Inferred Entity Instance: async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "display_driver:hex_leds|hex_driver:hex_display[0]"
 41. Port Connectivity Checks: "display_driver:hex_leds"
 42. Port Connectivity Checks: "fibonacci_rom:fib_rom"
 43. Port Connectivity Checks: "up_counter:Write_Ptr"
 44. Port Connectivity Checks: "D_Flip_Flop:RptrGC"
 45. Signal Tap Logic Analyzer Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_signaltap_0"
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 09 17:44:05 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; lab6_phase3                                 ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,872                                       ;
;     Total combinational functions  ; 992                                         ;
;     Dedicated logic registers      ; 1,452                                       ;
; Total registers                    ; 1452                                        ;
; Total pins                         ; 107                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,232                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                                      ; DE10_LITE_Golden_Top ; lab6_phase3        ;
; Family name                                                                ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable               ; Enable             ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; fibonacci_rom.v                                                    ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/fibonacci_rom.v                                                      ;             ;
; display_driver.v                                                   ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/display_driver.v                                                     ;             ;
; up_counter.v                                                       ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/up_counter.v                                                         ;             ;
; sdp_ram_infer.v                                                    ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/sdp_ram_infer.v                                                      ;             ;
; meta.v                                                             ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/meta.v                                                               ;             ;
; hex_driver.v                                                       ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/hex_driver.v                                                         ;             ;
; gray_decoder.v                                                     ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/gray_decoder.v                                                       ;             ;
; gray_coder.v                                                       ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/gray_coder.v                                                         ;             ;
; D_Flip_Flop.v                                                      ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/D_Flip_Flop.v                                                        ;             ;
; DE10_LITE_Golden_Top.v                                             ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v                                               ;             ;
; async_fifo.v                                                       ; yes             ; User Verilog HDL File                        ; D:/CPE324Lab6/PHASE/async_fifo.v                                                         ;             ;
; syspll.v                                                           ; yes             ; User Wizard-Generated File                   ; D:/CPE324Lab6/PHASE/syspll.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/syspll_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/syspll_altpll.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_uf14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/altsyncram_uf14.tdf                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/mux_i7c.tdf                                                       ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/decode_3af.tdf                                                    ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cntr_arh.tdf                                                      ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cmpr_jrb.tdf                                                      ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cntr_8hi.tdf                                                      ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cntr_4rh.tdf                                                      ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cmpr_grb.tdf                                                      ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cntr_odi.tdf                                                      ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/cmpr_drb.tdf                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldbaf3143b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_mac1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/CPE324Lab6/PHASE/db/altsyncram_mac1.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,872               ;
;                                             ;                     ;
; Total combinational functions               ; 992                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 501                 ;
;     -- 3 input functions                    ; 221                 ;
;     -- <=2 input functions                  ; 270                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 866                 ;
;     -- arithmetic mode                      ; 126                 ;
;                                             ;                     ;
; Total registers                             ; 1452                ;
;     -- Dedicated logic registers            ; 1452                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 107                 ;
; Total memory bits                           ; 11232               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 902                 ;
; Total fan-out                               ; 9405                ;
; Average fan-out                             ; 3.35                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                                                                                   ; 992 (1)             ; 1452 (0)                  ; 11232       ; 0          ; 0            ; 0       ; 0         ; 107  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                                                                                                            ; DE10_LITE_Golden_Top              ; work         ;
;    |D_Flip_Flop:RptrGC|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|D_Flip_Flop:RptrGC                                                                                                                                                                                                                                                                                                                         ; D_Flip_Flop                       ; work         ;
;    |async_fifo:a_fifo|                                                                                                                  ; 83 (15)             ; 72 (0)                    ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo                                                                                                                                                                                                                                                                                                                          ; async_fifo                        ; work         ;
;       |D_Flip_Flop:RptrGC|                                                                                                              ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|D_Flip_Flop:RptrGC                                                                                                                                                                                                                                                                                                       ; D_Flip_Flop                       ; work         ;
;       |D_Flip_Flop:WptrGC|                                                                                                              ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|D_Flip_Flop:WptrGC                                                                                                                                                                                                                                                                                                       ; D_Flip_Flop                       ; work         ;
;       |gray_coder:gray_coder_read|                                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|gray_coder:gray_coder_read                                                                                                                                                                                                                                                                                               ; gray_coder                        ; work         ;
;       |gray_coder:gray_coder_write|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|gray_coder:gray_coder_write                                                                                                                                                                                                                                                                                              ; gray_coder                        ; work         ;
;       |gray_decoder:gray_decoder_read|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|gray_decoder:gray_decoder_read                                                                                                                                                                                                                                                                                           ; gray_decoder                      ; work         ;
;       |gray_decoder:gray_decoder_write|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|gray_decoder:gray_decoder_write                                                                                                                                                                                                                                                                                          ; gray_decoder                      ; work         ;
;       |meta:RptrGCX|                                                                                                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|meta:RptrGCX                                                                                                                                                                                                                                                                                                             ; meta                              ; work         ;
;       |meta:WptrGCX|                                                                                                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|meta:WptrGCX                                                                                                                                                                                                                                                                                                             ; meta                              ; work         ;
;       |sdp_ram_infer:FIFO_RAM|                                                                                                          ; 26 (26)             ; 24 (24)                   ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM                                                                                                                                                                                                                                                                                                   ; sdp_ram_infer                     ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_mac1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0|altsyncram_mac1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_mac1                   ; work         ;
;       |up_counter:Read_Ptr|                                                                                                             ; 15 (15)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|up_counter:Read_Ptr                                                                                                                                                                                                                                                                                                      ; up_counter                        ; work         ;
;       |up_counter:Write_Ptr|                                                                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|up_counter:Write_Ptr                                                                                                                                                                                                                                                                                                     ; up_counter                        ; work         ;
;    |display_driver:hex_leds|                                                                                                            ; 100 (16)            ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds                                                                                                                                                                                                                                                                                                                    ; display_driver                    ; work         ;
;       |hex_driver:hex_display[0]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[0]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;       |hex_driver:hex_display[1]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[1]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;       |hex_driver:hex_display[2]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[2]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;       |hex_driver:hex_display[3]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[3]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;       |hex_driver:hex_display[4]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[4]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;       |hex_driver:hex_display[5]|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|display_driver:hex_leds|hex_driver:hex_display[5]                                                                                                                                                                                                                                                                                          ; hex_driver                        ; work         ;
;    |fibonacci_rom:fib_rom|                                                                                                              ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|fibonacci_rom:fib_rom                                                                                                                                                                                                                                                                                                                      ; fibonacci_rom                     ; work         ;
;    |meta:meta_1|                                                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|meta:meta_1                                                                                                                                                                                                                                                                                                                                ; meta                              ; work         ;
;    |meta:meta_sys1|                                                                                                                     ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|meta:meta_sys1                                                                                                                                                                                                                                                                                                                             ; meta                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 565 (2)             ; 1246 (162)                ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 563 (0)             ; 1084 (0)                  ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 563 (88)            ; 1084 (398)                ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uf14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uf14:auto_generated                                                                                                                                                 ; altsyncram_uf14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 191 (1)             ; 421 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 162 (0)             ; 405 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 243 (243)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 162 (0)             ; 162 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28 (28)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (11)            ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_arh:auto_generated                                                             ; cntr_arh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 81 (81)             ; 81 (81)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |syspll:pll66|                                                                                                                       ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|syspll:pll66                                                                                                                                                                                                                                                                                                                               ; syspll                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|syspll:pll66|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |syspll_altpll:auto_generated|                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|syspll:pll66|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; syspll_altpll                     ; work         ;
;    |up_counter:Write_Ptr|                                                                                                               ; 40 (40)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|up_counter:Write_Ptr                                                                                                                                                                                                                                                                                                                       ; up_counter                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0|altsyncram_mac1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 36           ; 24           ; 36           ; 24           ; 864   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uf14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 81           ; 128          ; 81           ; 10368 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|syspll:pll66                                                                                                                                                                                                                                                        ; syspll.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|display_driver:hex_leds|displayState                               ;
+--------------------------+--------------------------+--------------------------+-------------------------+
; Name                     ; displayState.SHOW_RESULT ; displayState.SHOW_OPCODE ; displayState.SHOW_OPREG ;
+--------------------------+--------------------------+--------------------------+-------------------------+
; displayState.SHOW_RESULT ; 0                        ; 0                        ; 0                       ;
; displayState.SHOW_OPREG  ; 1                        ; 0                        ; 1                       ;
; displayState.SHOW_OPCODE ; 1                        ; 1                        ; 0                       ;
+--------------------------+--------------------------+--------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+--------------------------------------------------+--------------------------------------------------------------+
; Register name                                    ; Reason for Removal                                           ;
+--------------------------------------------------+--------------------------------------------------------------+
; display_driver:hex_leds|decDigits[4][1]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[4][0]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[3][3]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[3][2]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[3][1]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[3][0]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[2][3]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[2][2]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[2][1]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[2][0]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[1][3]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[1][2]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[1][1]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[1][0]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[0][3]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[0][2]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[0][1]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[0][0]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decTemp[0..15]           ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[4][2]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decDigits[4][3]          ; Lost fanout                                                  ;
; display_driver:hex_leds|decResult[0..15]         ; Lost fanout                                                  ;
; display_driver:hex_leds|decState[0..2]           ; Lost fanout                                                  ;
; meta:meta_sys2|meta_sig[2][0]                    ; Merged with meta:meta_sys1|meta_sig[2][0]                    ;
; meta:meta_sys2|meta_sig[1][0]                    ; Merged with meta:meta_sys1|meta_sig[1][0]                    ;
; display_driver:hex_leds|displayState.SHOW_OPREG  ; Merged with display_driver:hex_leds|displayState.SHOW_OPCODE ;
; display_driver:hex_leds|displayState.SHOW_OPCODE ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 59           ;                                                              ;
+--------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-----------------------------------------+--------------------+---------------------------------------------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register                                    ;
+-----------------------------------------+--------------------+---------------------------------------------------------------------------+
; display_driver:hex_leds|decDigits[4][1] ; Lost Fanouts       ; display_driver:hex_leds|decState[0], display_driver:hex_leds|decState[1], ;
;                                         ;                    ; display_driver:hex_leds|decState[2]                                       ;
+-----------------------------------------+--------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1452  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 454   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 565   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|rdDat_i[1] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|up_counter:Write_Ptr|count[0]     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|up_counter:Write_Ptr|count[20]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|display_driver:hex_leds|Selector14                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE10_LITE_Golden_Top|async_fifo:a_fifo|up_counter:Read_Ptr|count         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0|altsyncram_mac1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: meta:meta_1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                  ;
; DEPTH          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_Flip_Flop:RptrGC ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 24    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:pll66|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 6667                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5000                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: meta:meta_sys1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                     ;
; DEPTH          ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: meta:meta_sys2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                     ;
; DEPTH          ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: up_counter:Write_Ptr ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                           ;
; TERM_CNT       ; 36    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 24    ; Signed Integer                        ;
; DEPTH          ; 36    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|up_counter:Write_Ptr ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                             ;
; TERM_CNT       ; 36    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|up_counter:Read_Ptr ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                            ;
; TERM_CNT       ; 36    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                               ;
; DEPTH          ; 36    ; Signed Integer                                               ;
; DEPTH_LOG      ; 6     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_coder:gray_coder_write ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|D_Flip_Flop:WptrGC ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|meta:WptrGCX ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                     ;
; DEPTH          ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_decoder:gray_decoder_write ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_coder:gray_coder_read ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|D_Flip_Flop:RptrGC ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|meta:RptrGCX ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                     ;
; DEPTH          ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo:a_fifo|gray_decoder:gray_decoder_read ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 81                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 81                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 264                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 81                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 24                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                            ;
; NUMWORDS_A                         ; 36                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 24                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                            ;
; NUMWORDS_B                         ; 36                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_mac1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; syspll:pll66|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 24                                                            ;
;     -- NUMWORDS_A                         ; 36                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 24                                                            ;
;     -- NUMWORDS_B                         ; 36                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_driver:hex_leds|hex_driver:hex_display[0]" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; InVal[4] ; Input ; Info     ; Stuck at GND                                    ;
+----------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_driver:hex_leds"                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; dispMode   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; oneMsPulse ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; OpReg      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "OpReg[7..1]" will be connected to GND.  ;
; OpReg      ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; ShowOpReg  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; OpCode     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "OpCode[2..1]" will be connected to GND. ;
; OpCode     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; ShowOpCode ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fibonacci_rom:fib_rom"                                                                                                                                                             ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdadr ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (6 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "up_counter:Write_Ptr"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[23..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D_Flip_Flop:RptrGC"                                                                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "D[23..1]" will be connected to GND. ;
; Q    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[23..1]" have no fanouts                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 81                  ; 81               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 115                         ;
;     CLR               ; 1                           ;
;     ENA               ; 24                          ;
;     ENA SCLR          ; 30                          ;
;     SCLR              ; 12                          ;
;     plain             ; 48                          ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 309                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 259                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 148                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.60                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                ;
+------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                         ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; KEY[0]~input                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                      ;
; KEY[0]~input                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                      ;
; KEY[1]~input                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                      ;
; KEY[1]~input                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                      ;
; MAX10_CLK1_50                ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A                                                                                      ;
; MAX10_CLK1_50~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A                                                                                      ;
; MAX10_CLK1_50~input          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A                                                                                      ;
; MAX10_CLK1_50~inputclkctrl   ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A                                                                                      ;
; MAX10_CLK1_50~inputclkctrl   ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc         ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~18 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~18        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~18 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~18        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~19 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~19        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~19 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~19        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~20 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~20        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~20 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~20        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~21 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~21        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~21 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~21        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~22 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~22        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~22 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~22        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~23 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~23        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~23 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~23        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~24 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~24        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~24 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~24        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~25 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~25        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~25 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~25        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~26 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~26        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~26 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~26        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~27 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~27        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~27 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~27        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~28 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~28        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~28 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~28        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~29 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~29        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~29 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~29        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~30 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~30        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~30 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~30        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~31 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~31        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~31 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~31        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~32 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~32        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~32 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~32        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~33 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~33        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~33 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~33        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~34 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~34        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~34 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~34        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~35 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~35        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~35 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~35        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~36 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~36        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~36 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~36        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~37 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~37        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~37 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~37        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~38 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~38        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~38 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~38        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~39 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~39        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~39 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~39        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~40 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~40        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~40 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~40        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~41 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~41        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~41 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~41        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~42 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~42        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~42 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~42        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~43 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~43        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~43 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~43        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~44 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~44        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~44 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~44        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~45 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~45        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~45 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~45        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~46 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~46        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~46 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~46        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~47 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~47        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~47 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~47        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~48 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~48        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~48 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~48        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~49 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~49        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~49 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~49        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~50 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~50        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~50 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~50        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~51 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~51        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~51 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~51        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~52 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~52        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~52 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~52        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~53 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~53        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~53 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~53        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~54 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~54        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~54 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~54        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~55 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~55        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~55 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~55        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~56 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~56        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~56 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~56        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~57 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~57        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~57 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~57        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~58 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~58        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~58 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~58        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~59 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~59        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~59 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~59        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~60 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~60        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~60 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~60        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~61 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~61        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~61 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~61        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~62 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~62        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~62 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~62        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~63 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~63        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~63 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~63        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~64 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~64        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~64 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~64        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~65 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~65        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~65 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~65        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~66 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~66        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~66 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~66        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~67 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~67        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~67 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~67        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~68 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~68        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~68 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~68        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~69 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~69        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~69 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~69        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~70 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~70        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~70 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~70        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~71 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~71        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~71 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~71        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~72 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~72        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~72 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~72        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~73 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~73        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~73 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~73        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~74 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~74        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~74 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~74        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~75 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~75        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~75 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~75        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~76 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~76        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~76 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~76        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~77 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~77        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~77 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~77        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~78 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~78        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~78 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~78        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~79 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~79        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~79 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~79        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~80 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~80        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~80 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~80        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~81 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~81        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~81 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~81        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~82 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~82        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~82 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~82        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~83 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~83        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~83 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~83        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~84 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~84        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~84 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~84        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~85 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~85        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~85 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~85        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~86 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~86        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~86 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~86        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~87 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~87        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~87 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~87        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~88 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~88        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~88 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~88        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~89 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~89        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~89 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~89        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~90 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~90        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~90 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~90        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~91 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~91        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~91 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~91        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~92 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~92        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~92 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~92        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~93 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~93        ; N/A                                                                                      ;
; fibonacci_rom:fib_rom|rom~93 ; post-fitting ; connected ; Top                            ; post-synthesis    ; fibonacci_rom:fib_rom|rom~93        ; N/A                                                                                      ;
; ~QUARTUS_CREATED_GND~I       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; ~QUARTUS_CREATED_GND~I       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 09 17:43:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_phase3 -c lab6_phase3
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fibonacci_rom.v
    Info (12023): Found entity 1: fibonacci_rom File: D:/CPE324Lab6/PHASE/fibonacci_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_driver.v
    Info (12023): Found entity 1: display_driver File: D:/CPE324Lab6/PHASE/display_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_counter.v
    Info (12023): Found entity 1: up_counter File: D:/CPE324Lab6/PHASE/up_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdp_ram_infer.v
    Info (12023): Found entity 1: sdp_ram_infer File: D:/CPE324Lab6/PHASE/sdp_ram_infer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file meta.v
    Info (12023): Found entity 1: meta File: D:/CPE324Lab6/PHASE/meta.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_driver.v
    Info (12023): Found entity 1: hex_driver File: D:/CPE324Lab6/PHASE/hex_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gray_decoder.v
    Info (12023): Found entity 1: gray_decoder File: D:/CPE324Lab6/PHASE/gray_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gray_coder.v
    Info (12023): Found entity 1: gray_coder File: D:/CPE324Lab6/PHASE/gray_coder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_flip_flop.v
    Info (12023): Found entity 1: D_Flip_Flop File: D:/CPE324Lab6/PHASE/D_Flip_Flop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file async_fifo.v
    Info (12023): Found entity 1: async_fifo File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file syspll.v
    Info (12023): Found entity 1: syspll File: D:/CPE324Lab6/PHASE/syspll.v Line: 39
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at DE10_LITE_Golden_Top.v(73) has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
Info (12128): Elaborating entity "meta" for hierarchy "meta:meta_1" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 132
Info (12128): Elaborating entity "D_Flip_Flop" for hierarchy "D_Flip_Flop:RptrGC" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 139
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:pll66" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 148
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:pll66|altpll:altpll_component" File: D:/CPE324Lab6/PHASE/syspll.v Line: 103
Info (12130): Elaborated megafunction instantiation "syspll:pll66|altpll:altpll_component" File: D:/CPE324Lab6/PHASE/syspll.v Line: 103
Info (12133): Instantiated megafunction "syspll:pll66|altpll:altpll_component" with the following parameter: File: D:/CPE324Lab6/PHASE/syspll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6667"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll File: D:/CPE324Lab6/PHASE/db/syspll_altpll.v Line: 30
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:pll66|altpll:altpll_component|syspll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "up_counter" for hierarchy "up_counter:Write_Ptr" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 170
Warning (10230): Verilog HDL assignment warning at up_counter.v(15): truncated value with size 32 to match size of target (24) File: D:/CPE324Lab6/PHASE/up_counter.v Line: 15
Info (12128): Elaborating entity "fibonacci_rom" for hierarchy "fibonacci_rom:fib_rom" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 175
Warning (10030): Net "rom.data_a" at fibonacci_rom.v(6) has no driver or initial value, using a default initial value '0' File: D:/CPE324Lab6/PHASE/fibonacci_rom.v Line: 6
Warning (10030): Net "rom.waddr_a" at fibonacci_rom.v(6) has no driver or initial value, using a default initial value '0' File: D:/CPE324Lab6/PHASE/fibonacci_rom.v Line: 6
Warning (10030): Net "rom.we_a" at fibonacci_rom.v(6) has no driver or initial value, using a default initial value '0' File: D:/CPE324Lab6/PHASE/fibonacci_rom.v Line: 6
Info (12128): Elaborating entity "async_fifo" for hierarchy "async_fifo:a_fifo" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 189
Warning (10230): Verilog HDL assignment warning at async_fifo.v(167): truncated value with size 32 to match size of target (1) File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 167
Warning (10230): Verilog HDL assignment warning at async_fifo.v(168): truncated value with size 32 to match size of target (1) File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 168
Info (12128): Elaborating entity "up_counter" for hierarchy "async_fifo:a_fifo|up_counter:Write_Ptr" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 54
Warning (10230): Verilog HDL assignment warning at up_counter.v(15): truncated value with size 32 to match size of target (6) File: D:/CPE324Lab6/PHASE/up_counter.v Line: 15
Info (12128): Elaborating entity "sdp_ram_infer" for hierarchy "async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 85
Info (12128): Elaborating entity "gray_coder" for hierarchy "async_fifo:a_fifo|gray_coder:gray_coder_write" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 95
Info (12128): Elaborating entity "D_Flip_Flop" for hierarchy "async_fifo:a_fifo|D_Flip_Flop:WptrGC" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 104
Info (12128): Elaborating entity "meta" for hierarchy "async_fifo:a_fifo|meta:WptrGCX" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 115
Info (12128): Elaborating entity "gray_decoder" for hierarchy "async_fifo:a_fifo|gray_decoder:gray_decoder_write" File: D:/CPE324Lab6/PHASE/async_fifo.v Line: 124
Info (12128): Elaborating entity "display_driver" for hierarchy "display_driver:hex_leds" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 206
Info (10264): Verilog HDL Case Statement information at display_driver.v(74): all case item expressions in this case statement are onehot File: D:/CPE324Lab6/PHASE/display_driver.v Line: 74
Warning (10230): Verilog HDL assignment warning at display_driver.v(118): truncated value with size 24 to match size of target (16) File: D:/CPE324Lab6/PHASE/display_driver.v Line: 118
Warning (10230): Verilog HDL assignment warning at display_driver.v(121): truncated value with size 24 to match size of target (16) File: D:/CPE324Lab6/PHASE/display_driver.v Line: 121
Warning (10230): Verilog HDL assignment warning at display_driver.v(127): truncated value with size 32 to match size of target (3) File: D:/CPE324Lab6/PHASE/display_driver.v Line: 127
Info (12128): Elaborating entity "hex_driver" for hierarchy "display_driver:hex_leds|hex_driver:hex_display[0]" File: D:/CPE324Lab6/PHASE/display_driver.v Line: 135
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uf14.tdf
    Info (12023): Found entity 1: altsyncram_uf14 File: D:/CPE324Lab6/PHASE/db/altsyncram_uf14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: D:/CPE324Lab6/PHASE/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/CPE324Lab6/PHASE/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: D:/CPE324Lab6/PHASE/db/cntr_arh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: D:/CPE324Lab6/PHASE/db/cmpr_jrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: D:/CPE324Lab6/PHASE/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: D:/CPE324Lab6/PHASE/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/CPE324Lab6/PHASE/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/CPE324Lab6/PHASE/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/CPE324Lab6/PHASE/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.09.17:43:55 Progress: Loading sldbaf3143b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbaf3143b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/CPE324Lab6/PHASE/db/ip/sldbaf3143b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "D:/CPE324Lab6/PHASE/db/lab6_phase3.ram0_fibonacci_rom_9d6ff641.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276027): Inferred dual-clock RAM node "async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "fibonacci_rom:fib_rom|rom" is uninferred because MIF is not supported for the selected family File: D:/CPE324Lab6/PHASE/fibonacci_rom.v Line: 6
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "async_fifo:a_fifo|sdp_ram_infer:FIFO_RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mac1.tdf
    Info (12023): Found entity 1: altsyncram_mac1 File: D:/CPE324Lab6/PHASE/db/altsyncram_mac1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 109
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 57
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 60
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 63
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 73
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 193 of its 195 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/CPE324Lab6/PHASE/DE10_LITE_Golden_Top.v Line: 78
Info (21057): Implemented 2186 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1968 logic cells
    Info (21064): Implemented 105 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Fri Apr 09 17:44:05 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:50


