

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_5'
================================================================
* Date:           Mon Mar  1 13:13:37 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.025|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    163|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     384|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     384|    286|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_145_p2                       |     +    |      0|  0|  39|          32|           1|
    |t_fu_136_p2                       |     +    |      0|  0|  39|          32|           1|
    |totalIters_fu_125_p2              |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_131_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_151_p2                   |   icmp   |      0|  0|  18|          32|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 163|         166|          79|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_3_fu_56                |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |numReps_blk_n            |   9|          2|    1|          2|
    |numReps_out_blk_n        |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |r_V_reg_87               |   9|          2|  252|        504|
    |real_start               |   9|          2|    1|          2|
    |t_i_reg_99               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|  324|        652|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |exitcond_i_reg_207       |    1|   0|    1|          0|
    |i_3_fu_56                |   32|   0|   32|          0|
    |numReps_read_reg_196     |   32|   0|   32|          0|
    |r_V_reg_87               |  252|   0|  252|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |t_i_reg_99               |   32|   0|   32|          0|
    |tmp_i_reg_216            |    1|   0|    1|          0|
    |totalIters_reg_202       |   26|   0|   32|          6|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  384|   0|  390|          6|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.5 | return value |
|in_V_V_dout         |  in |    4|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |  256|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

