// Seed: 2686239803
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  =  id_5  ,  id_17  ;
  always @(*) begin
    if (1) begin
      wait (1);
    end
  end
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri0 id_2
    , id_6,
    input supply0 id_3,
    output supply1 id_4
);
  supply0 id_7;
  assign id_6 = 1;
  module_0(
      id_3, id_6
  );
  wire id_8;
  assign id_6 = id_3 ? {1, id_2} : id_7;
  timeunit 1ps / 1ps;
endmodule
