TraceInfo({"top.clock":Clock,"top.controller.inbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.controller.inbuf.outbuf.aux_ff.dff.input":Bits(32),"top.controller.inbuf.outbuf.aux_ff.dff.output":Bits(32),"top.controller.inbuf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_in",ty:Bits(32)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.controller.inbuf.outbuf.main_ff.dff.input":Bits(32),"top.controller.inbuf.outbuf.main_ff.dff.output":Bits(32),"top.controller.inbuf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_out",ty:Bits(32)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.controller.inbuf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.inbuf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.inbuf.outbuf.void_ff.dff.input":Bits(1),"top.controller.inbuf.outbuf.void_ff.dff.output":Bits(1),"top.controller.inbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"tdata",ty:Bits(32)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.input":Struct((name:"rhdl_fpga::axi4lite::core::controller::read::In",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMISO",fields:[(name:"arready",ty:Bits(1)),(name:"rdata",ty:Bits(32)),(name:"rresp",ty:Bits(2)),(name:"rvalid",ty:Bits(1))]))),(name:"req_data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"resp_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.map.func.func.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.map.func.func.output":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.map.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::ReadResponse,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.map.input_buffer.inner.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.map.input_buffer.inner.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.map.input_buffer.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.controller.map.input_buffer.inner.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.map.input_buffer.inner.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.map.input_buffer.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.controller.map.input_buffer.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.map.input_buffer.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.map.input_buffer.inner.void_ff.dff.input":Bits(1),"top.controller.map.input_buffer.inner.void_ff.dff.output":Bits(1),"top.controller.map.input_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::ReadResponse,rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.map.input_buffer.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::ReadResponse,rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.map.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.outbuf.inbuf.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.outbuf.inbuf.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.outbuf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.controller.outbuf.inbuf.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.outbuf.inbuf.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.controller.outbuf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.controller.outbuf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.outbuf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.controller.outbuf.inbuf.void_ff.dff.input":Bits(1),"top.controller.outbuf.inbuf.void_ff.dff.output":Bits(1),"top.controller.outbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"tdata",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.controller.outbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.controller.outputs":Struct((name:"rhdl_fpga::axi4lite::core::controller::read::Out",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMOSI",fields:[(name:"araddr",ty:Bits(32)),(name:"arvalid",ty:Bits(1)),(name:"rready",ty:Bits(1))]))),(name:"req_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"resp_data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.endpoint.inbuf.inbuf.aux_ff.dff.input":Bits(32),"top.endpoint.inbuf.inbuf.aux_ff.dff.output":Bits(32),"top.endpoint.inbuf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_in",ty:Bits(32)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.endpoint.inbuf.inbuf.main_ff.dff.input":Bits(32),"top.endpoint.inbuf.inbuf.main_ff.dff.output":Bits(32),"top.endpoint.inbuf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_out",ty:Bits(32)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.endpoint.inbuf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.inbuf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.inbuf.inbuf.void_ff.dff.input":Bits(1),"top.endpoint.inbuf.inbuf.void_ff.dff.output":Bits(1),"top.endpoint.inbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"tdata",ty:Bits(32)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.inbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.endpoint.input":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::read::In",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMOSI",fields:[(name:"araddr",ty:Bits(32)),(name:"arvalid",ty:Bits(1)),(name:"rready",ty:Bits(1))]))),(name:"req_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"resp_data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.endpoint.map.func.func.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.func.func.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.endpoint.map.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.map.input_buffer.inner.aux_ff.dff.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.aux_ff.dff.output":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_in",ty:Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.endpoint.map.input_buffer.inner.main_ff.dff.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.main_ff.dff.output":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_out",ty:Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.endpoint.map.input_buffer.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.map.input_buffer.inner.void_ff.dff.input":Bits(1),"top.endpoint.map.input_buffer.inner.void_ff.dff.output":Bits(1),"top.endpoint.map.input_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.map.input_buffer.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.map.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::ReadResponse,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.outbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.endpoint.outbuf.outbuf.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.endpoint.outbuf.outbuf.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.endpoint.outbuf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.endpoint.outbuf.outbuf.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.endpoint.outbuf.outbuf.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.endpoint.outbuf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.endpoint.outbuf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.outbuf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.endpoint.outbuf.outbuf.void_ff.dff.input":Bits(1),"top.endpoint.outbuf.outbuf.void_ff.dff.output":Bits(1),"top.endpoint.outbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"tdata",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.endpoint.outputs":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::read::Out",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMISO",fields:[(name:"arready",ty:Bits(1)),(name:"rdata",ty:Bits(32)),(name:"rresp",ty:Bits(2)),(name:"rvalid",ty:Bits(1))]))),(name:"req_data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"resp_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.input":Empty,"top.outputs":Empty,"top.reply_sink.sink_from_fn.input":Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reply_sink.sink_from_fn.output":Bits(1),"top.reply_source.from_fn_stream.input":Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])),"top.reply_source.from_fn_stream.output":Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.req_sink.sink_from_fn.input":Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.req_sink.sink_from_fn.output":Bits(1),"top.req_source.from_fn_stream.input":Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])),"top.req_source.from_fn_stream.output":Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reset":Reset})