// Seed: 2821201315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(id_7),
        .id_8(1),
        .id_9(-1'b0)
    ),
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_14;
  tri0 id_15;
  assign id_13 = 1;
  assign id_15 = 1;
  assign module_1.id_5 = 0;
  wire id_16;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri   id_4,
    input  wand  id_5,
    input  wire  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
