*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    -sv
    ../True_dual_ports_ram.v
    ../fifo.v
    ../load_fmap.v
    ../load_weight.v
    ../macc.v
    ../macc_2stage.v
    ../macc_control.v
    ../pe.v
    ../pe_tb.v

Highest level modules:
macc_2stage
pe_tb

Total	0 error(s),   0 warning(s)
