$date
	Tue Sep 22 00:01:10 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testDecoder $end
$var wire 1 ! out0 $end
$var wire 1 " out1 $end
$var wire 1 # out2 $end
$var wire 1 $ out3 $end
$var reg 1 % addr0 $end
$var reg 1 & addr1 $end
$var reg 1 ' enable $end
$scope module decoder $end
$var wire 1 ( NOTa0ANDNOTa1 $end
$var wire 1 ) NOTa0ANDa1 $end
$var wire 1 * a0ANDNOTa1 $end
$var wire 1 + a0ANDa1 $end
$var wire 1 , address0 $end
$var wire 1 - address1 $end
$var wire 1 . enable $end
$var wire 1 / naddress0 $end
$var wire 1 0 naddress1 $end
$var wire 1 ! out0 $end
$var wire 1 " out1 $end
$var wire 1 # out2 $end
$var wire 1 $ out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z0
z/
0.
0-
0,
z+
z*
z)
x(
0'
0&
0%
z$
z#
z"
z!
$end
#50
0$
0#
0"
0!
0)
0*
0+
1/
10
#100
1(
#1000
1%
1,
#1050
0/
1*
#1100
0(
#2000
1&
1-
0%
0,
#2050
00
1/
0*
#2100
1)
#3000
1%
1,
#3050
0/
1+
#3100
0)
#4000
0&
0-
0%
0,
1'
1.
#4050
10
1/
0+
1$
#4100
1(
0$
#4150
1!
#5000
1%
1,
#5050
0/
1*
#5100
0(
1"
#5150
0!
#6000
1&
1-
0%
0,
#6050
00
1/
0*
#6100
1)
0"
#6150
1#
#7000
1%
1,
#7050
0/
1+
#7100
0)
1$
#7150
0#
#8000
