INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/MUX_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/MUX_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/PC_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RV5/RV5/RV5.srcs/sim_1/new/test.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
