vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Project/test1.v
source_file = 1, D:/intelFPGA_lite/Project/db/test1.cbx.xml
design_name = test1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test1, 1
instance = comp, \Q0~output , Q0~output, test1, 1
instance = comp, \Q1~output , Q1~output, test1, 1
instance = comp, \A~input , A~input, test1, 1
instance = comp, \Q0~0 , Q0~0, test1, 1
instance = comp, \B~input , B~input, test1, 1
instance = comp, \Q1~0 , Q1~0, test1, 1
instance = comp, \Q1~reg0feeder , Q1~reg0feeder, test1, 1
instance = comp, \Q1~reg0 , Q1~reg0, test1, 1
instance = comp, \Q0~reg0 , Q0~reg0, test1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, test1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, test1, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
