vendor_name = ModelSim
source_file = 1, C:/Users/andre/Desktop/Programming/VHDL/Em casa/aula2/circuito_combinacional.vhd
source_file = 1, C:/Users/andre/Desktop/Programming/VHDL/Em casa/aula2/Waveform.vwf
source_file = 1, C:/Users/andre/Desktop/Programming/VHDL/Em casa/aula2/db/circuito_combinacional.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = circuito_combinacional
instance = comp, \o~output , o~output, circuito_combinacional, 1
instance = comp, \b~input , b~input, circuito_combinacional, 1
instance = comp, \a~input , a~input, circuito_combinacional, 1
instance = comp, \c~input , c~input, circuito_combinacional, 1
instance = comp, \o~0 , o~0, circuito_combinacional, 1
