$date
	Wed Nov 20 14:44:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wrap_tb $end
$var wire 5 ! c [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ cin $end
$var reg 1 % clk $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 $ cin $end
$var wire 1 % clk $end
$var wire 5 ) df [4:0] $end
$var wire 1 * dcin $end
$var wire 4 + db [3:0] $end
$var wire 4 , da [3:0] $end
$var wire 5 - c [4:0] $end
$scope module carry $end
$var wire 1 % clk $end
$var wire 1 . i $end
$var wire 1 / qn_unused $end
$var wire 1 0 out $end
$scope module dff $end
$var wire 1 % clk $end
$var wire 1 . d $end
$var wire 1 / qn $end
$var wire 1 0 q $end
$var wire 1 1 master_qn $end
$var wire 1 2 master_q $end
$scope module master $end
$var wire 1 3 clk $end
$var wire 1 . d $end
$var wire 1 1 qn $end
$var wire 1 2 q $end
$var wire 1 4 n2 $end
$var wire 1 5 n1 $end
$scope module nand1 $end
$var wire 1 . a $end
$var wire 1 3 b $end
$var wire 1 5 out $end
$upscope $end
$scope module nand2 $end
$var wire 1 6 a $end
$var wire 1 3 b $end
$var wire 1 4 out $end
$upscope $end
$scope module nand3 $end
$var wire 1 5 a $end
$var wire 1 2 out $end
$var wire 1 1 b $end
$upscope $end
$scope module nand4 $end
$var wire 1 4 a $end
$var wire 1 2 b $end
$var wire 1 1 out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 2 d $end
$var wire 1 / qn $end
$var wire 1 0 q $end
$var wire 1 7 n2 $end
$var wire 1 8 n1 $end
$scope module nand1 $end
$var wire 1 2 a $end
$var wire 1 % b $end
$var wire 1 8 out $end
$upscope $end
$scope module nand2 $end
$var wire 1 9 a $end
$var wire 1 % b $end
$var wire 1 7 out $end
$upscope $end
$scope module nand3 $end
$var wire 1 8 a $end
$var wire 1 0 out $end
$var wire 1 / b $end
$upscope $end
$scope module nand4 $end
$var wire 1 7 a $end
$var wire 1 0 b $end
$var wire 1 / out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cin_inst $end
$var wire 1 % clk $end
$var wire 1 $ i $end
$var wire 1 : qn_unused $end
$var wire 1 * out $end
$scope module dff $end
$var wire 1 % clk $end
$var wire 1 $ d $end
$var wire 1 : qn $end
$var wire 1 * q $end
$var wire 1 ; master_qn $end
$var wire 1 < master_q $end
$scope module master $end
$var wire 1 = clk $end
$var wire 1 $ d $end
$var wire 1 ; qn $end
$var wire 1 < q $end
$var wire 1 > n2 $end
$var wire 1 ? n1 $end
$scope module nand1 $end
$var wire 1 $ a $end
$var wire 1 = b $end
$var wire 1 ? out $end
$upscope $end
$scope module nand2 $end
$var wire 1 @ a $end
$var wire 1 = b $end
$var wire 1 > out $end
$upscope $end
$scope module nand3 $end
$var wire 1 ? a $end
$var wire 1 < out $end
$var wire 1 ; b $end
$upscope $end
$scope module nand4 $end
$var wire 1 > a $end
$var wire 1 < b $end
$var wire 1 ; out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 < d $end
$var wire 1 : qn $end
$var wire 1 * q $end
$var wire 1 A n2 $end
$var wire 1 B n1 $end
$scope module nand1 $end
$var wire 1 < a $end
$var wire 1 % b $end
$var wire 1 B out $end
$upscope $end
$scope module nand2 $end
$var wire 1 C a $end
$var wire 1 % b $end
$var wire 1 A out $end
$upscope $end
$scope module nand3 $end
$var wire 1 B a $end
$var wire 1 * out $end
$var wire 1 : b $end
$upscope $end
$scope module nand4 $end
$var wire 1 A a $end
$var wire 1 * b $end
$var wire 1 : out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cla_inst $end
$var wire 1 * cin $end
$var wire 4 D B [3:0] $end
$var wire 4 E A [3:0] $end
$var reg 5 F F [4:0] $end
$var reg 5 G ci [4:0] $end
$var reg 4 H g [3:0] $end
$var reg 4 I p [3:0] $end
$upscope $end
$scope module da_inst $end
$var wire 1 % clk $end
$var wire 4 J i [3:0] $end
$var wire 4 K qn_unused [3:0] $end
$var wire 4 L out [3:0] $end
$scope module dff0 $end
$var wire 1 % clk $end
$var wire 1 M d $end
$var wire 1 N qn $end
$var wire 1 O q $end
$var wire 1 P master_qn $end
$var wire 1 Q master_q $end
$scope module master $end
$var wire 1 R clk $end
$var wire 1 M d $end
$var wire 1 P qn $end
$var wire 1 Q q $end
$var wire 1 S n2 $end
$var wire 1 T n1 $end
$scope module nand1 $end
$var wire 1 M a $end
$var wire 1 R b $end
$var wire 1 T out $end
$upscope $end
$scope module nand2 $end
$var wire 1 U a $end
$var wire 1 R b $end
$var wire 1 S out $end
$upscope $end
$scope module nand3 $end
$var wire 1 T a $end
$var wire 1 Q out $end
$var wire 1 P b $end
$upscope $end
$scope module nand4 $end
$var wire 1 S a $end
$var wire 1 Q b $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 Q d $end
$var wire 1 N qn $end
$var wire 1 O q $end
$var wire 1 V n2 $end
$var wire 1 W n1 $end
$scope module nand1 $end
$var wire 1 Q a $end
$var wire 1 % b $end
$var wire 1 W out $end
$upscope $end
$scope module nand2 $end
$var wire 1 X a $end
$var wire 1 % b $end
$var wire 1 V out $end
$upscope $end
$scope module nand3 $end
$var wire 1 W a $end
$var wire 1 O out $end
$var wire 1 N b $end
$upscope $end
$scope module nand4 $end
$var wire 1 V a $end
$var wire 1 O b $end
$var wire 1 N out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 % clk $end
$var wire 1 Y d $end
$var wire 1 Z qn $end
$var wire 1 [ q $end
$var wire 1 \ master_qn $end
$var wire 1 ] master_q $end
$scope module master $end
$var wire 1 ^ clk $end
$var wire 1 Y d $end
$var wire 1 \ qn $end
$var wire 1 ] q $end
$var wire 1 _ n2 $end
$var wire 1 ` n1 $end
$scope module nand1 $end
$var wire 1 Y a $end
$var wire 1 ^ b $end
$var wire 1 ` out $end
$upscope $end
$scope module nand2 $end
$var wire 1 a a $end
$var wire 1 ^ b $end
$var wire 1 _ out $end
$upscope $end
$scope module nand3 $end
$var wire 1 ` a $end
$var wire 1 ] out $end
$var wire 1 \ b $end
$upscope $end
$scope module nand4 $end
$var wire 1 _ a $end
$var wire 1 ] b $end
$var wire 1 \ out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 ] d $end
$var wire 1 Z qn $end
$var wire 1 [ q $end
$var wire 1 b n2 $end
$var wire 1 c n1 $end
$scope module nand1 $end
$var wire 1 ] a $end
$var wire 1 % b $end
$var wire 1 c out $end
$upscope $end
$scope module nand2 $end
$var wire 1 d a $end
$var wire 1 % b $end
$var wire 1 b out $end
$upscope $end
$scope module nand3 $end
$var wire 1 c a $end
$var wire 1 [ out $end
$var wire 1 Z b $end
$upscope $end
$scope module nand4 $end
$var wire 1 b a $end
$var wire 1 [ b $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 % clk $end
$var wire 1 e d $end
$var wire 1 f qn $end
$var wire 1 g q $end
$var wire 1 h master_qn $end
$var wire 1 i master_q $end
$scope module master $end
$var wire 1 j clk $end
$var wire 1 e d $end
$var wire 1 h qn $end
$var wire 1 i q $end
$var wire 1 k n2 $end
$var wire 1 l n1 $end
$scope module nand1 $end
$var wire 1 e a $end
$var wire 1 j b $end
$var wire 1 l out $end
$upscope $end
$scope module nand2 $end
$var wire 1 m a $end
$var wire 1 j b $end
$var wire 1 k out $end
$upscope $end
$scope module nand3 $end
$var wire 1 l a $end
$var wire 1 i out $end
$var wire 1 h b $end
$upscope $end
$scope module nand4 $end
$var wire 1 k a $end
$var wire 1 i b $end
$var wire 1 h out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 i d $end
$var wire 1 f qn $end
$var wire 1 g q $end
$var wire 1 n n2 $end
$var wire 1 o n1 $end
$scope module nand1 $end
$var wire 1 i a $end
$var wire 1 % b $end
$var wire 1 o out $end
$upscope $end
$scope module nand2 $end
$var wire 1 p a $end
$var wire 1 % b $end
$var wire 1 n out $end
$upscope $end
$scope module nand3 $end
$var wire 1 o a $end
$var wire 1 g out $end
$var wire 1 f b $end
$upscope $end
$scope module nand4 $end
$var wire 1 n a $end
$var wire 1 g b $end
$var wire 1 f out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 % clk $end
$var wire 1 q d $end
$var wire 1 r qn $end
$var wire 1 s q $end
$var wire 1 t master_qn $end
$var wire 1 u master_q $end
$scope module master $end
$var wire 1 v clk $end
$var wire 1 q d $end
$var wire 1 t qn $end
$var wire 1 u q $end
$var wire 1 w n2 $end
$var wire 1 x n1 $end
$scope module nand1 $end
$var wire 1 q a $end
$var wire 1 v b $end
$var wire 1 x out $end
$upscope $end
$scope module nand2 $end
$var wire 1 y a $end
$var wire 1 v b $end
$var wire 1 w out $end
$upscope $end
$scope module nand3 $end
$var wire 1 x a $end
$var wire 1 u out $end
$var wire 1 t b $end
$upscope $end
$scope module nand4 $end
$var wire 1 w a $end
$var wire 1 u b $end
$var wire 1 t out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 u d $end
$var wire 1 r qn $end
$var wire 1 s q $end
$var wire 1 z n2 $end
$var wire 1 { n1 $end
$scope module nand1 $end
$var wire 1 u a $end
$var wire 1 % b $end
$var wire 1 { out $end
$upscope $end
$scope module nand2 $end
$var wire 1 | a $end
$var wire 1 % b $end
$var wire 1 z out $end
$upscope $end
$scope module nand3 $end
$var wire 1 { a $end
$var wire 1 s out $end
$var wire 1 r b $end
$upscope $end
$scope module nand4 $end
$var wire 1 z a $end
$var wire 1 s b $end
$var wire 1 r out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module db_inst $end
$var wire 1 % clk $end
$var wire 4 } i [3:0] $end
$var wire 4 ~ qn_unused [3:0] $end
$var wire 4 !" out [3:0] $end
$scope module dff0 $end
$var wire 1 % clk $end
$var wire 1 "" d $end
$var wire 1 #" qn $end
$var wire 1 $" q $end
$var wire 1 %" master_qn $end
$var wire 1 &" master_q $end
$scope module master $end
$var wire 1 '" clk $end
$var wire 1 "" d $end
$var wire 1 %" qn $end
$var wire 1 &" q $end
$var wire 1 (" n2 $end
$var wire 1 )" n1 $end
$scope module nand1 $end
$var wire 1 "" a $end
$var wire 1 '" b $end
$var wire 1 )" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 *" a $end
$var wire 1 '" b $end
$var wire 1 (" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 )" a $end
$var wire 1 &" out $end
$var wire 1 %" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 (" a $end
$var wire 1 &" b $end
$var wire 1 %" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 &" d $end
$var wire 1 #" qn $end
$var wire 1 $" q $end
$var wire 1 +" n2 $end
$var wire 1 ," n1 $end
$scope module nand1 $end
$var wire 1 &" a $end
$var wire 1 % b $end
$var wire 1 ," out $end
$upscope $end
$scope module nand2 $end
$var wire 1 -" a $end
$var wire 1 % b $end
$var wire 1 +" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 ," a $end
$var wire 1 $" out $end
$var wire 1 #" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 +" a $end
$var wire 1 $" b $end
$var wire 1 #" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 % clk $end
$var wire 1 ." d $end
$var wire 1 /" qn $end
$var wire 1 0" q $end
$var wire 1 1" master_qn $end
$var wire 1 2" master_q $end
$scope module master $end
$var wire 1 3" clk $end
$var wire 1 ." d $end
$var wire 1 1" qn $end
$var wire 1 2" q $end
$var wire 1 4" n2 $end
$var wire 1 5" n1 $end
$scope module nand1 $end
$var wire 1 ." a $end
$var wire 1 3" b $end
$var wire 1 5" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 6" a $end
$var wire 1 3" b $end
$var wire 1 4" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 5" a $end
$var wire 1 2" out $end
$var wire 1 1" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 4" a $end
$var wire 1 2" b $end
$var wire 1 1" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 2" d $end
$var wire 1 /" qn $end
$var wire 1 0" q $end
$var wire 1 7" n2 $end
$var wire 1 8" n1 $end
$scope module nand1 $end
$var wire 1 2" a $end
$var wire 1 % b $end
$var wire 1 8" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 9" a $end
$var wire 1 % b $end
$var wire 1 7" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 8" a $end
$var wire 1 0" out $end
$var wire 1 /" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 7" a $end
$var wire 1 0" b $end
$var wire 1 /" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 % clk $end
$var wire 1 :" d $end
$var wire 1 ;" qn $end
$var wire 1 <" q $end
$var wire 1 =" master_qn $end
$var wire 1 >" master_q $end
$scope module master $end
$var wire 1 ?" clk $end
$var wire 1 :" d $end
$var wire 1 =" qn $end
$var wire 1 >" q $end
$var wire 1 @" n2 $end
$var wire 1 A" n1 $end
$scope module nand1 $end
$var wire 1 :" a $end
$var wire 1 ?" b $end
$var wire 1 A" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 B" a $end
$var wire 1 ?" b $end
$var wire 1 @" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 A" a $end
$var wire 1 >" out $end
$var wire 1 =" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 @" a $end
$var wire 1 >" b $end
$var wire 1 =" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 >" d $end
$var wire 1 ;" qn $end
$var wire 1 <" q $end
$var wire 1 C" n2 $end
$var wire 1 D" n1 $end
$scope module nand1 $end
$var wire 1 >" a $end
$var wire 1 % b $end
$var wire 1 D" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 E" a $end
$var wire 1 % b $end
$var wire 1 C" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 D" a $end
$var wire 1 <" out $end
$var wire 1 ;" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 C" a $end
$var wire 1 <" b $end
$var wire 1 ;" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 % clk $end
$var wire 1 F" d $end
$var wire 1 G" qn $end
$var wire 1 H" q $end
$var wire 1 I" master_qn $end
$var wire 1 J" master_q $end
$scope module master $end
$var wire 1 K" clk $end
$var wire 1 F" d $end
$var wire 1 I" qn $end
$var wire 1 J" q $end
$var wire 1 L" n2 $end
$var wire 1 M" n1 $end
$scope module nand1 $end
$var wire 1 F" a $end
$var wire 1 K" b $end
$var wire 1 M" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 N" a $end
$var wire 1 K" b $end
$var wire 1 L" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 M" a $end
$var wire 1 J" out $end
$var wire 1 I" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 L" a $end
$var wire 1 J" b $end
$var wire 1 I" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 J" d $end
$var wire 1 G" qn $end
$var wire 1 H" q $end
$var wire 1 O" n2 $end
$var wire 1 P" n1 $end
$scope module nand1 $end
$var wire 1 J" a $end
$var wire 1 % b $end
$var wire 1 P" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 Q" a $end
$var wire 1 % b $end
$var wire 1 O" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 P" a $end
$var wire 1 H" out $end
$var wire 1 G" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 O" a $end
$var wire 1 H" b $end
$var wire 1 G" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sum $end
$var wire 1 % clk $end
$var wire 4 R" i [3:0] $end
$var wire 4 S" qn_unused [3:0] $end
$var wire 4 T" out [3:0] $end
$scope module dff0 $end
$var wire 1 % clk $end
$var wire 1 U" d $end
$var wire 1 V" qn $end
$var wire 1 W" q $end
$var wire 1 X" master_qn $end
$var wire 1 Y" master_q $end
$scope module master $end
$var wire 1 Z" clk $end
$var wire 1 U" d $end
$var wire 1 X" qn $end
$var wire 1 Y" q $end
$var wire 1 [" n2 $end
$var wire 1 \" n1 $end
$scope module nand1 $end
$var wire 1 U" a $end
$var wire 1 Z" b $end
$var wire 1 \" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 ]" a $end
$var wire 1 Z" b $end
$var wire 1 [" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 \" a $end
$var wire 1 Y" out $end
$var wire 1 X" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 [" a $end
$var wire 1 Y" b $end
$var wire 1 X" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 Y" d $end
$var wire 1 V" qn $end
$var wire 1 W" q $end
$var wire 1 ^" n2 $end
$var wire 1 _" n1 $end
$scope module nand1 $end
$var wire 1 Y" a $end
$var wire 1 % b $end
$var wire 1 _" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 `" a $end
$var wire 1 % b $end
$var wire 1 ^" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 _" a $end
$var wire 1 W" out $end
$var wire 1 V" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 ^" a $end
$var wire 1 W" b $end
$var wire 1 V" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 % clk $end
$var wire 1 a" d $end
$var wire 1 b" qn $end
$var wire 1 c" q $end
$var wire 1 d" master_qn $end
$var wire 1 e" master_q $end
$scope module master $end
$var wire 1 f" clk $end
$var wire 1 a" d $end
$var wire 1 d" qn $end
$var wire 1 e" q $end
$var wire 1 g" n2 $end
$var wire 1 h" n1 $end
$scope module nand1 $end
$var wire 1 a" a $end
$var wire 1 f" b $end
$var wire 1 h" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 i" a $end
$var wire 1 f" b $end
$var wire 1 g" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 h" a $end
$var wire 1 e" out $end
$var wire 1 d" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 g" a $end
$var wire 1 e" b $end
$var wire 1 d" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 e" d $end
$var wire 1 b" qn $end
$var wire 1 c" q $end
$var wire 1 j" n2 $end
$var wire 1 k" n1 $end
$scope module nand1 $end
$var wire 1 e" a $end
$var wire 1 % b $end
$var wire 1 k" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 l" a $end
$var wire 1 % b $end
$var wire 1 j" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 k" a $end
$var wire 1 c" out $end
$var wire 1 b" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 j" a $end
$var wire 1 c" b $end
$var wire 1 b" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 % clk $end
$var wire 1 m" d $end
$var wire 1 n" qn $end
$var wire 1 o" q $end
$var wire 1 p" master_qn $end
$var wire 1 q" master_q $end
$scope module master $end
$var wire 1 r" clk $end
$var wire 1 m" d $end
$var wire 1 p" qn $end
$var wire 1 q" q $end
$var wire 1 s" n2 $end
$var wire 1 t" n1 $end
$scope module nand1 $end
$var wire 1 m" a $end
$var wire 1 r" b $end
$var wire 1 t" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 u" a $end
$var wire 1 r" b $end
$var wire 1 s" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 t" a $end
$var wire 1 q" out $end
$var wire 1 p" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 s" a $end
$var wire 1 q" b $end
$var wire 1 p" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 q" d $end
$var wire 1 n" qn $end
$var wire 1 o" q $end
$var wire 1 v" n2 $end
$var wire 1 w" n1 $end
$scope module nand1 $end
$var wire 1 q" a $end
$var wire 1 % b $end
$var wire 1 w" out $end
$upscope $end
$scope module nand2 $end
$var wire 1 x" a $end
$var wire 1 % b $end
$var wire 1 v" out $end
$upscope $end
$scope module nand3 $end
$var wire 1 w" a $end
$var wire 1 o" out $end
$var wire 1 n" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 v" a $end
$var wire 1 o" b $end
$var wire 1 n" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 % clk $end
$var wire 1 y" d $end
$var wire 1 z" qn $end
$var wire 1 {" q $end
$var wire 1 |" master_qn $end
$var wire 1 }" master_q $end
$scope module master $end
$var wire 1 ~" clk $end
$var wire 1 y" d $end
$var wire 1 |" qn $end
$var wire 1 }" q $end
$var wire 1 !# n2 $end
$var wire 1 "# n1 $end
$scope module nand1 $end
$var wire 1 y" a $end
$var wire 1 ~" b $end
$var wire 1 "# out $end
$upscope $end
$scope module nand2 $end
$var wire 1 ## a $end
$var wire 1 ~" b $end
$var wire 1 !# out $end
$upscope $end
$scope module nand3 $end
$var wire 1 "# a $end
$var wire 1 }" out $end
$var wire 1 |" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 !# a $end
$var wire 1 }" b $end
$var wire 1 |" out $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % clk $end
$var wire 1 }" d $end
$var wire 1 z" qn $end
$var wire 1 {" q $end
$var wire 1 $# n2 $end
$var wire 1 %# n1 $end
$scope module nand1 $end
$var wire 1 }" a $end
$var wire 1 % b $end
$var wire 1 %# out $end
$upscope $end
$scope module nand2 $end
$var wire 1 &# a $end
$var wire 1 % b $end
$var wire 1 $# out $end
$upscope $end
$scope module nand3 $end
$var wire 1 %# a $end
$var wire 1 {" out $end
$var wire 1 z" b $end
$upscope $end
$scope module nand4 $end
$var wire 1 $# a $end
$var wire 1 {" b $end
$var wire 1 z" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&#
1%#
1$#
x##
x"#
x!#
1~"
x}"
x|"
x{"
xz"
xy"
xx"
1w"
1v"
xu"
xt"
xs"
1r"
xq"
xp"
xo"
xn"
xm"
xl"
1k"
1j"
xi"
xh"
xg"
1f"
xe"
xd"
xc"
xb"
xa"
x`"
1_"
1^"
x]"
x\"
x["
1Z"
xY"
xX"
xW"
xV"
xU"
bx T"
bx S"
bx R"
1Q"
1P"
1O"
1N"
1M"
0L"
1K"
0J"
1I"
xH"
xG"
0F"
1E"
1D"
1C"
1B"
1A"
0@"
1?"
0>"
1="
x<"
x;"
0:"
19"
18"
17"
16"
15"
04"
13"
02"
11"
x0"
x/"
0."
0-"
1,"
1+"
0*"
0)"
1("
1'"
1&"
0%"
x$"
x#"
1""
bx !"
bx ~
b1 }
1|
1{
1z
1y
1x
0w
1v
0u
1t
xs
xr
0q
0p
1o
1n
0m
0l
1k
1j
1i
0h
xg
xf
1e
1d
1c
1b
1a
1`
0_
1^
0]
1\
x[
xZ
0Y
1X
1W
1V
1U
1T
0S
1R
0Q
1P
xO
xN
0M
bx L
bx K
b100 J
bx I
bx H
bx G
bx F
bx E
bx D
0C
1B
1A
0@
0?
1>
1=
1<
0;
x:
x9
18
17
x6
x5
x4
13
x2
x1
x0
x/
x.
bx -
bx ,
bx +
x*
bx )
b1 (
b100 '
b0 &
0%
1$
b1 #
b100 "
bx !
$end
#5
1]"
0i"
0u"
1##
16
0U"
1a"
1m"
0y"
0.
b110 R"
b110 )
b110 F
b0 H
b101 I
0:
0O
0[
0f
0s
0#"
00"
0<"
0H"
b11 G
1*
1N
1Z
b100 ,
b100 E
b100 L
1g
b1011 K
1r
b1 +
b1 D
b1 !"
1$"
1/"
1;"
b1110 ~
1G"
15
14
1?
1S
1_
1l
1w
1)"
14"
1@"
1L"
1\"
1["
1h"
1g"
1t"
1s"
1"#
1!#
x8
x7
0B
0V
0b
0o
0z
0,"
07"
0C"
0O"
x_"
x^"
xk"
xj"
xw"
xv"
x%#
x$#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#10
19
1p
1`"
1&#
02
0i
0Y"
0d"
0p"
0}"
0="
0I"
0P
0\
0l"
0x"
0E"
0Q"
0X
0d
11
1h
1X"
1e"
1q"
1|"
1>"
1J"
1Q
1]
04
0?
0k
0w
0)"
04"
0["
0h"
0t"
0!#
0A"
0M"
0T
0`
18
17
1B
1V
1b
1o
1z
1,"
17"
1C"
1O"
1_"
1^"
1k"
1j"
1w"
1v"
1%#
1$#
0B"
0N"
0U
0a
1m
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
1:"
1F"
1M
1Y
0e
0%
b1101 #
b1101 (
b1101 }
b11 "
b11 '
b11 J
b1 &
#15
1u"
0m"
0]"
1i"
06
1U"
0a"
00
0N
0Z
0g
0;"
b10 ~
0G"
1.
b1 R"
0W"
0b"
0n"
0{"
b10001 )
b10001 F
b11111 G
b1 H
b1110 I
1/
1O
b11 ,
b11 E
b11 L
1[
b1100 K
1f
1<"
b1101 +
b1101 D
b1101 !"
1H"
1V"
1c"
b110 !
b110 -
b110 T"
1o"
b1001 S"
1z"
14
1?
1T
1`
1k
1w
1)"
14"
1A"
1M"
1["
1h"
1t"
1!#
07
0B
0W
0c
0n
0z
0,"
07"
0D"
0P"
0^"
0k"
0w"
0$#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#20
1d
1-"
1E"
1Q"
1l"
1x"
01
0]
0&"
0>"
0J"
0X"
0e"
0q"
01"
0h
09
0`"
09"
0p
12
1\
1%"
1="
1I"
1Y"
1d"
1p"
12"
1i
05
0?
0T
0_
0w
0("
0@"
0L"
0\"
0g"
0s"
0!#
05"
0l
17
1B
1W
1c
1n
1z
1,"
17"
1D"
1P"
1^"
1k"
1w"
1$#
1*"
06"
1B"
1N"
1a
0m
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
0""
1."
0:"
0F"
0Y
1e
0%
b10 #
b10 (
b10 }
b101 "
b101 '
b101 J
b10 &
#25
1]"
0##
16
0U"
1y"
1i"
1u"
0.
0a"
0m"
b1111 G
0/
0[
0f
0$"
0/"
b1000 R"
0<"
0H"
0V"
0c"
0o"
b1000 )
b1000 F
b0 H
b111 I
10
b1010 K
1Z
b101 ,
b101 E
b101 L
1g
1#"
b10 +
b10 D
b10 !"
10"
1;"
b1101 ~
1G"
b10001 !
b10001 -
b1 T"
1W"
1b"
b1110 S"
1n"
15
1?
1T
1_
1l
1w
1("
15"
1@"
1L"
1\"
1g"
1s"
1!#
08
0B
0W
0b
0o
0z
0+"
08"
0C"
0O"
0_"
0j"
0v"
0$#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#30
19
1`"
02
0Y"
0|"
0="
0t
0&#
0E"
0|
11
1X"
1}"
1>"
1u
04
0?
0T
0_
0l
0("
05"
0L"
0["
0g"
0s"
0"#
0A"
0x
18
1B
1W
1b
1o
1z
1+"
18"
1C"
1O"
1_"
1j"
1v"
1$#
0B"
0y
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
1:"
1q
0%
b110 #
b110 (
b110 }
b1101 "
b1101 '
b1101 J
b11 &
#35
0u"
1##
06
1m"
0y"
00
b10 K
0r
b1001 ~
0;"
1.
b100 R"
0W"
0z"
b10100 )
b10100 F
b11111 G
b100 H
b1011 I
1/
b1101 ,
b1101 E
b1101 L
1s
b110 +
b110 D
b110 !"
1<"
b111 S"
1V"
b1000 !
b1000 -
b1000 T"
1{"
14
1?
1T
1_
1l
1x
1("
15"
1A"
1L"
1["
1g"
1s"
1"#
07
0B
0W
0b
0o
0{
0+"
08"
0D"
0O"
0^"
0j"
0v"
0%#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#40
19"
1&#
01
02"
0p"
0}"
0I"
09
0x"
0Q"
12
11"
1q"
1|"
1J"
05
0?
0T
0_
0l
0x
0("
04"
0A"
0["
0g"
0t"
0!#
0M"
17
1B
1W
1b
1o
1{
1+"
18"
1D"
1O"
1^"
1j"
1v"
1%#
16"
0N"
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
0."
1F"
0%
b1100 #
b1100 (
b1100 }
b100 &
#45
0i"
1u"
1a"
0m"
0##
b11011 G
1y"
0/
00"
0G"
b1010 R"
0n"
0{"
b11010 )
b11010 F
b1100 H
b1 I
10
b11 ~
1/"
b1100 +
b1100 D
b1100 !"
1H"
b10100 !
b10100 -
b100 T"
1o"
b1011 S"
1z"
15
1?
1T
1_
1l
1x
1("
14"
1A"
1M"
1["
1g"
1t"
1!#
08
0B
0W
0b
0o
0{
0+"
07"
0D"
0P"
0^"
0j"
0w"
0$#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#50
1X
1|
1Q"
1x"
1C
0Q
0u
0J"
0d"
0q"
0|"
0<
0%"
0\
0l"
0&#
0-"
0d
1P
1t
1I"
1e"
1p"
1}"
1;
1&"
1]
05
0S
0l
0w
04"
0A"
0L"
0["
0h"
0s"
0"#
0>
0)"
0`
18
1B
1W
1b
1o
1{
1+"
17"
1D"
1P"
1^"
1j"
1w"
1$#
0*"
1N"
1U
0a
1y
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
1@
1""
0F"
0M
1Y
0q
0%
0$
b101 #
b101 (
b101 }
b110 "
b110 '
b110 J
b101 &
#55
16
0]"
0i"
1u"
0.
1U"
1a"
0m"
0*
0O
0Z
0s
0#"
b1011 R"
0H"
0b"
0o"
0z"
b1011 )
b1011 F
b1000 G
b100 H
b11 I
1:
1N
b110 ,
b110 E
b110 L
1[
b1001 K
1r
b101 +
b101 D
b101 !"
1$"
b1010 ~
1G"
1c"
b101 S"
1n"
b11010 !
b11010 -
b1010 T"
1{"
15
1>
1S
1`
1l
1w
1)"
14"
1A"
1L"
1["
1h"
1s"
1"#
08
0A
0V
0c
0o
0z
0,"
07"
0D"
0O"
0^"
0k"
0v"
0%#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#60
19
1d
02
0]
0X"
01"
0P
0`"
09"
0X
11
1\
1Y"
12"
1Q
04
0>
0_
0l
0w
0)"
0A"
0L"
0\"
0h"
0s"
0"#
05"
0T
18
1A
1V
1c
1o
1z
1,"
17"
1D"
1O"
1^"
1k"
1v"
1%#
06"
0U
1a
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
1."
1M
0Y
0%
b111 #
b111 (
b111 }
b101 "
b101 '
b101 J
b110 &
#65
1i"
0a"
1]"
0u"
0U"
1m"
00
0N
0[
b1000 ~
0/"
b1100 R"
b100 S"
0V"
b1100 )
b1100 F
b1110 G
b101 H
b10 I
1/
b101 ,
b101 E
b101 L
1O
b1010 K
1Z
b111 +
b111 D
b111 !"
10"
b1011 !
b1011 -
b1011 T"
1W"
14
1>
1T
1_
1l
1w
1)"
15"
1A"
1L"
1\"
1h"
1s"
1"#
07
0A
0W
0b
0o
0z
0,"
08"
0D"
0O"
0_"
0k"
0v"
0%#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#70
1-"
1E"
1`"
1l"
0&"
0>"
0Y"
0e"
0p"
0\
0t
0x"
0d
0|
1%"
1="
1X"
1d"
1q"
1]
1u
04
0>
0T
0l
0("
05"
0@"
0L"
0["
0g"
0t"
0"#
0`
0x
17
1A
1W
1b
1o
1z
1,"
18"
1D"
1O"
1_"
1k"
1v"
1%#
1*"
1B"
0a
0y
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
0""
0:"
1Y
1q
0%
b10 #
b10 (
b10 }
b1111 "
b1111 '
b1111 J
b111 &
#75
0]"
1u"
1U"
0m"
1i"
1##
06
0a"
0y"
0Z
b0 K
0r
1.
b1 R"
0$"
b10 +
b10 D
b10 !"
0<"
0W"
0c"
0n"
b10001 )
b10001 F
b11100 G
b10 H
b1101 I
1[
b1111 ,
b1111 E
b1111 L
1s
1#"
b1101 ~
1;"
1V"
b11 S"
1b"
b1100 !
b1100 -
b1100 T"
1o"
14
1>
1T
1`
1l
1x
1("
15"
1@"
1L"
1["
1g"
1t"
1"#
07
0A
0W
0c
0o
0{
0+"
08"
0C"
0O"
0^"
0j"
0w"
0%#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#80
1X
1d
1p
19"
1x"
1&#
01
0Q
0]
0i
02"
0X"
0q"
0}"
0%"
0="
09
0`"
0-"
0E"
12
1P
1\
1h
11"
1Y"
1p"
1|"
1&"
1>"
05
0>
0S
0_
0k
0x
04"
0L"
0\"
0g"
0s"
0!#
0)"
0A"
17
1A
1W
1c
1o
1{
1+"
18"
1C"
1O"
1^"
1j"
1w"
1%#
0*"
16"
0B"
1U
1a
1m
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
1""
0."
1:"
0M
0Y
0e
0%
b101 #
b101 (
b101 }
b1000 "
b1000 '
b1000 J
b1000 &
#85
0##
16
1y"
0.
0]"
1i"
0u"
1U"
0a"
1m"
0/
0O
0[
b1000 ,
b1000 E
b1000 L
0g
0#"
00"
0;"
b1101 R"
0V"
0o"
0{"
b1101 )
b1101 F
b0 G
b0 H
b1101 I
10
1N
1Z
b111 K
1f
1$"
b1010 ~
1/"
b101 +
b101 D
b101 !"
1<"
b10001 !
b10001 -
b1 T"
1W"
1n"
b1110 S"
1z"
15
1>
1S
1_
1k
1x
1)"
14"
1A"
1L"
1\"
1g"
1s"
1!#
08
0A
0V
0b
0n
0{
0,"
07"
0D"
0O"
0_"
0j"
0v"
0$#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#90
19
02
0;
0p"
0|"
0I"
0P
0h
0C
0x"
0&#
0Q"
0X
0p
11
1<
1q"
1}"
1J"
1Q
1i
04
0?
0_
0x
0)"
04"
0A"
0\"
0g"
0t"
0"#
0M"
0T
0l
18
1A
1V
1b
1n
1{
1,"
17"
1D"
1O"
1_"
1j"
1v"
1$#
0N"
0U
0m
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
0@
1F"
1M
1e
0%
1$
b1101 #
b1101 (
b1101 }
b1101 "
b1101 '
b1101 J
b1001 &
#95
0i"
1u"
06
1a"
0m"
00
0:
0N
b10 K
0f
b10 ~
0G"
1.
b1011 R"
0n"
b10 S"
0z"
b11011 )
b11011 F
b1101 H
b0 I
b11011 G
1/
1*
1O
b1101 ,
b1101 E
b1101 L
1g
b1101 +
b1101 D
b1101 !"
1H"
1o"
b1101 !
b1101 -
b1101 T"
1{"
14
1?
1T
1_
1l
1x
1)"
14"
1A"
1M"
1\"
1g"
1t"
1"#
07
0B
0W
0b
0o
0{
0,"
07"
0D"
0P"
0_"
0j"
0w"
0%#
03
0=
0R
0^
0j
0v
0'"
03"
0?"
0K"
0Z"
0f"
0r"
0~"
1%
#100
1x"
01
0d"
0q"
09
0l"
12
1e"
1p"
05
0?
0T
0_
0l
0x
0)"
04"
0A"
0M"
0\"
0h"
0s"
0"#
17
1B
1W
1b
1o
1{
1,"
17"
1D"
1P"
1_"
1j"
1w"
1%#
13
1=
1R
1^
1j
1v
1'"
13"
1?"
1K"
1Z"
1f"
1r"
1~"
0%
b1010 &
