// Seed: 305135862
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic [7:0] id_4, id_5;
  logic [7:0] \id_6 ;
  ;
  assign id_4 = \id_6 #(.id_2(1)) [-1];
  assign id_1[-1'd0] = -1;
  always @(*) begin : LABEL_0
    if (1) begin : LABEL_1
      disable id_7;
    end else $signed(60);
    ;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_3 = 32'd44
) (
    input  wand _id_0,
    output wand id_1
);
  wire [id_0 : 1] _id_3;
  logic [7:0] id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_7 = 0;
  assign id_4[id_3] = 1'b0;
  wire [1 : (  !  id_3  )  /  -1 'b0] id_6;
endmodule
