// Seed: 4031191290
module module_0 (
    input  uwire id_0
    , id_4,
    input  uwire id_1,
    output wire  id_2
);
  wire id_5;
  always @(posedge 1'd0) id_4 = id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire id_3,
    output logic id_4,
    output tri0 id_5
    , id_7, id_8
);
  uwire id_9;
  wire  id_10;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1
  );
  assign id_8 = 1;
  always @(id_7 - id_9) begin : LABEL_0
    id_4 <= id_0;
  end
endmodule
