module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        // State transition logic
        case(state)
            OFF:
                if(j==0)
                    next_state <= OFF;
            	else
                	next_state <= ON;
            ON:
                if(k==0)
                    next_state <= ON;
            	else
                    next_state <= OFF;
        endcase
    end

    always @(posedge clk) begin
        // State flip-flops with synchronous reset
        if(reset)
            state <= OFF;
        else
            state <= next_state;
    end
    assign out =(state==ON);
    // Output logic
    // assign out = (state == ...);

endmodule
