17:02:35 INFO  : Registering command handlers for SDK TCF services
17:02:35 INFO  : Launching XSCT server: xsct.bat -interactive F:\ax7020\2017\course_s3_hls\vivado\10_edge_detector\edge_detector.sdk\temp_xsdb_launch_script.tcl
17:02:37 INFO  : XSCT server has started successfully.
17:02:38 INFO  : Successfully done setting XSCT server connection channel  
17:02:38 INFO  : Successfully done setting SDK workspace  
17:02:38 INFO  : Restoring global repository preferences: 
		 C:\Xilinx\device-tree-xlnx-xilinx-v2017.4\device-tree-xlnx-xilinx-v2017.4
17:02:38 INFO  : Processing command line option -hwspec F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper.hdf.
17:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:05:53 INFO  : 'jtag frequency' command is executed.
17:05:53 INFO  : Sourcing of 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:53 INFO  : Context for 'APU' is selected.
17:05:53 INFO  : System reset is completed.
17:05:56 INFO  : 'after 3000' command is executed.
17:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:05:58 INFO  : FPGA configured successfully with bitstream "F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:58 INFO  : Context for 'APU' is selected.
17:05:58 INFO  : Hardware design information is loaded from 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:58 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : 'ps7_init' command is executed.
17:05:59 INFO  : 'ps7_post_config' command is executed.
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:59 INFO  : The application 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:59 INFO  : Memory regions updated for context APU
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:59 INFO  : 'con' command is executed.
17:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:05:59 INFO  : Launch script is exported to file 'F:\ax7020\2017\course_s3_hls\vivado\10_edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
17:06:10 INFO  : Invoking Bootgen: bootgen -image app.bif -arch zynq -o F:\ax7020\2017\course_s3_hls\vivado\10_edge_detector\edge_detector.sdk\app\bootimage\BOOT.bin
17:06:10 INFO  : Creating new bif file F:\ax7020\2017\course_s3_hls\vivado\10_edge_detector\edge_detector.sdk\app\bootimage\app.bif
17:06:11 INFO  : Bootgen command execution is done.
17:06:25 INFO  : Disconnected from the channel tcfchan#1.
16:06:34 INFO  : Launching XSCT server: xsct.bat -interactive D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\temp_xsdb_launch_script.tcl
16:06:37 INFO  : XSCT server has started successfully.
16:06:37 INFO  : Successfully done setting XSCT server connection channel  
16:06:39 INFO  : Successfully done setting SDK workspace  
16:06:44 INFO  : Registering command handlers for SDK TCF services
16:06:44 INFO  : Processing command line option -hwspec D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper.hdf.
16:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:18:40 INFO  : 'jtag frequency' command is executed.
16:18:40 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:40 INFO  : Context for 'APU' is selected.
16:18:40 INFO  : System reset is completed.
16:18:43 INFO  : 'after 3000' command is executed.
16:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:18:45 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:45 INFO  : Context for 'APU' is selected.
16:18:45 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:45 INFO  : Context for 'APU' is selected.
16:18:45 INFO  : 'ps7_init' command is executed.
16:18:45 INFO  : 'ps7_post_config' command is executed.
16:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:46 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:46 INFO  : Memory regions updated for context APU
16:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:46 INFO  : 'con' command is executed.
16:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:18:46 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
16:24:24 INFO  : Disconnected from the channel tcfchan#1.
16:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:24:25 INFO  : 'jtag frequency' command is executed.
16:24:25 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:25 INFO  : Context for 'APU' is selected.
16:24:25 INFO  : System reset is completed.
16:24:28 INFO  : 'after 3000' command is executed.
16:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:24:30 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:30 INFO  : Context for 'APU' is selected.
16:24:32 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:32 INFO  : Context for 'APU' is selected.
16:24:32 INFO  : 'ps7_init' command is executed.
16:24:32 INFO  : 'ps7_post_config' command is executed.
16:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:33 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:33 INFO  : Memory regions updated for context APU
16:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:33 INFO  : 'con' command is executed.
16:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:24:33 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
17:05:05 INFO  : Disconnected from the channel tcfchan#2.
17:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:08:53 INFO  : 'jtag frequency' command is executed.
17:08:53 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:53 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : System reset is completed.
17:08:56 INFO  : 'after 3000' command is executed.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:08:58 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:58 INFO  : Context for 'APU' is selected.
17:08:58 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:58 INFO  : Context for 'APU' is selected.
17:08:58 INFO  : 'ps7_init' command is executed.
17:08:58 INFO  : 'ps7_post_config' command is executed.
17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:58 INFO  : Memory regions updated for context APU
17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : 'con' command is executed.
17:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:08:58 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:40:11 INFO  : Disconnected from the channel tcfchan#3.
18:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:40:12 INFO  : 'jtag frequency' command is executed.
18:40:12 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:13 INFO  : Context for 'APU' is selected.
18:40:13 INFO  : System reset is completed.
18:40:16 INFO  : 'after 3000' command is executed.
18:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:40:18 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:18 INFO  : Context for 'APU' is selected.
18:40:18 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:18 INFO  : Context for 'APU' is selected.
18:40:18 INFO  : 'ps7_init' command is executed.
18:40:18 INFO  : 'ps7_post_config' command is executed.
18:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:19 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:19 INFO  : Memory regions updated for context APU
18:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:19 INFO  : 'con' command is executed.
18:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:40:19 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:43:36 INFO  : Disconnected from the channel tcfchan#4.
18:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:43:37 INFO  : 'jtag frequency' command is executed.
18:43:37 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:38 INFO  : Context for 'APU' is selected.
18:43:38 INFO  : System reset is completed.
18:43:41 INFO  : 'after 3000' command is executed.
18:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:43:43 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : 'ps7_init' command is executed.
18:43:43 INFO  : 'ps7_post_config' command is executed.
18:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:44 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:44 INFO  : Memory regions updated for context APU
18:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:44 INFO  : 'con' command is executed.
18:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:43:44 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:50:11 INFO  : Disconnected from the channel tcfchan#5.
18:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:50:12 INFO  : 'jtag frequency' command is executed.
18:50:12 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:12 INFO  : Context for 'APU' is selected.
18:50:12 INFO  : System reset is completed.
18:50:15 INFO  : 'after 3000' command is executed.
18:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:50:17 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:17 INFO  : Context for 'APU' is selected.
18:50:17 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:18 INFO  : 'ps7_init' command is executed.
18:50:18 INFO  : 'ps7_post_config' command is executed.
18:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:18 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:18 INFO  : Memory regions updated for context APU
18:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:18 INFO  : 'con' command is executed.
18:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:50:18 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:51:32 INFO  : Disconnected from the channel tcfchan#6.
18:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:51:33 INFO  : 'jtag frequency' command is executed.
18:51:33 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:33 INFO  : Context for 'APU' is selected.
18:51:34 INFO  : System reset is completed.
18:51:37 INFO  : 'after 3000' command is executed.
18:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:51:39 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:39 INFO  : Context for 'APU' is selected.
18:51:39 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:39 INFO  : Context for 'APU' is selected.
18:51:39 INFO  : 'ps7_init' command is executed.
18:51:39 INFO  : 'ps7_post_config' command is executed.
18:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:40 INFO  : Memory regions updated for context APU
18:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : 'con' command is executed.
18:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:51:40 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:52:50 INFO  : Disconnected from the channel tcfchan#7.
18:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:52:51 INFO  : 'jtag frequency' command is executed.
18:52:51 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:51 INFO  : Context for 'APU' is selected.
18:52:51 INFO  : System reset is completed.
18:52:54 INFO  : 'after 3000' command is executed.
18:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:52:56 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:52:57 INFO  : Context for 'APU' is selected.
18:52:57 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:57 INFO  : Context for 'APU' is selected.
18:52:57 INFO  : 'ps7_init' command is executed.
18:52:57 INFO  : 'ps7_post_config' command is executed.
18:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:57 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:57 INFO  : Memory regions updated for context APU
18:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:58 INFO  : 'con' command is executed.
18:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:52:58 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:54:22 INFO  : Disconnected from the channel tcfchan#8.
18:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:54:23 INFO  : 'jtag frequency' command is executed.
18:54:23 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:23 INFO  : Context for 'APU' is selected.
18:54:23 INFO  : System reset is completed.
18:54:26 INFO  : 'after 3000' command is executed.
18:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:54:28 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:28 INFO  : Context for 'APU' is selected.
18:54:28 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:28 INFO  : Context for 'APU' is selected.
18:54:29 INFO  : 'ps7_init' command is executed.
18:54:29 INFO  : 'ps7_post_config' command is executed.
18:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:29 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:29 INFO  : Memory regions updated for context APU
18:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:29 INFO  : 'con' command is executed.
18:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:54:29 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:55:26 INFO  : Disconnected from the channel tcfchan#9.
18:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:55:27 INFO  : 'jtag frequency' command is executed.
18:55:27 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:27 INFO  : Context for 'APU' is selected.
18:55:27 INFO  : System reset is completed.
18:55:30 INFO  : 'after 3000' command is executed.
18:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:55:32 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:33 INFO  : Context for 'APU' is selected.
18:55:33 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:33 INFO  : Context for 'APU' is selected.
18:55:33 INFO  : 'ps7_init' command is executed.
18:55:33 INFO  : 'ps7_post_config' command is executed.
18:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:33 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:33 INFO  : Memory regions updated for context APU
18:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:34 INFO  : 'con' command is executed.
18:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:55:34 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
19:01:01 INFO  : Disconnected from the channel tcfchan#10.
19:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:01:03 INFO  : 'jtag frequency' command is executed.
19:01:03 INFO  : Sourcing of 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:03 INFO  : Context for 'APU' is selected.
19:01:03 INFO  : System reset is completed.
19:01:06 INFO  : 'after 3000' command is executed.
19:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:01:08 INFO  : FPGA configured successfully with bitstream "D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:01:08 INFO  : Context for 'APU' is selected.
19:01:08 INFO  : Hardware design information is loaded from 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:08 INFO  : Context for 'APU' is selected.
19:01:08 INFO  : 'ps7_init' command is executed.
19:01:08 INFO  : 'ps7_post_config' command is executed.
19:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:09 INFO  : The application 'D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:09 INFO  : Memory regions updated for context APU
19:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:09 INFO  : 'con' command is executed.
19:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:01:09 INFO  : Launch script is exported to file 'D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
18:02:08 INFO  : Disconnected from the channel tcfchan#11.
18:02:10 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: connection failed
18:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

