{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734296265903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734296265903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:57:45 2024 " "Processing started: Sun Dec 15 22:57:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734296265903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1734296265903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analyze_file=C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/bird_move.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analyze_file=C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/bird_move.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1734296265904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1734296266366 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1734296274833 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"6\";  expecting a description bird_move.sv(2) " "Verilog HDL syntax error at bird_move.sv(2) near text: \"6\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/rtl/bird_move.sv" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1734296274837 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734296274842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 15 22:57:54 2024 " "Processing ended: Sun Dec 15 22:57:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734296274842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734296274842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734296274842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1734296274842 ""}
