# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_0_0/sim/zynq_design_1_axi_gpio_0_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/sim/zynq_design_1_axi_gpio_1_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/sim/zynq_design_1_axi_gpio_2_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_0/sim/zynq_design_1_rst_ps7_0_100M_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_system_ila_0_1/sim/zynq_design_1_system_ila_0_1.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_axi_vdma_0_0/sim/zynq_design_1_axi_vdma_0_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_v_tc_0_0/sim/zynq_design_1_v_tc_0_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/sim/zynq_design_1.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/bd_0/sim/bd_c36e.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_c36e_ila_lib_0.vhd" \
"../../../../mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/sim/zynq_design_1_system_ila_1_1.vhd" \
"../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.vhd" \

# Do not sort compile order
nosort
