<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/interrupts.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2interrupts_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Kevin Lim</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2interrupts_8hh.html">arch/mips/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2isa__traits_8hh.html">arch/mips/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2pra__constants_8hh.html">arch/mips/pra_constants.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;debug/Interrupt.hh&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">   46</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">getCauseIP</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    CauseReg cause = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">return</span> cause.ip;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">   52</a></span>&#160;<a class="code" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">setCauseIP</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint8_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    CauseReg cause = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    cause.ip = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>, cause);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">   59</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">Interrupts::post</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a>* tc)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d posted\n&quot;</span>, int_num);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceMipsISA.html#ab35536cd3c591855d696712b12e1cd6aa03674cd76467fbf9fa2ec99cbed24b95">NumInterruptLevels</a>)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint8_t intstatus = <a class="code" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">getCauseIP</a>(tc);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    intstatus |= 1 &lt;&lt; int_num;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">setCauseIP</a>(tc, intstatus);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a3c16c3f4d3b78e9c5825d0473bf550cf">   71</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">Interrupts::post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Must use Thread Context when posting MIPS Interrupts in M5&quot;</span>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">   77</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">Interrupts::clear</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a>* tc)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d cleared\n&quot;</span>, int_num);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceMipsISA.html#ab35536cd3c591855d696712b12e1cd6aa03674cd76467fbf9fa2ec99cbed24b95">NumInterruptLevels</a>)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    uint8_t intstatus = <a class="code" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">getCauseIP</a>(tc);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    intstatus &amp;= ~(1 &lt;&lt; int_num);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">setCauseIP</a>(tc, intstatus);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a8757916928a129ae3165fb102df7bf78">   89</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">Interrupts::clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Must use Thread Context when clearing MIPS Interrupts in M5&quot;</span>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a0e66e7d00f5c3b14c77a56ddcd732c70">   95</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">Interrupts::clearAll</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    uint8_t intstatus = 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">setCauseIP</a>(tc, intstatus);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">  103</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">Interrupts::clearAll</a>()</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Must use Thread Context when clearing MIPS Interrupts in M5&quot;</span>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">  110</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">Interrupts::checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">interruptsPending</a>(tc))</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">//Check if there are any outstanding interrupts</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// Interrupts must be enabled, error level must be 0 or interrupts</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">// inhibited, and exception level must be 0 or interrupts inhibited</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> ((status.ie == 1) &amp;&amp; (status.erl == 0) &amp;&amp; (status.exl == 0)) {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="comment">// Software interrupts &amp; hardware interrupts are handled in software.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="comment">// So if any interrupt that isn&#39;t masked is detected, jump to interrupt</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="comment">// handler</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        CauseReg cause = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">if</span> (status.im &amp;&amp; cause.ip)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#acc82649ef3c85158363e5227c53a8d73">  133</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#acc82649ef3c85158363e5227c53a8d73">Interrupts::getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    assert(<a class="code" href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">checkInterrupts</a>(tc));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    StatusReg <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    CauseReg <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> cause = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt! IM[7:0]=%d IP[7:0]=%d \n&quot;</span>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            (<span class="keywordtype">unsigned</span>)status.im, (<span class="keywordtype">unsigned</span>)cause.ip);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> std::make_shared&lt;InterruptFault&gt;();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">  146</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">Interrupts::onCpuTimerInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc)<span class="keyword"> const</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceHsailISA.html#a67d4700c65c57fa4ae58af3e07bad2fa">compare</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a21ccbf38e2facfa62ef70f764bb6a81a">MISCREG_COMPARE</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a7acfd6a2744fe3d804f260e182686df3">MISCREG_COUNT</a>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (compare == count &amp;&amp; count != 0)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">  156</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">Interrupts::updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">//Nothing needs to be done.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">  162</a></span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">Interrupts::interruptsPending</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">//if there is a on cpu timer interrupt (i.e. Compare == Count)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">//update CauseIP before proceeding to interrupt</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">onCpuTimerInterrupt</a>(tc)) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupts OnCpuTimerINterrupt(tc) == true\n&quot;</span>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="comment">//determine timer interrupt IP #</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        IntCtlReg intCtl = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        uint8_t intStatus = <a class="code" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">getCauseIP</a>(tc);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        intStatus |= 1 &lt;&lt; intCtl.ipti;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <a class="code" href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">setCauseIP</a>(tc, intStatus);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">getCauseIP</a>(tc) != 0);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<a class="code" href="classMipsISA_1_1Interrupts.html">MipsISA::Interrupts</a> *</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;MipsInterruptsParams::create()</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classMipsISA_1_1Interrupts.html">MipsISA::Interrupts</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="ttc" id="namespaceX86ISA_html_a749793fafee6c9c40af6247a89e054ac"><div class="ttname"><a href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">X86ISA::count</a></div><div class="ttdeci">count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00705">misc.hh:705</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a4e0c6ee67bb0221aac126a2855873793"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">MipsISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00110">interrupts.cc:110</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_ad3efdd2c5382b10408f051ac96e7b900"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">MipsISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00059">interrupts.cc:59</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MipsISA::MISCREG_CAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00186">registers.hh:186</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ab35536cd3c591855d696712b12e1cd6aa03674cd76467fbf9fa2ec99cbed24b95"><div class="ttname"><a href="namespaceMipsISA.html#ab35536cd3c591855d696712b12e1cd6aa03674cd76467fbf9fa2ec99cbed24b95">MipsISA::NumInterruptLevels</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa__traits_8hh_source.html#l00127">isa_traits.hh:127</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MipsISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00181">registers.hh:181</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a5b7c3f6620c57db7d6a3477fc6711063"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">MipsISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00077">interrupts.cc:77</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a21ccbf38e2facfa62ef70f764bb6a81a"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a21ccbf38e2facfa62ef70f764bb6a81a">MipsISA::MISCREG_COMPARE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00179">registers.hh:179</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_af3e5fcbcf6c84bba9c81f0da782e5457"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">MipsISA::Interrupts::interruptsPending</a></div><div class="ttdeci">bool interruptsPending(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00162">interrupts.cc:162</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a5ff0aa8532051e79e66a4c58b31f5686"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">MipsISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00103">interrupts.cc:103</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_acc82649ef3c85158363e5227c53a8d73"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#acc82649ef3c85158363e5227c53a8d73">MipsISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00133">interrupts.cc:133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html">MipsISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00049">interrupts.hh:49</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3a0c3093263fbfcbb7242585ebf9d71b"><div class="ttname"><a href="namespaceMipsISA.html#a3a0c3093263fbfcbb7242585ebf9d71b">MipsISA::getCauseIP</a></div><div class="ttdeci">static uint8_t getCauseIP(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00046">interrupts.cc:46</a></div></div>
<div class="ttc" id="mips_2interrupts_8hh_html"><div class="ttname"><a href="mips_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a7acfd6a2744fe3d804f260e182686df3"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a7acfd6a2744fe3d804f260e182686df3">MipsISA::MISCREG_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00175">registers.hh:175</a></div></div>
<div class="ttc" id="mips_2isa__traits_8hh_html"><div class="ttname"><a href="mips_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="mips_2pra__constants_8hh_html"><div class="ttname"><a href="mips_2pra__constants_8hh.html">pra_constants.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_afb8b7c283105185a65959cb0eec94fda"><div class="ttname"><a href="namespaceMipsISA.html#afb8b7c283105185a65959cb0eec94fda">MipsISA::setCauseIP</a></div><div class="ttdeci">static void setCauseIP(ThreadContext *tc, uint8_t val)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00052">interrupts.cc:52</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceHsailISA_html_a67d4700c65c57fa4ae58af3e07bad2fa"><div class="ttname"><a href="namespaceHsailISA.html#a67d4700c65c57fa4ae58af3e07bad2fa">HsailISA::compare</a></div><div class="ttdeci">bool compare(T src0, T src1, Brig::BrigCompareOperation cmpOp)</div><div class="ttdef"><b>Definition:</b> <a href="decl_8hh_source.html#l00592">decl.hh:592</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a877d6ced214328b2cb822fd7769d82e2"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">MipsISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00156">interrupts.cc:156</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a39e562d2169f05c971e0825fcf340bb5"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">MipsISA::Interrupts::onCpuTimerInterrupt</a></div><div class="ttdeci">bool onCpuTimerInterrupt(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00146">interrupts.cc:146</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MipsISA::MISCREG_INTCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00182">registers.hh:182</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
