-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    outpix_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_19 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix_18 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    select_ln552 : IN STD_LOGIC_VECTOR (4 downto 0);
    sext_ln552 : IN STD_LOGIC_VECTOR (0 downto 0);
    select_ln552_1_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    outpix_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
    patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp2_i267 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1084 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    width_val_cast30 : IN STD_LOGIC_VECTOR (15 downto 0);
    height_val_cast24 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln565 : IN STD_LOGIC_VECTOR (15 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    Sel : IN STD_LOGIC_VECTOR (1 downto 0);
    dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
    passthruEndX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    rev : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_11_out_ap_vld : OUT STD_LOGIC;
    outpix_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_10_out_ap_vld : OUT STD_LOGIC;
    outpix_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_9_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0248_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0248_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0248_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_09246_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09246_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09246_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_010244_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_010244_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_010244_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln565_reg_4628 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_reg_4533 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op507_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal icmp_ln565_reg_4628_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal grp_fu_1693_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_4628_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_load_read_reg_4529 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_4499 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_4784 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4784_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred528_state7 : BOOLEAN;
    signal ap_predicate_pred533_state7 : BOOLEAN;
    signal ap_predicate_pred543_state9 : BOOLEAN;
    signal ap_predicate_pred549_state9 : BOOLEAN;
    signal ap_predicate_pred556_state9 : BOOLEAN;
    signal cmp2_i267_read_reg_4506 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_load_read_read_fu_656_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp8_read_read_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal barWidth_cast_cast_fu_1735_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_4581 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1084_cast_fu_1739_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1084_cast_reg_4586 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln552_1_cast_cast_cast_cast_fu_1747_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln552_1_cast_cast_cast_cast_reg_4591 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln552_cast_fu_1751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln552_cast_reg_4597 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln552_cast_fu_1759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln552_cast_reg_4603 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_3_reg_4609 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_reg_4609_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4628_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4632_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4642 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4642_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4642_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4642_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4646_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4650_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4654 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4654_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4654_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4654_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_reg_4673 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_4677 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_4681 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4685 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4685_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4685_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4685_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4689 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4689_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4689_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4689_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4693 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4693_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4693_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4693_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1347_fu_2015_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1095_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4702_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4706_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4713 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4713_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4713_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_2142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4717 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4717_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4717_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4721 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4721_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4721_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_2215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4725 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4725_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4725_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4725_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4725_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_2241_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4731 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4731_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4731_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4731_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_2267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4736 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4736_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4736_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4736_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1302_fu_2275_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_2279_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_1_reg_4749 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1478_fu_2345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4772 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4772_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4772_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4776 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4776_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4776_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4780 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4780_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4780_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4780_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4784_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4784_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4784_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_3_fu_2609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_3_reg_4808 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_3_reg_4808_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_int_s_fu_2528_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal g_2_fu_2875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4829 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1273_fu_3079_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_fu_3106_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1228_fu_3209_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1207_fu_3220_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1186_fu_3231_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1165_fu_3242_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1144_fu_3253_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_14_reg_5081 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_13_reg_5087 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_12_reg_5093 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_14_fu_3493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_11_fu_3501_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_9_cast_fu_3509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_10_cast_fu_3513_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_11_cast_fu_3517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1784_fu_3521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1785_fu_3525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1786_fu_3529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln552_1_fu_3536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_3588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_3621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_26_fu_3634_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_22_fu_3798_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_24_fu_3821_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_23_fu_3847_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_37_fu_3880_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_38_fu_3916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_3924_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_20_fu_3932_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_21_fu_3939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_35_fu_3980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_36_fu_4016_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4024_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_31_fu_4090_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_32_fu_4096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_33_fu_4110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_34_fu_4146_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4154_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_17_fu_4158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_29_fu_4168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_30_fu_4172_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_15_fu_4179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_16_fu_4185_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1909_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1909_ap_ce : STD_LOGIC;
    signal ap_predicate_op116_call_state1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp116 : BOOLEAN;
    signal grp_reg_int_s_fu_2528_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2528_ap_ce : STD_LOGIC;
    signal ap_predicate_op302_call_state4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp302 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred1389_state7 : BOOLEAN;
    signal ap_predicate_pred1393_state7 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred1410_state7 : BOOLEAN;
    signal ap_predicate_pred1414_state7 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred1431_state7 : BOOLEAN;
    signal ap_predicate_pred1435_state7 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred1452_state7 : BOOLEAN;
    signal ap_predicate_pred1456_state7 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred1473_state7 : BOOLEAN;
    signal ap_predicate_pred1477_state7 : BOOLEAN;
    signal ap_phi_mux_outpix_41_phi_fu_1410_p74 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_41_reg_1407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1578_state9 : BOOLEAN;
    signal ap_predicate_pred1582_state9 : BOOLEAN;
    signal ap_predicate_pred1586_state9 : BOOLEAN;
    signal ap_predicate_pred1590_state9 : BOOLEAN;
    signal ap_predicate_pred1594_state9 : BOOLEAN;
    signal ap_predicate_pred1598_state9 : BOOLEAN;
    signal ap_predicate_pred1602_state9 : BOOLEAN;
    signal ap_predicate_pred1622_state7 : BOOLEAN;
    signal ap_predicate_pred1626_state7 : BOOLEAN;
    signal ap_predicate_pred1630_state7 : BOOLEAN;
    signal ap_predicate_pred1634_state7 : BOOLEAN;
    signal ap_predicate_pred1638_state7 : BOOLEAN;
    signal ap_predicate_pred1642_state7 : BOOLEAN;
    signal ap_predicate_pred1651_state9 : BOOLEAN;
    signal ap_predicate_pred1656_state9 : BOOLEAN;
    signal ap_predicate_pred1663_state9 : BOOLEAN;
    signal ap_predicate_pred1668_state9 : BOOLEAN;
    signal ap_predicate_pred1675_state9 : BOOLEAN;
    signal ap_predicate_pred1680_state9 : BOOLEAN;
    signal ap_predicate_pred1684_state9 : BOOLEAN;
    signal ap_predicate_pred1689_state9 : BOOLEAN;
    signal ap_predicate_pred1695_state9 : BOOLEAN;
    signal ap_predicate_pred1701_state9 : BOOLEAN;
    signal ap_predicate_pred1706_state9 : BOOLEAN;
    signal ap_predicate_pred1711_state9 : BOOLEAN;
    signal ap_predicate_pred1715_state9 : BOOLEAN;
    signal ap_predicate_pred1719_state9 : BOOLEAN;
    signal ap_predicate_pred1723_state9 : BOOLEAN;
    signal ap_predicate_pred1733_state9 : BOOLEAN;
    signal ap_predicate_pred1737_state9 : BOOLEAN;
    signal ap_predicate_pred1741_state9 : BOOLEAN;
    signal ap_predicate_pred1746_state9 : BOOLEAN;
    signal ap_phi_mux_outpix_40_phi_fu_1491_p74 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_40_reg_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_39_phi_fu_1579_p74 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_39_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_47_phi_fu_1666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_44_fu_4231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_47_reg_1663 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_46_phi_fu_1676_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_43_fu_4238_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_46_reg_1673 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_45_phi_fu_1686_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_42_fu_4245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_45_reg_1683 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1281_fu_1882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_1893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_1904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_3039_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_3074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_3146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_3316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred1850_state8 : BOOLEAN;
    signal ap_predicate_pred1854_state8 : BOOLEAN;
    signal ap_predicate_pred1849_state8 : BOOLEAN;
    signal zext_ln1519_fu_3346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_3356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred1877_state8 : BOOLEAN;
    signal ap_predicate_pred1881_state8 : BOOLEAN;
    signal ap_predicate_pred1876_state8 : BOOLEAN;
    signal zext_ln1355_fu_3375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1260_fu_3384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred1895_state8 : BOOLEAN;
    signal ap_predicate_pred1899_state8 : BOOLEAN;
    signal ap_predicate_pred1894_state8 : BOOLEAN;
    signal zext_ln1228_fu_3394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_fu_4198_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1101_fu_3425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1951_state8 : BOOLEAN;
    signal ap_predicate_pred1957_state8 : BOOLEAN;
    signal zext_ln1257_fu_3178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_116_fu_3168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1976_state7 : BOOLEAN;
    signal ap_predicate_pred1982_state7 : BOOLEAN;
    signal add_ln1341_fu_2945_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_2974_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2000_state6 : BOOLEAN;
    signal ap_predicate_pred2006_state6 : BOOLEAN;
    signal zext_ln1393_fu_2887_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2028_state6 : BOOLEAN;
    signal ap_predicate_pred2034_state6 : BOOLEAN;
    signal zext_ln1412_fu_2915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2050_state6 : BOOLEAN;
    signal ap_predicate_pred2024_state6 : BOOLEAN;
    signal zext_ln552_1_fu_3952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1575_fu_2774_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2076_state6 : BOOLEAN;
    signal ap_predicate_pred2082_state6 : BOOLEAN;
    signal zext_ln1593_fu_2804_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2096_state6 : BOOLEAN;
    signal ap_predicate_pred2072_state6 : BOOLEAN;
    signal add_ln1664_fu_3642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1758_fu_2678_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2122_state6 : BOOLEAN;
    signal ap_predicate_pred2128_state6 : BOOLEAN;
    signal zext_ln1775_fu_2732_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1768_fu_2708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2147_state6 : BOOLEAN;
    signal trunc_ln571_fu_3274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1101_fu_3419_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1256_fu_2478_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1252_fu_2474_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2957_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2192_state5 : BOOLEAN;
    signal add_ln1412_fu_2909_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2203_state5 : BOOLEAN;
    signal sub_ln1411_fu_2432_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_2443_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_2411_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_2881_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2248_state5 : BOOLEAN;
    signal sub_ln1490_fu_2357_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2375_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1454_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1461_fu_2305_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_2798_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2308_state5 : BOOLEAN;
    signal sub_ln1592_fu_2174_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_2185_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_2153_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2351_state5 : BOOLEAN;
    signal lfsr_r_1_fu_3708_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3744_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3780_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_2726_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2369_state5 : BOOLEAN;
    signal add_ln1774_fu_2714_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2754_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2140_state6 : BOOLEAN;
    signal add_ln1753_fu_2117_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2408_state5 : BOOLEAN;
    signal phi_mul_fu_474 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln570_fu_3004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_478 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_482 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_486 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_490 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outpix_1_fu_494 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outpix_4_fu_498 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outpix_5_fu_502 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal empty_117_fu_3112_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln552_1_cast_cast_cast_fu_1743_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1746_fu_1824_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1563_fu_1854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_12_fu_1878_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1285_fu_1887_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1289_fu_1898_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal height_val_cast24_cast_fu_1727_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1449_fu_1921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln565_cast_fu_1723_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1449_1_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal width_val_cast30_cast_fu_1731_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub35_i_fu_1949_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_18_cast31_fu_1945_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1381_fu_1973_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1330_fu_1997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1095_fu_2025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln736_1_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_2_fu_2055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_1_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_2_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_1_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1751_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1568_fu_2133_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1281_fu_2197_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_fu_2211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1285_1_fu_2223_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_2229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_fu_2237_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_1_fu_2249_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_2255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_fu_2263_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1454_fu_2291_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1386_fu_2391_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1250_fu_2459_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_2463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_2508_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4308_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4317_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1304_1_fu_2567_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4344_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1304_3_fu_2573_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1304_1_fu_2570_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_2567_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_2_fu_2577_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_3_fu_2573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_2573_p2 : signal is "no";
    signal tmp_14_fu_2583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_2591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_2601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_5_fu_2664_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_2_fu_2652_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1768_fu_2704_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2748_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_3_fu_2656_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_2829_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1303_1_fu_2840_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4362_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1303_1_fu_2840_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_fu_2836_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_2843_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_2849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_2857_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_2867_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_6_fu_2668_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_2660_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_3013_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_3017_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_3029_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_3033_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1596_fu_3048_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_1_fu_3064_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln4_fu_3052_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3068_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4370_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_3082_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_3089_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_3098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1415_fu_3120_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_3124_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_3136_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_3140_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_7_fu_3000_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_3172_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_8_fu_3206_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_7_fu_3217_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_6_fu_3228_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_5_fu_3239_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_4_fu_3250_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1600_fu_3332_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln3_fu_3366_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4380_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_fu_3366_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_8_fu_3270_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp136_i_fu_3482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1734_fu_3479_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1801_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_28_fu_3533_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_11_fu_3548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1629_fu_3554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1629_fu_3560_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1637_fu_3572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1637_1_fu_3577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_fu_3582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_3568_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1637_2_fu_3596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_1_fu_3601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_2_fu_3615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1629_fu_3551_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1661_fu_3629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_3607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_3684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_3680_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3692_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_18_fu_3720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3716_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3728_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_19_fu_3756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3752_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3764_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_3788_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_10_fu_3665_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_3811_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_3829_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1862_fu_3806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_3839_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3876_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_3887_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1551_fu_3873_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1551_fu_3898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1551_fu_3904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1551_fu_3910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1603_fu_3891_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1533_fu_3928_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_fu_3459_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1545_fu_3946_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_3976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_3987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1369_fu_3973_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1369_fu_3998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1369_fu_4004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1369_fu_4010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1422_fu_3991_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1356_fu_4032_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1356_fu_4032_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_4038_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1356_fu_4050_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_4056_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_4042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1356_1_fu_4066_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1356_2_fu_4072_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_4082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_4117_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1235_fu_4103_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1235_fu_4128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1235_fu_4134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1235_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1262_fu_4121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_1_fu_3463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1084_fu_4192_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4308_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4308_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4317_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4317_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4317_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4326_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4326_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4334_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4344_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4344_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4344_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4354_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4354_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4354_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4362_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4362_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4370_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4370_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1647_state9 : BOOLEAN;
    signal grp_fu_4308_ce : STD_LOGIC;
    signal grp_fu_4317_ce : STD_LOGIC;
    signal grp_fu_4326_ce : STD_LOGIC;
    signal grp_fu_4334_ce : STD_LOGIC;
    signal grp_fu_4344_ce : STD_LOGIC;
    signal grp_fu_4354_ce : STD_LOGIC;
    signal grp_fu_4362_ce : STD_LOGIC;
    signal grp_fu_4370_ce : STD_LOGIC;
    signal grp_fu_4380_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_4334_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4344_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4344_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4354_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4370_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4370_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_condition_1608 : BOOLEAN;
    signal ap_condition_1610 : BOOLEAN;
    signal ap_condition_1374 : BOOLEAN;
    signal ap_condition_1362 : BOOLEAN;
    signal ap_condition_3915 : BOOLEAN;
    signal ap_condition_2144 : BOOLEAN;
    signal ap_condition_3934 : BOOLEAN;
    signal ap_condition_3937 : BOOLEAN;
    signal ap_condition_3942 : BOOLEAN;
    signal ap_condition_3946 : BOOLEAN;
    signal ap_condition_3949 : BOOLEAN;
    signal ap_condition_3954 : BOOLEAN;
    signal ap_condition_3959 : BOOLEAN;
    signal ap_condition_3964 : BOOLEAN;
    signal ap_condition_3969 : BOOLEAN;
    signal ap_condition_3976 : BOOLEAN;
    signal ap_condition_3980 : BOOLEAN;
    signal ap_condition_3983 : BOOLEAN;
    signal ap_condition_3989 : BOOLEAN;
    signal ap_condition_3994 : BOOLEAN;
    signal ap_condition_3997 : BOOLEAN;
    signal ap_condition_4004 : BOOLEAN;
    signal ap_condition_4009 : BOOLEAN;
    signal ap_condition_4014 : BOOLEAN;
    signal ap_condition_4020 : BOOLEAN;
    signal ap_condition_4025 : BOOLEAN;
    signal ap_condition_4030 : BOOLEAN;
    signal ap_condition_4036 : BOOLEAN;
    signal ap_condition_4041 : BOOLEAN;
    signal ap_condition_4046 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_mul_20s_9ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_address0,
        ce0 => tpgSinTableArray_9bit_ce0,
        q0 => tpgSinTableArray_9bit_q0,
        address1 => tpgSinTableArray_9bit_address1,
        ce1 => tpgSinTableArray_9bit_ce1,
        q1 => tpgSinTableArray_9bit_q1,
        address2 => tpgSinTableArray_9bit_address2,
        ce2 => tpgSinTableArray_9bit_ce2,
        q2 => tpgSinTableArray_9bit_q2);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1909 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d_val => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1909_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1909_ap_ce);

    grp_reg_int_s_fu_2528 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2528_d,
        ap_return => grp_reg_int_s_fu_2528_ap_return,
        ap_ce => grp_reg_int_s_fu_2528_ap_ce);

    mul_20s_9ns_28_1_1_U100 : component design_1_v_tpg_0_0_mul_20s_9ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        din0 => tpgSinTableArray_q0,
        din1 => mul_ln1356_fu_4032_p1,
        dout => mul_ln1356_fu_4032_p2);

    am_addmul_16ns_1s_16ns_17_4_1_U101 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4308_p0,
        din1 => grp_fu_4308_p1,
        din2 => grp_fu_4308_p2,
        ce => grp_fu_4308_ce,
        dout => grp_fu_4308_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U102 : component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4317_p0,
        din1 => grp_fu_4317_p1,
        din2 => grp_fu_4317_p2,
        ce => grp_fu_4317_ce,
        dout => grp_fu_4317_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U103 : component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4326_p0,
        din1 => grp_fu_4326_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4326_ce,
        dout => grp_fu_4326_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U104 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4334_p0,
        din1 => grp_fu_4334_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4334_ce,
        dout => grp_fu_4334_p3);

    mac_muladd_8ns_6s_15ns_16_4_1_U105 : component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4344_p0,
        din1 => grp_fu_4344_p1,
        din2 => grp_fu_4344_p2,
        ce => grp_fu_4344_ce,
        dout => grp_fu_4344_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U106 : component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4354_p0,
        din1 => grp_fu_4354_p1,
        din2 => grp_fu_4354_p2,
        ce => grp_fu_4354_ce,
        dout => grp_fu_4354_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U107 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4362_p0,
        din1 => grp_fu_4362_p1,
        din2 => grp_fu_4326_p3,
        ce => grp_fu_4362_ce,
        dout => grp_fu_4362_p3);

    mac_muladd_8ns_5ns_16ns_17_4_1_U108 : component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4370_p0,
        din1 => grp_fu_4370_p1,
        din2 => grp_fu_4370_p2,
        ce => grp_fu_4370_ce,
        dout => grp_fu_4370_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U109 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta,
        din1 => grp_reg_int_s_fu_2528_ap_return,
        din2 => grp_fu_4380_p2,
        ce => grp_fu_4380_ce,
        dout => grp_fu_4380_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_1308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1473_fu_1955_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1818_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0)) or ((icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1308 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1308 <= ap_phi_reg_pp0_iter0_hHatch_reg_1308;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_2351_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= ap_const_lv1_1;
            elsif ((((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_2351_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_0)) or ((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= ap_phi_reg_pp0_iter1_hHatch_reg_1308;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_39_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1610)) then 
                    ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1608)) then 
                    ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter2_outpix_39_reg_1574;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_40_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1610)) then 
                    ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1608)) then 
                    ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter2_outpix_40_reg_1486;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_41_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1610)) then 
                    ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= pix_18;
                elsif ((ap_const_boolean_1 = ap_condition_1608)) then 
                    ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= pix_19;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter2_outpix_41_reg_1407;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1374)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1362)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_outpix_39_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1638_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= ap_const_lv8_FF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1634_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1630_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= select_ln552_1_cast_cast_cast_cast_reg_4591;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1626_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= outpix_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1622_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= outpix;
            elsif (((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_D) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_0)) or ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1642_state7 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= r_3_fu_3106_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter6_outpix_39_reg_1574;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_outpix_40_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_D) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_0)) or ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1642_state7 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= g_2_reg_4829;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1638_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1626_state7 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= ap_const_lv8_FF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1634_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1630_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1622_state7 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= ap_const_lv8_0;
            elsif ((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= b_3_reg_4808_pp0_iter5_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter6_outpix_40_reg_1486;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_outpix_41_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1638_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= pix_19;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1634_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= pix_18;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1630_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= outpix_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1626_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= select_ln552_cast_reg_4603;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1622_state7 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= sext_ln552_cast_reg_4597;
            elsif (((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_D) and (trunc_ln1273_fu_3079_p1 = ap_const_lv1_0)) or ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1642_state7 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= b_3_reg_4808_pp0_iter5_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter6_outpix_41_reg_1407;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred1477_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= ap_const_lv2_1;
                elsif ((ap_predicate_pred1473_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= select_ln1144_fu_3253_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred1456_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= ap_const_lv2_1;
                elsif ((ap_predicate_pred1452_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= select_ln1165_fu_3242_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred1435_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= ap_const_lv2_1;
                elsif ((ap_predicate_pred1431_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= select_ln1186_fu_3231_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred1414_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= ap_const_lv2_1;
                elsif ((ap_predicate_pred1410_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= select_ln1207_fu_3220_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred1393_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= ap_const_lv2_1;
                elsif ((ap_predicate_pred1389_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= select_ln1228_fu_3209_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred533_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341 <= grp_fu_1693_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred528_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330 <= grp_fu_1693_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_outpix_39_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1746_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1733_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_37_fu_3880_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1741_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1723_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_35_fu_3980_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1737_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1719_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_33_fu_4110_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1715_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_29_fu_4168_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1711_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1706_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1701_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= select_ln552_1_cast_cast_cast_cast_reg_4591;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1684_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_31_fu_4090_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1695_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1680_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= ap_const_lv8_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1689_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1675_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= ap_const_lv8_FF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1668_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= DPtpgBarSelYuv_709_y_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1663_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= DPtpgBarSelYuv_601_y_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1656_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= pix_9_cast_fu_3509_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1651_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= sext_ln1784_fu_3521_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1602_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= p_0_0_010244_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_15_fu_4179_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1594_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= rampStart_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_20_fu_3932_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1586_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_22_fu_3798_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= tmp_26_fu_3588_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1578_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= select_ln552_1_fu_3536_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter8_outpix_39_reg_1574;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_outpix_40_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1746_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1733_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_38_fu_3916_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1741_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1723_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_36_fu_4016_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1737_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1719_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_34_fu_4146_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1715_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_30_fu_4172_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1711_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= redYuv_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1706_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= grnYuv_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1701_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= bluYuv_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1695_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= blkYuv_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1689_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= whiYuv_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1684_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_32_fu_4096_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1680_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= blkYuv_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1675_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= whiYuv_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1668_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_14_fu_3493_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1663_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_11_fu_3501_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1656_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_10_cast_fu_3513_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1651_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= sext_ln1785_fu_3525_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1602_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= p_0_0_09246_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_16_fu_4185_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1594_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_17_fu_4158_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_21_fu_3939_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1586_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_23_fu_3847_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_26_fu_3634_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1578_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= select_ln552_1_fu_3536_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter8_outpix_40_reg_1486;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_outpix_41_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1746_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1741_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1737_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelYuv_v_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1733_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_2_cast_fu_3924_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1723_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_1_cast_fu_4024_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1719_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_cast_fu_4154_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1715_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_30_fu_4172_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1711_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= sext_ln552_cast_reg_4597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1706_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= select_ln552_cast_reg_4603;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1701_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1684_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_32_fu_4096_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1695_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1680_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_18;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1689_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1675_state9 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_19;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1668_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= DPtpgBarSelYuv_709_v_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1663_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= DPtpgBarSelYuv_601_v_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1656_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_11_cast_fu_3517_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1651_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= sext_ln1786_fu_3529_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1602_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= p_0_0_0248_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_16_fu_4185_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1594_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_17_fu_4158_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_21_fu_3939_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1586_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_24_fu_3821_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tmp_25_fu_3621_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1578_state9 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= select_ln552_1_fu_3536_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter8_outpix_41_reg_1407;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_486 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_486 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    outpix_1_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_1_fu_494 <= outpix_6;
                elsif (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    outpix_1_fu_494 <= ap_phi_mux_outpix_45_phi_fu_1686_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_4_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_4_fu_498 <= outpix_7;
                elsif (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    outpix_4_fu_498 <= ap_phi_mux_outpix_46_phi_fu_1676_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_5_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_5_fu_502 <= outpix_8;
                elsif (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    outpix_5_fu_502 <= ap_phi_mux_outpix_47_phi_fu_1666_p4;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_474 <= ap_const_lv16_0;
                elsif (((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    phi_mul_fu_474 <= add_ln570_fu_3004_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_482 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_482 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_490 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_490 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1449_reg_4673 = ap_const_lv1_1) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln1449_reg_4673 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_4677) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1449_reg_4673 = ap_const_lv1_1) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_2300_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln1449_reg_4673 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_2300_p2) and (ap_const_lv1_0 = and_ln1449_reg_4677) and (icmp_ln565_reg_4628 = 
    ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((icmp_ln1449_reg_4673 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1449_reg_4677) and (ap_const_lv1_0 = and_ln1454_fu_2300_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_3942)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_3937)) then 
                    xBar_0 <= trunc_ln1252_fu_2474_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3934)) then 
                    xBar_0 <= sub_ln1256_fu_2478_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_3954)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3949)) then 
                    xCount_0 <= add_ln1407_fu_2443_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3946)) then 
                    xCount_0 <= sub_ln1411_fu_2432_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_3969)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3964)) then 
                    xCount_3_0 <= add_ln1588_fu_2185_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3959)) then 
                    xCount_3_0 <= sub_ln1592_fu_2174_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_3994)) then 
                    xCount_4_0 <= ap_const_lv10_0_5;
                elsif ((ap_const_boolean_1 = ap_condition_3989)) then 
                    xCount_4_0 <= ap_const_lv10_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_3983)) then 
                    xCount_4_0 <= add_ln1480_fu_2375_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3980)) then 
                    xCount_4_0 <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_3976)) then 
                    xCount_4_0 <= sub_ln1490_fu_2357_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2369_state5 = ap_const_boolean_1))) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3997)) then 
                    xCount_5_0 <= zext_ln1770_fu_2754_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3915)) then 
                    xCount_5_0 <= add_ln1774_fu_2714_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0))) then 
                    x_fu_478 <= add_ln565_fu_1812_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_478 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_4014)) then 
                    yCount <= ap_const_lv10_0_2;
                elsif ((ap_const_boolean_1 = ap_condition_4009)) then 
                    yCount <= add_ln1388_fu_2411_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4004)) then 
                    yCount <= ap_const_lv10_0_1;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_4030)) then 
                    yCount_1 <= ap_const_lv6_0_9;
                elsif ((ap_const_boolean_1 = ap_condition_4025)) then 
                    yCount_1 <= add_ln1753_fu_2117_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4020)) then 
                    yCount_1 <= ap_const_lv6_0_8;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1449_fu_1915_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0)) or ((icmp_ln1449_fu_1915_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1449_fu_1933_p2) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1449_reg_4673 = ap_const_lv1_1) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_2300_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln1449_reg_4673 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_2300_p2) and (ap_const_lv1_0 = and_ln1449_reg_4677) and (icmp_ln565_reg_4628 
    = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((icmp_ln1449_reg_4673 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1449_reg_4677) and (ap_const_lv1_0 = and_ln1454_fu_2300_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                yCount_2 <= add_ln1461_fu_2305_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_4046)) then 
                    yCount_3 <= ap_const_lv10_0_7;
                elsif ((ap_const_boolean_1 = ap_condition_4041)) then 
                    yCount_3 <= add_ln1570_fu_2153_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4036)) then 
                    yCount_3 <= ap_const_lv10_0_6;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2192_state5 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= Zplate_Ver_Control_Start;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2000_state6 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= add_ln1343_fu_2957_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1337_reg_4693 <= and_ln1337_fu_2009_p2;
                and_ln1337_reg_4693_pp0_iter1_reg <= and_ln1337_reg_4693;
                and_ln1386_reg_4772 <= and_ln1386_fu_2400_p2;
                and_ln1449_reg_4677 <= and_ln1449_fu_1933_p2;
                and_ln1568_reg_4717 <= and_ln1568_fu_2142_p2;
                and_ln1751_reg_4713 <= and_ln1751_fu_2106_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                b_reg_4736 <= b_fu_2267_p3;
                    barWidth_cast_cast_reg_4581(10 downto 0) <= barWidth_cast_cast_fu_1735_p1(10 downto 0);
                cmp121_i_reg_4650 <= cmp121_i_fu_1848_p2;
                cmp121_i_reg_4650_pp0_iter1_reg <= cmp121_i_reg_4650;
                cmp54_i_reg_4646 <= cmp54_i_fu_1842_p2;
                cmp54_i_reg_4646_pp0_iter1_reg <= cmp54_i_reg_4646;
                g_reg_4731 <= g_fu_2241_p3;
                icmp_ln1072_reg_4632 <= icmp_ln1072_fu_1818_p2;
                icmp_ln1072_reg_4632_pp0_iter1_reg <= icmp_ln1072_reg_4632;
                icmp_ln1095_reg_4702 <= icmp_ln1095_fu_2031_p2;
                icmp_ln1095_reg_4702_pp0_iter1_reg <= icmp_ln1095_reg_4702;
                icmp_ln1250_reg_4780 <= icmp_ln1250_fu_2469_p2;
                icmp_ln1330_reg_4689 <= icmp_ln1330_fu_2003_p2;
                icmp_ln1330_reg_4689_pp0_iter1_reg <= icmp_ln1330_reg_4689;
                icmp_ln1381_reg_4685 <= icmp_ln1381_fu_1979_p2;
                icmp_ln1381_reg_4685_pp0_iter1_reg <= icmp_ln1381_reg_4685;
                icmp_ln1405_reg_4776 <= icmp_ln1405_fu_2427_p2;
                icmp_ln1449_reg_4673 <= icmp_ln1449_fu_1915_p2;
                icmp_ln1473_reg_4681 <= icmp_ln1473_fu_1955_p2;
                icmp_ln1563_reg_4654 <= icmp_ln1563_fu_1860_p2;
                icmp_ln1563_reg_4654_pp0_iter1_reg <= icmp_ln1563_reg_4654;
                icmp_ln1586_reg_4721 <= icmp_ln1586_fu_2169_p2;
                icmp_ln1746_reg_4642 <= icmp_ln1746_fu_1830_p2;
                icmp_ln1746_reg_4642_pp0_iter1_reg <= icmp_ln1746_reg_4642;
                icmp_ln565_reg_4628 <= icmp_ln565_fu_1806_p2;
                icmp_ln565_reg_4628_pp0_iter1_reg <= icmp_ln565_reg_4628;
                or_ln736_reg_4706 <= or_ln736_fu_2085_p2;
                or_ln736_reg_4706_pp0_iter1_reg <= or_ln736_reg_4706;
                r_reg_4725 <= r_fu_2215_p3;
                    select_ln552_1_cast_cast_cast_cast_reg_4591(4 downto 0) <= select_ln552_1_cast_cast_cast_cast_fu_1747_p1(4 downto 0);
                    select_ln552_cast_reg_4603(4 downto 0) <= select_ln552_cast_fu_1759_p1(4 downto 0);
                sext_ln552_cast_reg_4597 <= sext_ln552_cast_fu_1751_p3;
                x_3_reg_4609 <= ap_sig_allocacmp_x_3;
                x_3_reg_4609_pp0_iter1_reg <= x_3_reg_4609;
                    zext_ln1084_cast_reg_4586(7 downto 0) <= zext_ln1084_cast_fu_1739_p1(7 downto 0);
                    zext_ln1302_1_reg_4749(7 downto 0) <= zext_ln1302_1_fu_2279_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln1337_reg_4693_pp0_iter2_reg <= and_ln1337_reg_4693_pp0_iter1_reg;
                and_ln1337_reg_4693_pp0_iter3_reg <= and_ln1337_reg_4693_pp0_iter2_reg;
                and_ln1386_reg_4772_pp0_iter2_reg <= and_ln1386_reg_4772;
                and_ln1386_reg_4772_pp0_iter3_reg <= and_ln1386_reg_4772_pp0_iter2_reg;
                and_ln1568_reg_4717_pp0_iter2_reg <= and_ln1568_reg_4717;
                and_ln1568_reg_4717_pp0_iter3_reg <= and_ln1568_reg_4717_pp0_iter2_reg;
                and_ln1751_reg_4713_pp0_iter2_reg <= and_ln1751_reg_4713;
                and_ln1751_reg_4713_pp0_iter3_reg <= and_ln1751_reg_4713_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                    ap_predicate_pred1389_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4529 = ap_const_lv8_8) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1393_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_8) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1410_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4529 = ap_const_lv8_7) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1414_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_7) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1431_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4529 = ap_const_lv8_6) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1435_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_6) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1452_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4529 = ap_const_lv8_5) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1456_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_5) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1473_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4529 = ap_const_lv8_4) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1477_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_4) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1578_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_12));
                    ap_predicate_pred1582_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_11));
                    ap_predicate_pred1586_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_10));
                    ap_predicate_pred1590_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_E));
                    ap_predicate_pred1594_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_3));
                    ap_predicate_pred1598_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_1));
                    ap_predicate_pred1602_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_0));
                    ap_predicate_pred1622_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_4) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1626_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_5) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1630_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_6) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1634_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_7) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1638_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_8) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1642_state7 <= ((colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1647_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred1651_state9 <= ((cmp54_i_reg_4646_pp0_iter6_reg = ap_const_lv1_1) and (cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred1656_state9 <= ((cmp54_i_reg_4646_pp0_iter6_reg = ap_const_lv1_0) and (cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred1663_state9 <= ((cmp121_i_reg_4650_pp0_iter6_reg = ap_const_lv1_1) and (cmp2_i267 = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred1668_state9 <= ((cmp121_i_reg_4650_pp0_iter6_reg = ap_const_lv1_0) and (cmp2_i267 = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred1675_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_4784_pp0_iter6_reg = ap_const_lv1_1));
                    ap_predicate_pred1680_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_4784_pp0_iter6_reg = ap_const_lv1_0));
                    ap_predicate_pred1684_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_A));
                    ap_predicate_pred1689_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_8));
                    ap_predicate_pred1695_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_7));
                    ap_predicate_pred1701_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_6));
                    ap_predicate_pred1706_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_5));
                    ap_predicate_pred1711_state9 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_4));
                    ap_predicate_pred1715_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_2));
                    ap_predicate_pred1719_state9 <= ((cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                    ap_predicate_pred1723_state9 <= ((cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred1733_state9 <= ((cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred1737_state9 <= ((cmp2_i267 = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                    ap_predicate_pred1741_state9 <= ((cmp2_i267 = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred1746_state9 <= ((cmp2_i267 = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred1849_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred1850_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred1854_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred1876_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred1877_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred1881_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred1894_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                    ap_predicate_pred1895_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267_read_reg_4506 = ap_const_lv1_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                    ap_predicate_pred1899_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i267 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                    ap_predicate_pred1951_state8 <= ((icmp_ln1095_reg_4702_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4632_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_2));
                    ap_predicate_pred1957_state8 <= ((icmp_ln1095_reg_4702_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter5_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_2));
                    ap_predicate_pred1976_state7 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln1250_reg_4780_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1982_state7 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_1) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred2000_state6 <= ((icmp_ln1330_reg_4689_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4693_pp0_iter3_reg) and (patternId_val_load = ap_const_lv8_A));
                    ap_predicate_pred2006_state6 <= ((icmp_ln1330_reg_4689_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_A));
                    ap_predicate_pred2024_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred2028_state6 <= ((icmp_ln1381_reg_4685_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1386_reg_4772_pp0_iter3_reg) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred2034_state6 <= ((icmp_ln1381_reg_4685_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred2050_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B) and (icmp_ln1405_reg_4776_pp0_iter3_reg = ap_const_lv1_0));
                    ap_predicate_pred2072_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2076_state6 <= ((icmp_ln1563_reg_4654_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1568_reg_4717_pp0_iter3_reg) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2082_state6 <= ((icmp_ln1563_reg_4654_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2096_state6 <= ((icmp_ln1586_reg_4721_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2122_state6 <= ((icmp_ln1746_reg_4642_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1751_reg_4713_pp0_iter3_reg) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred2128_state6 <= ((icmp_ln1746_reg_4642_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred2140_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred2147_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter3_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred2192_state5 <= ((icmp_ln1330_reg_4689_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_A));
                    ap_predicate_pred2203_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred2248_state5 <= ((icmp_ln1381_reg_4685_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred2308_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2351_state5 <= ((icmp_ln1563_reg_4654_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred2369_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred2408_state5 <= ((icmp_ln1746_reg_4642_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13));
                    ap_predicate_pred528_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (or_ln1494_reg_4784_pp0_iter4_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred533_state7 <= (not((colorFormatLocal_read_reg_4499 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4499 = ap_const_lv8_0)) and (or_ln1494_reg_4784_pp0_iter4_reg = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred543_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F));
                    ap_predicate_pred549_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B));
                    ap_predicate_pred556_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9));
                b_3_reg_4808 <= b_3_fu_2609_p3;
                b_3_reg_4808_pp0_iter5_reg <= b_3_reg_4808;
                b_reg_4736_pp0_iter2_reg <= b_reg_4736;
                b_reg_4736_pp0_iter3_reg <= b_reg_4736_pp0_iter2_reg;
                b_reg_4736_pp0_iter4_reg <= b_reg_4736_pp0_iter3_reg;
                cmp121_i_reg_4650_pp0_iter2_reg <= cmp121_i_reg_4650_pp0_iter1_reg;
                cmp121_i_reg_4650_pp0_iter3_reg <= cmp121_i_reg_4650_pp0_iter2_reg;
                cmp121_i_reg_4650_pp0_iter4_reg <= cmp121_i_reg_4650_pp0_iter3_reg;
                cmp121_i_reg_4650_pp0_iter5_reg <= cmp121_i_reg_4650_pp0_iter4_reg;
                cmp121_i_reg_4650_pp0_iter6_reg <= cmp121_i_reg_4650_pp0_iter5_reg;
                cmp54_i_reg_4646_pp0_iter2_reg <= cmp54_i_reg_4646_pp0_iter1_reg;
                cmp54_i_reg_4646_pp0_iter3_reg <= cmp54_i_reg_4646_pp0_iter2_reg;
                cmp54_i_reg_4646_pp0_iter4_reg <= cmp54_i_reg_4646_pp0_iter3_reg;
                cmp54_i_reg_4646_pp0_iter5_reg <= cmp54_i_reg_4646_pp0_iter4_reg;
                cmp54_i_reg_4646_pp0_iter6_reg <= cmp54_i_reg_4646_pp0_iter5_reg;
                g_2_reg_4829 <= g_2_fu_2875_p3;
                g_reg_4731_pp0_iter2_reg <= g_reg_4731;
                g_reg_4731_pp0_iter3_reg <= g_reg_4731_pp0_iter2_reg;
                g_reg_4731_pp0_iter4_reg <= g_reg_4731_pp0_iter3_reg;
                icmp_ln1072_reg_4632_pp0_iter2_reg <= icmp_ln1072_reg_4632_pp0_iter1_reg;
                icmp_ln1072_reg_4632_pp0_iter3_reg <= icmp_ln1072_reg_4632_pp0_iter2_reg;
                icmp_ln1072_reg_4632_pp0_iter4_reg <= icmp_ln1072_reg_4632_pp0_iter3_reg;
                icmp_ln1072_reg_4632_pp0_iter5_reg <= icmp_ln1072_reg_4632_pp0_iter4_reg;
                icmp_ln1072_reg_4632_pp0_iter6_reg <= icmp_ln1072_reg_4632_pp0_iter5_reg;
                icmp_ln1072_reg_4632_pp0_iter7_reg <= icmp_ln1072_reg_4632_pp0_iter6_reg;
                icmp_ln1095_reg_4702_pp0_iter2_reg <= icmp_ln1095_reg_4702_pp0_iter1_reg;
                icmp_ln1095_reg_4702_pp0_iter3_reg <= icmp_ln1095_reg_4702_pp0_iter2_reg;
                icmp_ln1095_reg_4702_pp0_iter4_reg <= icmp_ln1095_reg_4702_pp0_iter3_reg;
                icmp_ln1095_reg_4702_pp0_iter5_reg <= icmp_ln1095_reg_4702_pp0_iter4_reg;
                icmp_ln1250_reg_4780_pp0_iter2_reg <= icmp_ln1250_reg_4780;
                icmp_ln1250_reg_4780_pp0_iter3_reg <= icmp_ln1250_reg_4780_pp0_iter2_reg;
                icmp_ln1250_reg_4780_pp0_iter4_reg <= icmp_ln1250_reg_4780_pp0_iter3_reg;
                icmp_ln1330_reg_4689_pp0_iter2_reg <= icmp_ln1330_reg_4689_pp0_iter1_reg;
                icmp_ln1330_reg_4689_pp0_iter3_reg <= icmp_ln1330_reg_4689_pp0_iter2_reg;
                icmp_ln1381_reg_4685_pp0_iter2_reg <= icmp_ln1381_reg_4685_pp0_iter1_reg;
                icmp_ln1381_reg_4685_pp0_iter3_reg <= icmp_ln1381_reg_4685_pp0_iter2_reg;
                icmp_ln1405_reg_4776_pp0_iter2_reg <= icmp_ln1405_reg_4776;
                icmp_ln1405_reg_4776_pp0_iter3_reg <= icmp_ln1405_reg_4776_pp0_iter2_reg;
                icmp_ln1563_reg_4654_pp0_iter2_reg <= icmp_ln1563_reg_4654_pp0_iter1_reg;
                icmp_ln1563_reg_4654_pp0_iter3_reg <= icmp_ln1563_reg_4654_pp0_iter2_reg;
                icmp_ln1586_reg_4721_pp0_iter2_reg <= icmp_ln1586_reg_4721;
                icmp_ln1586_reg_4721_pp0_iter3_reg <= icmp_ln1586_reg_4721_pp0_iter2_reg;
                icmp_ln1746_reg_4642_pp0_iter2_reg <= icmp_ln1746_reg_4642_pp0_iter1_reg;
                icmp_ln1746_reg_4642_pp0_iter3_reg <= icmp_ln1746_reg_4642_pp0_iter2_reg;
                icmp_ln565_reg_4628_pp0_iter2_reg <= icmp_ln565_reg_4628_pp0_iter1_reg;
                icmp_ln565_reg_4628_pp0_iter3_reg <= icmp_ln565_reg_4628_pp0_iter2_reg;
                icmp_ln565_reg_4628_pp0_iter4_reg <= icmp_ln565_reg_4628_pp0_iter3_reg;
                icmp_ln565_reg_4628_pp0_iter5_reg <= icmp_ln565_reg_4628_pp0_iter4_reg;
                icmp_ln565_reg_4628_pp0_iter6_reg <= icmp_ln565_reg_4628_pp0_iter5_reg;
                icmp_ln565_reg_4628_pp0_iter7_reg <= icmp_ln565_reg_4628_pp0_iter6_reg;
                icmp_ln565_reg_4628_pp0_iter8_reg <= icmp_ln565_reg_4628_pp0_iter7_reg;
                or_ln1494_reg_4784 <= or_ln1494_fu_2499_p2;
                or_ln1494_reg_4784_pp0_iter3_reg <= or_ln1494_reg_4784;
                or_ln1494_reg_4784_pp0_iter4_reg <= or_ln1494_reg_4784_pp0_iter3_reg;
                or_ln1494_reg_4784_pp0_iter5_reg <= or_ln1494_reg_4784_pp0_iter4_reg;
                or_ln1494_reg_4784_pp0_iter6_reg <= or_ln1494_reg_4784_pp0_iter5_reg;
                or_ln736_reg_4706_pp0_iter2_reg <= or_ln736_reg_4706_pp0_iter1_reg;
                or_ln736_reg_4706_pp0_iter3_reg <= or_ln736_reg_4706_pp0_iter2_reg;
                or_ln736_reg_4706_pp0_iter4_reg <= or_ln736_reg_4706_pp0_iter3_reg;
                or_ln736_reg_4706_pp0_iter5_reg <= or_ln736_reg_4706_pp0_iter4_reg;
                or_ln736_reg_4706_pp0_iter6_reg <= or_ln736_reg_4706_pp0_iter5_reg;
                or_ln736_reg_4706_pp0_iter7_reg <= or_ln736_reg_4706_pp0_iter6_reg;
                or_ln736_reg_4706_pp0_iter8_reg <= or_ln736_reg_4706_pp0_iter7_reg;
                outpix_12_reg_5093 <= p_0_0_0248_out_i;
                outpix_13_reg_5087 <= p_0_0_09246_out_i;
                outpix_14_reg_5081 <= p_0_0_010244_out_i;
                r_reg_4725_pp0_iter2_reg <= r_reg_4725;
                r_reg_4725_pp0_iter3_reg <= r_reg_4725_pp0_iter2_reg;
                r_reg_4725_pp0_iter4_reg <= r_reg_4725_pp0_iter3_reg;
                r_reg_4725_pp0_iter5_reg <= r_reg_4725_pp0_iter4_reg;
                x_3_reg_4609_pp0_iter2_reg <= x_3_reg_4609_pp0_iter1_reg;
                x_3_reg_4609_pp0_iter3_reg <= x_3_reg_4609_pp0_iter2_reg;
                x_3_reg_4609_pp0_iter4_reg <= x_3_reg_4609_pp0_iter3_reg;
                x_3_reg_4609_pp0_iter5_reg <= x_3_reg_4609_pp0_iter4_reg;
                x_3_reg_4609_pp0_iter6_reg <= x_3_reg_4609_pp0_iter5_reg;
                x_3_reg_4609_pp0_iter7_reg <= x_3_reg_4609_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter0_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter1_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter0_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter1_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter0_outpix_41_reg_1407;
                ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352;
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter1_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter2_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter1_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter2_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter1_outpix_41_reg_1407;
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter3_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter4_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter3_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter4_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter3_outpix_41_reg_1407;
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352;
                ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341;
                ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter4_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter5_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter4_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter5_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter4_outpix_41_reg_1407;
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter5_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter6_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter5_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter6_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter5_outpix_41_reg_1407;
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter7_outpix_39_reg_1574;
                ap_phi_reg_pp0_iter8_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter7_outpix_40_reg_1486;
                ap_phi_reg_pp0_iter8_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter7_outpix_41_reg_1407;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1586_state9 = ap_const_boolean_1))) then
                bSerie <= lfsr_b_1_fu_3780_p3;
                gSerie <= lfsr_g_1_fu_3744_p3;
                rSerie <= lfsr_r_1_fu_3708_p3;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_4581(11) <= '0';
    zext_ln1084_cast_reg_4586(15 downto 8) <= "00000000";
    select_ln552_1_cast_cast_cast_cast_reg_4591(7 downto 5) <= "000";
    select_ln552_cast_reg_4603(7 downto 5) <= "000";
    zext_ln1302_1_reg_4749(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_3039_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_3316_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_4192_p2 <= std_logic_vector(unsigned(outpix_15_fu_4179_p3) + unsigned(ap_const_lv8_1));
    add_ln1101_fu_3419_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_3270_p1) + unsigned(ap_const_lv8_1));
    add_ln1250_fu_2463_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_2459_p1) + unsigned(ap_const_lv12_1));
    add_ln1257_fu_3172_p2 <= std_logic_vector(unsigned(trunc_ln565_7_fu_3000_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2197_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q2) + unsigned(ap_const_lv9_80));
    add_ln1285_1_fu_2223_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q1) + unsigned(ap_const_lv9_80));
    add_ln1285_fu_1887_p2 <= std_logic_vector(unsigned(x_12_fu_1878_p1) + unsigned(ap_const_lv11_2AA));
    add_ln1289_1_fu_2249_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q0) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_1898_p2 <= std_logic_vector(unsigned(x_12_fu_1878_p1) + unsigned(ap_const_lv11_554));
    add_ln1303_2_fu_2843_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_2840_p1) + unsigned(zext_ln1303_fu_2836_p1));
    add_ln1304_2_fu_2577_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_2570_p1) + signed(zext_ln1304_1_fu_2567_p1));
    add_ln1304_3_fu_2573_p1 <= grp_fu_4334_p3;
    add_ln1304_3_fu_2573_p2 <= std_logic_vector(signed(grp_fu_4344_p3) + signed(add_ln1304_3_fu_2573_p1));
    add_ln1341_fu_2945_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2957_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta));
    add_ln1388_fu_2411_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_2881_p2 <= std_logic_vector(unsigned(trunc_ln565_6_fu_2668_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_2443_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_2909_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_2660_p1) + unsigned(ap_const_lv3_1));
    add_ln1449_fu_1921_p2 <= std_logic_vector(unsigned(height_val_cast24_cast_fu_1727_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1461_fu_2305_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2375_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1533_fu_3928_p2 <= std_logic_vector(unsigned(rampStart_1) + unsigned(empty));
    add_ln1545_fu_3946_p2 <= std_logic_vector(unsigned(outpix_20_fu_3932_p3) + unsigned(ap_const_lv8_1));
    add_ln1570_fu_2153_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_2774_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_2185_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_2798_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_2656_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_3642_p2 <= std_logic_vector(unsigned(select_ln1629_fu_3560_p3) + unsigned(ap_const_lv16_1));
    add_ln1753_fu_2117_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2748_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2704_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2714_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_2726_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_2652_p1) + unsigned(ap_const_lv3_1));
    add_ln565_fu_1812_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_3) + unsigned(ap_const_lv16_1));
    add_ln570_fu_3004_p2 <= std_logic_vector(unsigned(phi_mul_fu_474) + unsigned(Zplate_Hor_Control_Start));
    and_ln1235_fu_4134_p2 <= (xor_ln1235_fu_4128_p2 and grp_fu_1705_p2);
    and_ln1337_fu_2009_p2 <= (icmp_ln1072_fu_1818_p2 and cmp12_i);
    and_ln1369_fu_4004_p2 <= (xor_ln1369_fu_3998_p2 and grp_fu_1705_p2);
    and_ln1386_fu_2400_p2 <= (icmp_ln1386_fu_2395_p2 and icmp_ln1072_reg_4632);
    and_ln1449_fu_1933_p2 <= (icmp_ln1449_1_fu_1927_p2 and icmp_ln1072_fu_1818_p2);
    and_ln1454_fu_2300_p2 <= (icmp_ln1454_fu_2295_p2 and icmp_ln1072_reg_4632);
    and_ln1551_fu_3904_p2 <= (xor_ln1551_fu_3898_p2 and grp_fu_1705_p2);
    and_ln1568_fu_2142_p2 <= (icmp_ln1568_fu_2137_p2 and icmp_ln1072_reg_4632);
    and_ln1661_fu_3629_p2 <= (trunc_ln1629_fu_3551_p1 and icmp);
    and_ln1751_fu_2106_p2 <= (icmp_ln1751_fu_2100_p2 and icmp_ln1072_reg_4632);
    and_ln1801_fu_3487_p2 <= (trunc_ln1734_fu_3479_p1 and cmp136_i_fu_3482_p2);
    and_ln1862_fu_3806_p2 <= (x_10_fu_3665_p1 and icmp);
    and_ln736_1_fu_2073_p2 <= (xor_ln736_2_fu_2061_p2 and and_ln736_fu_2067_p2);
    and_ln736_fu_2067_p2 <= (xor_ln736_1_fu_2049_p2 and icmp_ln736_fu_2037_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_block_state8_pp0_stage0_iter7, ap_block_state10_pp0_stage0_iter9)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter9)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_block_state8_pp0_stage0_iter7, ap_block_state10_pp0_stage0_iter9)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter9)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp116_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_block_state8_pp0_stage0_iter7_ignore_call0, ap_block_state10_pp0_stage0_iter9_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp116 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter9_ignore_call0)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_ignore_call0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp302_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_block_state8_pp0_stage0_iter7_ignore_call6, ap_block_state10_pp0_stage0_iter9_ignore_call6)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp302 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter9_ignore_call6)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_ignore_call6)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_block_state8_pp0_stage0_iter7, ap_block_state10_pp0_stage0_iter9)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter9)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)));
    end process;


    ap_block_state10_pp0_stage0_iter9_assign_proc : process(bckgndYUV_full_n, icmp_ln565_reg_4628_pp0_iter8_reg)
    begin
                ap_block_state10_pp0_stage0_iter9 <= ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage0_iter9_ignore_call0_assign_proc : process(bckgndYUV_full_n, icmp_ln565_reg_4628_pp0_iter8_reg)
    begin
                ap_block_state10_pp0_stage0_iter9_ignore_call0 <= ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage0_iter9_ignore_call6_assign_proc : process(bckgndYUV_full_n, icmp_ln565_reg_4628_pp0_iter8_reg)
    begin
                ap_block_state10_pp0_stage0_iter9_ignore_call6 <= ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(srcYUV_empty_n, ap_predicate_op507_read_state8)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((ap_predicate_op507_read_state8 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_ignore_call0_assign_proc : process(srcYUV_empty_n, ap_predicate_op507_read_state8)
    begin
                ap_block_state8_pp0_stage0_iter7_ignore_call0 <= ((ap_predicate_op507_read_state8 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_ignore_call6_assign_proc : process(srcYUV_empty_n, ap_predicate_op507_read_state8)
    begin
                ap_block_state8_pp0_stage0_iter7_ignore_call6 <= ((ap_predicate_op507_read_state8 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_condition_1362_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4499, icmp_ln565_reg_4628_pp0_iter1_reg, or_ln1494_fu_2499_p2)
    begin
                ap_condition_1362 <= ((icmp_ln565_reg_4628_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2499_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1374_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4499, icmp_ln565_reg_4628_pp0_iter1_reg, or_ln1494_fu_2499_p2)
    begin
                ap_condition_1374 <= ((icmp_ln565_reg_4628_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2499_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1608_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4499, icmp_ln565_reg_4628_pp0_iter1_reg, or_ln1494_fu_2499_p2)
    begin
                ap_condition_1608 <= ((icmp_ln565_reg_4628_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2499_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1610_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4499, icmp_ln565_reg_4628_pp0_iter1_reg, or_ln1494_fu_2499_p2)
    begin
                ap_condition_1610 <= ((icmp_ln565_reg_4628_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4499 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2499_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2144_assign_proc : process(icmp_ln565_reg_4628_pp0_iter4_reg, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632_pp0_iter4_reg, icmp_ln1768_fu_2708_p2)
    begin
                ap_condition_2144 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln1768_fu_2708_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3915_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln565_reg_4628_pp0_iter4_reg, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632_pp0_iter4_reg, icmp_ln1768_fu_2708_p2)
    begin
                ap_condition_3915 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1768_fu_2708_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3934_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1250_fu_2469_p2)
    begin
                ap_condition_3934 <= ((icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_2469_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3937_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1250_fu_2469_p2)
    begin
                ap_condition_3937 <= ((icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_2469_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3942_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1072_fu_1818_p2)
    begin
                ap_condition_3942 <= ((icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3946_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1405_fu_2427_p2)
    begin
                ap_condition_3946 <= ((icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_2427_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3949_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1405_fu_2427_p2)
    begin
                ap_condition_3949 <= ((icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_2427_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3954_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1072_fu_1818_p2)
    begin
                ap_condition_3954 <= ((icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3959_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1586_fu_2169_p2)
    begin
                ap_condition_3959 <= ((icmp_ln1586_fu_2169_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_3964_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1586_fu_2169_p2)
    begin
                ap_condition_3964 <= ((icmp_ln1586_fu_2169_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_3969_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1072_fu_1818_p2)
    begin
                ap_condition_3969 <= ((icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3976_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load, icmp_ln1072_reg_4632, icmp_ln1473_reg_4681, icmp_ln1478_fu_2345_p2, icmp_ln1483_fu_2351_p2)
    begin
                ap_condition_3976 <= ((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_2351_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3980_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load, icmp_ln1072_reg_4632, icmp_ln1473_reg_4681, icmp_ln1478_fu_2345_p2, icmp_ln1483_fu_2351_p2)
    begin
                ap_condition_3980 <= ((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_2351_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3983_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load, icmp_ln1072_reg_4632, icmp_ln1473_reg_4681, icmp_ln1478_fu_2345_p2)
    begin
                ap_condition_3983 <= ((icmp_ln1473_reg_4681 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_0) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1478_fu_2345_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3989_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load, icmp_ln1072_fu_1818_p2, icmp_ln1473_fu_1955_p2)
    begin
                ap_condition_3989 <= ((icmp_ln1473_fu_1955_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1818_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3994_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load, icmp_ln1072_fu_1818_p2)
    begin
                ap_condition_3994 <= ((icmp_ln1072_fu_1818_p2 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3997_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln565_reg_4628_pp0_iter4_reg, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632_pp0_iter4_reg, icmp_ln1768_fu_2708_p2)
    begin
                ap_condition_3997 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1768_fu_2708_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4004_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1381_reg_4685, and_ln1386_fu_2400_p2)
    begin
                ap_condition_4004 <= ((icmp_ln1381_reg_4685 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1386_fu_2400_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4009_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1381_reg_4685, and_ln1386_fu_2400_p2)
    begin
                ap_condition_4009 <= ((icmp_ln1381_reg_4685 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_2400_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4014_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1381_fu_1979_p2)
    begin
                ap_condition_4014 <= ((icmp_ln1381_fu_1979_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4020_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1746_reg_4642, and_ln1751_fu_2106_p2)
    begin
                ap_condition_4020 <= ((icmp_ln1746_reg_4642 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1751_fu_2106_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4025_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1746_reg_4642, and_ln1751_fu_2106_p2)
    begin
                ap_condition_4025 <= ((icmp_ln1746_reg_4642 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_2106_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4030_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1746_fu_1830_p2)
    begin
                ap_condition_4030 <= ((icmp_ln1746_fu_1830_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4036_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632, icmp_ln1563_reg_4654, and_ln1568_fu_2142_p2)
    begin
                ap_condition_4036 <= ((icmp_ln1563_reg_4654 = ap_const_lv1_0) and (icmp_ln1072_reg_4632 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1568_fu_2142_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4041_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln565_reg_4628, patternId_val_load_read_reg_4529, icmp_ln1563_reg_4654, and_ln1568_fu_2142_p2)
    begin
                ap_condition_4041 <= ((icmp_ln1563_reg_4654 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_2142_p2) and (icmp_ln565_reg_4628 = ap_const_lv1_0) and (patternId_val_load_read_reg_4529 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_4046_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1806_p2, patternId_val_load_read_read_fu_656_p2, icmp_ln1563_fu_1860_p2)
    begin
                ap_condition_4046 <= ((icmp_ln1563_fu_1860_p2 = ap_const_lv1_1) and (patternId_val_load_read_read_fu_656_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1806_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_outpix_39_phi_fu_1579_p74_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, patternId_val_load, patternId_val_load_read_reg_4529, ap_phi_reg_pp0_iter9_outpix_39_reg_1574, outpix_1_fu_494)
    begin
        if ((not((patternId_val_load_read_reg_4529 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_F)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_0)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4529 
    = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_39_phi_fu_1579_p74 <= outpix_1_fu_494;
        else 
            ap_phi_mux_outpix_39_phi_fu_1579_p74 <= ap_phi_reg_pp0_iter9_outpix_39_reg_1574;
        end if; 
    end process;


    ap_phi_mux_outpix_40_phi_fu_1491_p74_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, patternId_val_load, patternId_val_load_read_reg_4529, ap_phi_reg_pp0_iter9_outpix_40_reg_1486, outpix_4_fu_498)
    begin
        if ((not((patternId_val_load_read_reg_4529 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_F)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_0)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4529 
    = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_40_phi_fu_1491_p74 <= outpix_4_fu_498;
        else 
            ap_phi_mux_outpix_40_phi_fu_1491_p74 <= ap_phi_reg_pp0_iter9_outpix_40_reg_1486;
        end if; 
    end process;


    ap_phi_mux_outpix_41_phi_fu_1410_p74_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, patternId_val_load, patternId_val_load_read_reg_4529, ap_phi_reg_pp0_iter9_outpix_41_reg_1407, outpix_5_fu_502)
    begin
        if ((not((patternId_val_load_read_reg_4529 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_F)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_0)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4529 
    = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4529 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_41_phi_fu_1410_p74 <= outpix_5_fu_502;
        else 
            ap_phi_mux_outpix_41_phi_fu_1410_p74 <= ap_phi_reg_pp0_iter9_outpix_41_reg_1407;
        end if; 
    end process;


    ap_phi_mux_outpix_45_phi_fu_1686_p4_assign_proc : process(cmp8_read_reg_4533, icmp_ln565_reg_4628_pp0_iter8_reg, cmp8, ap_phi_mux_outpix_39_phi_fu_1579_p74, outpix_42_fu_4245_p3, ap_phi_reg_pp0_iter9_outpix_45_reg_1683)
    begin
        if ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4533 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_45_phi_fu_1686_p4 <= ap_phi_mux_outpix_39_phi_fu_1579_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_45_phi_fu_1686_p4 <= outpix_42_fu_4245_p3;
            else 
                ap_phi_mux_outpix_45_phi_fu_1686_p4 <= ap_phi_reg_pp0_iter9_outpix_45_reg_1683;
            end if;
        else 
            ap_phi_mux_outpix_45_phi_fu_1686_p4 <= ap_phi_reg_pp0_iter9_outpix_45_reg_1683;
        end if; 
    end process;


    ap_phi_mux_outpix_46_phi_fu_1676_p4_assign_proc : process(cmp8_read_reg_4533, icmp_ln565_reg_4628_pp0_iter8_reg, cmp8, ap_phi_mux_outpix_40_phi_fu_1491_p74, outpix_43_fu_4238_p3, ap_phi_reg_pp0_iter9_outpix_46_reg_1673)
    begin
        if ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4533 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_46_phi_fu_1676_p4 <= ap_phi_mux_outpix_40_phi_fu_1491_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_46_phi_fu_1676_p4 <= outpix_43_fu_4238_p3;
            else 
                ap_phi_mux_outpix_46_phi_fu_1676_p4 <= ap_phi_reg_pp0_iter9_outpix_46_reg_1673;
            end if;
        else 
            ap_phi_mux_outpix_46_phi_fu_1676_p4 <= ap_phi_reg_pp0_iter9_outpix_46_reg_1673;
        end if; 
    end process;


    ap_phi_mux_outpix_47_phi_fu_1666_p4_assign_proc : process(cmp8_read_reg_4533, icmp_ln565_reg_4628_pp0_iter8_reg, cmp8, ap_phi_mux_outpix_41_phi_fu_1410_p74, outpix_44_fu_4231_p3, ap_phi_reg_pp0_iter9_outpix_47_reg_1663)
    begin
        if ((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4533 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_47_phi_fu_1666_p4 <= ap_phi_mux_outpix_41_phi_fu_1410_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_47_phi_fu_1666_p4 <= outpix_44_fu_4231_p3;
            else 
                ap_phi_mux_outpix_47_phi_fu_1666_p4 <= ap_phi_reg_pp0_iter9_outpix_47_reg_1663;
            end if;
        else 
            ap_phi_mux_outpix_47_phi_fu_1666_p4 <= ap_phi_reg_pp0_iter9_outpix_47_reg_1663;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_1308 <= "X";
    ap_phi_reg_pp0_iter0_outpix_39_reg_1574 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_40_reg_1486 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_41_reg_1407 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330 <= "XX";
    ap_phi_reg_pp0_iter9_outpix_45_reg_1683 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter9_outpix_46_reg_1673 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter9_outpix_47_reg_1663 <= "XXXXXXXX";

    ap_predicate_op116_call_state1_assign_proc : process(icmp_ln565_fu_1806_p2, patternId_val_load)
    begin
                ap_predicate_op116_call_state1 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln565_fu_1806_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op302_call_state4_assign_proc : process(patternId_val_load, icmp_ln565_reg_4628_pp0_iter2_reg)
    begin
                ap_predicate_op302_call_state4 <= ((icmp_ln565_reg_4628_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_A));
    end process;


    ap_predicate_op507_read_state8_assign_proc : process(icmp_ln565_reg_4628_pp0_iter6_reg, cmp8)
    begin
                ap_predicate_op507_read_state8 <= ((cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_478)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_3 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_3 <= x_fu_478;
        end if; 
    end process;

    b_1_fu_2601_p3 <= 
        ap_const_lv8_FF when (tmp_14_fu_2583_p3(0) = '1') else 
        trunc_ln2_fu_2591_p4;
    b_3_fu_2609_p3 <= 
        b_reg_4736_pp0_iter3_reg when (cmp2_i267(0) = '1') else 
        b_1_fu_2601_p3;
    b_fu_2267_p3 <= 
        ap_const_lv8_FF when (tmp_10_fu_2255_p3(0) = '1') else 
        trunc_ln1289_fu_2263_p1;
    barWidth_cast_cast_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter9, bckgndYUV_full_n, icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((ap_phi_mux_outpix_47_phi_fu_1666_p4 & ap_phi_mux_outpix_46_phi_fu_1676_p4) & ap_phi_mux_outpix_45_phi_fu_1686_p4);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1519_fu_3346_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3399_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3404_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_fu_1848_p2 <= "1" when (dpYUVCoef = ap_const_lv8_0) else "0";
    cmp136_i_fu_3482_p2 <= "0" when (colorFormatLocal = ap_const_lv8_1) else "1";
    cmp2_i267_read_reg_4506 <= cmp2_i267;
    cmp54_i_fu_1842_p2 <= "1" when (dpDynamicRange = ap_const_lv8_0) else "0";
    cmp8_read_read_fu_662_p2 <= cmp8;
    cmp8_read_reg_4533 <= cmp8;
    colorFormatLocal_read_reg_4499 <= colorFormatLocal;
    empty_116_fu_3168_p1 <= s(8 - 1 downto 0);
    empty_117_fu_3112_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    g_1_fu_2867_p3 <= 
        ap_const_lv8_FF when (tmp_13_fu_2849_p3(0) = '1') else 
        trunc_ln1_fu_2857_p4;
    g_2_fu_2875_p3 <= 
        g_reg_4731_pp0_iter4_reg when (cmp2_i267(0) = '1') else 
        g_1_fu_2867_p3;
    g_fu_2241_p3 <= 
        ap_const_lv8_FF when (tmp_8_fu_2229_p3(0) = '1') else 
        trunc_ln1285_fu_2237_p1;
    grnYuv_address0 <= zext_ln1165_fu_3409_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1693_p3 <= 
        ap_const_lv2_2 when (empty_117_fu_3112_p1(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1700_p2 <= "1" when (colorFormatLocal = ap_const_lv8_1) else "0";
    grp_fu_1705_p2 <= "0" when (colorFormatLocal = ap_const_lv8_0) else "1";

    grp_fu_4308_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4308_ce <= ap_const_logic_1;
        else 
            grp_fu_4308_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4308_p0 <= zext_ln1347_fu_2015_p1(16 - 1 downto 0);
    grp_fu_4308_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4308_p2 <= zext_ln1347_fu_2015_p1(16 - 1 downto 0);

    grp_fu_4317_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4317_ce <= ap_const_logic_1;
        else 
            grp_fu_4317_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4317_p0 <= zext_ln1302_fu_2275_p1(8 - 1 downto 0);
    grp_fu_4317_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_4317_p2 <= ap_const_lv15_1080(13 - 1 downto 0);

    grp_fu_4326_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4326_ce <= ap_const_logic_1;
        else 
            grp_fu_4326_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4326_p0 <= zext_ln1302_fu_2275_p1(8 - 1 downto 0);
    grp_fu_4326_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_4334_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4334_ce <= ap_const_logic_1;
        else 
            grp_fu_4334_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4334_p0 <= grp_fu_4334_p00(8 - 1 downto 0);
    grp_fu_4334_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2241_p3),16));
    grp_fu_4334_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);

    grp_fu_4344_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4344_ce <= ap_const_logic_1;
        else 
            grp_fu_4344_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4344_p0 <= grp_fu_4344_p00(8 - 1 downto 0);
    grp_fu_4344_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2267_p3),14));
    grp_fu_4344_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_4344_p2 <= grp_fu_4344_p20(15 - 1 downto 0);
    grp_fu_4344_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2508_p3),16));

    grp_fu_4354_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4354_ce <= ap_const_logic_1;
        else 
            grp_fu_4354_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4354_p0 <= zext_ln1302_1_reg_4749(8 - 1 downto 0);
    grp_fu_4354_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_4354_p2 <= grp_fu_4354_p20(15 - 1 downto 0);
    grp_fu_4354_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4317_p3),16));

    grp_fu_4362_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4362_ce <= ap_const_logic_1;
        else 
            grp_fu_4362_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4362_p0 <= zext_ln1302_1_reg_4749(8 - 1 downto 0);
    grp_fu_4362_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_4370_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4370_ce <= ap_const_logic_1;
        else 
            grp_fu_4370_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4370_p0 <= grp_fu_4370_p00(8 - 1 downto 0);
    grp_fu_4370_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_4736_pp0_iter2_reg),13));
    grp_fu_4370_p1 <= ap_const_lv13_1D(5 - 1 downto 0);
    grp_fu_4370_p2 <= grp_fu_4370_p20(16 - 1 downto 0);
    grp_fu_4370_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4354_p3),17));

    grp_fu_4380_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4380_ce <= ap_const_logic_1;
        else 
            grp_fu_4380_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4380_p2 <= std_logic_vector(unsigned(phi_mul_fu_474) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_reg_ap_uint_10_s_fu_1909_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp116)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp116) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_ap_uint_10_s_fu_1909_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1909_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_2528_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp302)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp302) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_int_s_fu_2528_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2528_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2528_d <= grp_fu_4308_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_predicate_pred2050_state6, add_ln1412_fu_2909_p2, ap_predicate_pred2203_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2203_state5 = ap_const_boolean_1))) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2050_state6 = ap_const_boolean_1))) then 
                hBarSel_0 <= add_ln1412_fu_2909_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2050_state6, ap_predicate_pred2203_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2050_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2203_state5 = ap_const_boolean_1)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_2915_p1, ap_predicate_pred2050_state6, ap_predicate_pred2024_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2024_state6 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2050_state6 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_2915_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2050_state6, ap_predicate_pred2024_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2024_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2050_state6 = ap_const_boolean_1)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_predicate_pred2096_state6, add_ln1593_fu_2798_p2, ap_predicate_pred2308_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2308_state5 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2096_state6 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= add_ln1593_fu_2798_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2096_state6, ap_predicate_pred2308_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2096_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2308_state5 = ap_const_boolean_1)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_2804_p1, ap_predicate_pred2096_state6, ap_predicate_pred2072_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2072_state6 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2096_state6 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_2804_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2096_state6, ap_predicate_pred2072_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2072_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2096_state6 = ap_const_boolean_1)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, zext_ln1257_fu_3178_p1, empty_116_fu_3168_p1, ap_predicate_pred1976_state7, ap_predicate_pred1982_state7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((ap_predicate_pred1982_state7 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= empty_116_fu_3168_p1;
            elsif ((ap_predicate_pred1976_state7 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= zext_ln1257_fu_3178_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_predicate_pred1976_state7, ap_predicate_pred1982_state7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1982_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1976_state7 = ap_const_boolean_1)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter6, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_3178_p1, empty_116_fu_3168_p1, ap_predicate_pred1976_state7, ap_predicate_pred1982_state7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((ap_predicate_pred1982_state7 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_116_fu_3168_p1;
            elsif ((ap_predicate_pred1976_state7 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_3178_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_predicate_pred1976_state7, ap_predicate_pred1982_state7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1982_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred1976_state7 = ap_const_boolean_1)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, add_ln1775_fu_2726_p2, ap_predicate_pred2369_state5, ap_condition_3915)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2369_state5 = ap_const_boolean_1))) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_3915)) then 
                hBarSel_5_0 <= add_ln1775_fu_2726_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln565_reg_4628_pp0_iter4_reg, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632_pp0_iter4_reg, icmp_ln1768_fu_2708_p2, ap_predicate_pred2369_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2369_state5 = ap_const_boolean_1)) or ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1768_fu_2708_p2 = ap_const_lv1_0)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_2732_p1, ap_predicate_pred2147_state6, ap_condition_2144)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2147_state6 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2144)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_2732_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln565_reg_4628_pp0_iter4_reg, patternId_val_load_read_reg_4529, icmp_ln1072_reg_4632_pp0_iter4_reg, icmp_ln1768_fu_2708_p2, ap_predicate_pred2147_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2147_state6 = ap_const_boolean_1)) or ((icmp_ln1072_reg_4632_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_4529 = ap_const_lv8_13) and (icmp_ln565_reg_4628_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1768_fu_2708_p2 = ap_const_lv1_0)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_486;

    hdata_flag_1_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter8, hdata_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred1590_state9, zext_ln552_1_fu_3952_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
            hdata_loc_1_out_o <= zext_ln552_1_fu_3952_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1590_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3946_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1590_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1590_state9 = ap_const_boolean_1))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    height_val_cast24_cast_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height_val_cast24),17));
    icmp_ln1072_fu_1818_p2 <= "1" when (ap_sig_allocacmp_x_3 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_2031_p2 <= "1" when (or_ln1095_fu_2025_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_2469_p2 <= "1" when (unsigned(add_ln1250_fu_2463_p2) < unsigned(barWidth_cast_cast_reg_4581)) else "0";
    icmp_ln1330_fu_2003_p2 <= "1" when (or_ln1330_fu_1997_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_1979_p2 <= "1" when (or_ln1381_fu_1973_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_2395_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_2391_p1)) else "0";
    icmp_ln1405_fu_2427_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1449_1_fu_1927_p2 <= "1" when (add_ln1449_fu_1921_p2 = zext_ln565_cast_fu_1723_p1) else "0";
    icmp_ln1449_fu_1915_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    icmp_ln1454_fu_2295_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_2291_p1) else "0";
    icmp_ln1473_fu_1955_p2 <= "1" when (sub35_i_fu_1949_p2 = x_18_cast31_fu_1945_p1) else "0";
    icmp_ln1478_fu_2345_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1909_ap_return)) else "0";
    icmp_ln1483_fu_2351_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1909_ap_return) else "0";
    icmp_ln1563_fu_1860_p2 <= "1" when (or_ln1563_fu_1854_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_2137_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_2133_p1)) else "0";
    icmp_ln1586_fu_2169_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1629_fu_3554_p2 <= "1" when (x_11_fu_3548_p1 = ap_const_lv8_0) else "0";
    icmp_ln1637_1_fu_3577_p2 <= "1" when (Sel = ap_const_lv2_2) else "0";
    icmp_ln1637_2_fu_3596_p2 <= "1" when (Sel = ap_const_lv2_0) else "0";
    icmp_ln1637_fu_3572_p2 <= "1" when (Sel = ap_const_lv2_1) else "0";
    icmp_ln1746_fu_1830_p2 <= "1" when (or_ln1746_fu_1824_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_2100_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2708_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1806_p2 <= "1" when (ap_sig_allocacmp_x_3 = loopWidth) else "0";
    icmp_ln736_1_fu_2043_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_3) < unsigned(passthruStartX_val_load)) else "0";
    icmp_ln736_2_fu_2055_p2 <= "1" when (unsigned(y) < unsigned(passthruStartY_val_load)) else "0";
    icmp_ln736_fu_2037_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_3) < unsigned(passthruEndX_val_load)) else "0";
    lfsr_b_1_fu_3780_p3 <= (xor_ln1853_fu_3774_p2 & lshr_ln2_fu_3764_p4);
    lfsr_g_1_fu_3744_p3 <= (xor_ln1846_fu_3738_p2 & lshr_ln1_fu_3728_p4);
    lfsr_r_1_fu_3708_p3 <= (xor_ln1839_fu_3702_p2 & lshr_ln_fu_3692_p4);
    lshr_ln1_fu_3728_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3764_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_3366_p1 <= grp_fu_4380_p3;
    lshr_ln3_fu_3366_p4 <= lshr_ln3_fu_3366_p1(15 downto 5);
    lshr_ln_fu_3692_p4 <= rSerie(27 downto 1);
    mul_ln1356_fu_4032_p1 <= ap_const_lv28_DD(9 - 1 downto 0);
    or_ln1095_fu_2025_p2 <= (y or ap_sig_allocacmp_x_3);
    or_ln1235_fu_4140_p2 <= (grp_fu_1700_p2 or and_ln1235_fu_4134_p2);
    or_ln1330_fu_1997_p2 <= (y or ap_sig_allocacmp_x_3);
    or_ln1369_fu_4010_p2 <= (grp_fu_1700_p2 or and_ln1369_fu_4004_p2);
    or_ln1381_fu_1973_p2 <= (y or ap_sig_allocacmp_x_3);
    or_ln1415_fu_3140_p2 <= (trunc_ln1415_1_fu_3136_p1 or shl_ln3_fu_3124_p3);
    or_ln1494_fu_2499_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1308);
    or_ln1551_fu_3910_p2 <= (grp_fu_1700_p2 or and_ln1551_fu_3904_p2);
    or_ln1563_fu_1854_p2 <= (y or ap_sig_allocacmp_x_3);
    or_ln1637_1_fu_3601_p2 <= (icmp_ln1637_2_fu_3596_p2 or icmp_ln1637_1_fu_3577_p2);
    or_ln1637_2_fu_3615_p2 <= (icmp_ln1637_fu_3572_p2 or icmp_ln1637_2_fu_3596_p2);
    or_ln1637_fu_3582_p2 <= (icmp_ln1637_fu_3572_p2 or icmp_ln1637_1_fu_3577_p2);
    or_ln1746_fu_1824_p2 <= (y or ap_sig_allocacmp_x_3);
    or_ln1778_fu_3033_p2 <= (trunc_ln1778_1_fu_3029_p1 or shl_ln5_fu_3017_p3);
    or_ln736_fu_2085_p2 <= (xor_ln736_fu_2079_p2 or rev);
    outpix_10_out <= outpix_4_fu_498;

    outpix_10_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_10_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_11_out <= outpix_5_fu_502;

    outpix_11_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_11_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_15_fu_4179_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_4632_pp0_iter7_reg(0) = '1') else 
        trunc_ln565_1_fu_3463_p1;
    outpix_16_fu_4185_p3 <= 
        outpix_15_fu_4179_p3 when (cmp2_i267(0) = '1') else 
        ap_const_lv8_80;
    outpix_17_fu_4158_p3 <= 
        rampStart_1 when (cmp2_i267(0) = '1') else 
        ap_const_lv8_80;
    outpix_20_fu_3932_p3 <= 
        add_ln1533_fu_3928_p2 when (icmp_ln1072_reg_4632_pp0_iter7_reg(0) = '1') else 
        trunc_ln565_fu_3459_p1;
    outpix_21_fu_3939_p3 <= 
        outpix_20_fu_3932_p3 when (cmp2_i267(0) = '1') else 
        ap_const_lv8_80;
    outpix_22_fu_3798_p3 <= (xor_ln1839_fu_3702_p2 & tmp_2_fu_3788_p4);
    outpix_23_fu_3847_p3 <= 
        outpix_24_fu_3821_p3 when (and_ln1862_fu_3806_p2(0) = '1') else 
        tmp_7_fu_3839_p3;
    outpix_24_fu_3821_p3 <= (xor_ln1853_fu_3774_p2 & tmp_3_fu_3811_p4);
    outpix_26_fu_3634_p3 <= 
        tmp_25_fu_3621_p3 when (and_ln1661_fu_3629_p2(0) = '1') else 
        tmp_22_fu_3607_p3;
    outpix_28_fu_3533_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    outpix_29_fu_4168_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    outpix_30_fu_4172_p3 <= 
        outpix_29_fu_4168_p1 when (cmp2_i267(0) = '1') else 
        ap_const_lv8_80;
    outpix_31_fu_4090_p2 <= std_logic_vector(unsigned(select_ln1356_fu_4082_p3) + unsigned(ap_const_lv8_90));
    outpix_32_fu_4096_p3 <= 
        outpix_31_fu_4090_p2 when (cmp2_i267(0) = '1') else 
        ap_const_lv8_80;
    outpix_33_fu_4110_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4106_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_34_fu_4146_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln1235_fu_4140_p2(0) = '1') else 
        select_ln1262_fu_4121_p3;
    outpix_35_fu_3980_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_3976_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_36_fu_4016_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln1369_fu_4010_p2(0) = '1') else 
        select_ln1422_fu_3991_p3;
    outpix_37_fu_3880_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3876_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_38_fu_3916_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln1551_fu_3910_p2(0) = '1') else 
        select_ln1603_fu_3891_p3;
    outpix_42_fu_4245_p3 <= 
        ap_phi_mux_outpix_39_phi_fu_1579_p74 when (or_ln736_reg_4706_pp0_iter8_reg(0) = '1') else 
        outpix_14_reg_5081;
    outpix_43_fu_4238_p3 <= 
        ap_phi_mux_outpix_40_phi_fu_1491_p74 when (or_ln736_reg_4706_pp0_iter8_reg(0) = '1') else 
        outpix_13_reg_5087;
    outpix_44_fu_4231_p3 <= 
        ap_phi_mux_outpix_41_phi_fu_1410_p74 when (or_ln736_reg_4706_pp0_iter8_reg(0) = '1') else 
        outpix_12_reg_5093;
    outpix_9_out <= outpix_1_fu_494;

    outpix_9_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_9_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_010244_out_o_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, p_0_0_010244_out_i, ap_block_pp0_stage0, trunc_ln571_fu_3274_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_010244_out_o <= trunc_ln571_fu_3274_p1;
        else 
            p_0_0_010244_out_o <= p_0_0_010244_out_i;
        end if; 
    end process;


    p_0_0_010244_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_010244_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_010244_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0248_out_o_assign_proc : process(ap_enable_reg_pp0_iter7, srcYUV_dout, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, p_0_0_0248_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_0248_out_o <= srcYUV_dout(23 downto 16);
        else 
            p_0_0_0248_out_o <= p_0_0_0248_out_i;
        end if; 
    end process;


    p_0_0_0248_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_0248_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0248_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_09246_out_o_assign_proc : process(ap_enable_reg_pp0_iter7, srcYUV_dout, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, p_0_0_09246_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_09246_out_o <= srcYUV_dout(15 downto 8);
        else 
            p_0_0_09246_out_o <= p_0_0_09246_out_i;
        end if; 
    end process;


    p_0_0_09246_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln565_reg_4628_pp0_iter6_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4628_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_0_0_09246_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09246_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_load_read_read_fu_656_p2 <= patternId_val_load;
    patternId_val_load_read_reg_4529 <= patternId_val_load;
        pix_10_cast_fu_3513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),8));

        pix_11_cast_fu_3517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),8));

    pix_11_fu_3501_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3487_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    pix_14_fu_3493_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3487_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_9_cast_fu_3509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),8));

    r_1_fu_3098_p3 <= 
        ap_const_lv8_FF when (tmp_12_fu_3082_p3(0) = '1') else 
        trunc_ln_fu_3089_p4;
    r_3_fu_3106_p3 <= 
        r_reg_4725_pp0_iter5_reg when (cmp2_i267(0) = '1') else 
        r_1_fu_3098_p3;
    r_fu_2215_p3 <= 
        ap_const_lv8_FF when (tmp_4_fu_2203_p3(0) = '1') else 
        trunc_ln1281_fu_2211_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter7, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred1951_state8, ap_predicate_pred1957_state8, add_ln1101_fu_3419_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1957_state8 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred1951_state8 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_3419_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_482;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter8, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred1582_state9, add_ln1664_fu_3642_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_3642_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1582_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1629_fu_3560_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1582_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1582_state9 = ap_const_boolean_1))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_490;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(icmp_ln565_reg_4628_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_4628_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter8, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred1598_state9, zext_ln552_fu_4198_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
            rampVal_3_loc_1_out_o <= zext_ln552_fu_4198_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1598_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4192_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_predicate_pred1598_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_predicate_pred1598_state9 = ap_const_boolean_1))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1951_state8, ap_predicate_pred1957_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1957_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1951_state8 = ap_const_boolean_1)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter7, rampVal_loc_1_out_i, ap_block_pp0_stage0, zext_ln1084_cast_reg_4586, zext_ln1101_fu_3425_p1, ap_predicate_pred1951_state8, ap_predicate_pred1957_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1957_state8 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1084_cast_reg_4586;
            elsif ((ap_predicate_pred1951_state8 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_3425_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1951_state8, ap_predicate_pred1957_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1957_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1951_state8 = ap_const_boolean_1)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3414_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1144_fu_3253_p3 <= 
        ap_const_lv2_2 when (x_4_fu_3250_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1165_fu_3242_p3 <= 
        ap_const_lv2_2 when (x_5_fu_3239_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1186_fu_3231_p3 <= 
        ap_const_lv2_2 when (x_6_fu_3228_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1207_fu_3220_p3 <= 
        ap_const_lv2_2 when (x_7_fu_3217_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1228_fu_3209_p3 <= 
        ap_const_lv2_2 when (x_8_fu_3206_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1262_fu_4121_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_4117_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1356_fu_4082_p3 <= 
        sub_ln1356_1_fu_4066_p2 when (tmp_24_fu_4042_p3(0) = '1') else 
        trunc_ln1356_2_fu_4072_p4;
    select_ln1422_fu_3991_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_3987_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1603_fu_3891_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_3887_p1 when (cmp2_i267(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1629_fu_3560_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_fu_3554_p2(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln552_1_cast_cast_cast_cast_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln552_1_cast_cast_cast_fu_1743_p1),8));
        select_ln552_1_cast_cast_cast_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln552_1_cast_cast),5));

    select_ln552_1_fu_3536_p3 <= 
        ap_const_lv8_FF when (outpix_28_fu_3533_p1(0) = '1') else 
        ap_const_lv8_0;
    select_ln552_cast_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln552),8));
        sext_ln1304_1_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4344_p3),17));

        sext_ln1600_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),8));

        sext_ln1785_fu_3525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),8));

        sext_ln1786_fu_3529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),8));

    sext_ln552_cast_fu_1751_p3 <= 
        ap_const_lv8_FF when (sext_ln552(0) = '1') else 
        ap_const_lv8_0;
    shl_ln1_fu_2508_p3 <= (r_reg_4725_pp0_iter2_reg & ap_const_lv7_0);
    shl_ln2_fu_2974_p3 <= (rampStart_1 & ap_const_lv8_0);
    shl_ln3_fu_3124_p3 <= (trunc_ln1415_fu_3120_p1 & ap_const_lv3_0);
    shl_ln4_fu_3052_p3 <= (trunc_ln1596_fu_3048_p1 & ap_const_lv4_0);
    shl_ln5_fu_3017_p3 <= (trunc_ln1778_fu_3013_p1 & ap_const_lv3_0);
    shl_ln_fu_2829_p3 <= (b_reg_4736_pp0_iter4_reg & ap_const_lv7_0);

    srcYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, srcYUV_empty_n, ap_predicate_op507_read_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op507_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            srcYUV_blk_n <= srcYUV_empty_n;
        else 
            srcYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    srcYUV_read_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op507_read_state8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op507_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            srcYUV_read <= ap_const_logic_1;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    sub35_i_fu_1949_p2 <= std_logic_vector(unsigned(width_val_cast30_cast_fu_1731_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln1256_fu_2478_p2 <= std_logic_vector(unsigned(trunc_ln1252_fu_2474_p1) - unsigned(barWidth));
    sub_ln1356_1_fu_4066_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_4056_p4));
    sub_ln1356_fu_4050_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_fu_4038_p1));
    sub_ln1411_fu_2432_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2357_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1909_ap_return));
    sub_ln1592_fu_2174_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_3068_p2 <= (trunc_ln1596_1_fu_3064_p1 or shl_ln4_fu_3052_p3);
    tmp_10_fu_2255_p3 <= add_ln1289_1_fu_2249_p2(8 downto 8);
    tmp_12_fu_3082_p3 <= grp_fu_4370_p3(16 downto 16);
    tmp_13_fu_2849_p3 <= add_ln1303_2_fu_2843_p2(16 downto 16);
    tmp_14_fu_2583_p3 <= add_ln1304_2_fu_2577_p2(16 downto 16);
    tmp_15_fu_3684_p3 <= rSerie(3 downto 3);
    tmp_18_fu_3720_p3 <= gSerie(3 downto 3);
    tmp_19_fu_3756_p3 <= bSerie(3 downto 3);
    tmp_20_fu_3568_p1 <= select_ln1629_fu_3560_p3(8 - 1 downto 0);
    tmp_22_fu_3607_p3 <= 
        ap_const_lv8_0 when (or_ln1637_1_fu_3601_p2(0) = '1') else 
        tmp_20_fu_3568_p1;
    tmp_24_fu_4042_p3 <= mul_ln1356_fu_4032_p2(27 downto 27);
    tmp_25_fu_3621_p3 <= 
        ap_const_lv8_0 when (or_ln1637_2_fu_3615_p2(0) = '1') else 
        tmp_20_fu_3568_p1;
    tmp_26_fu_3588_p3 <= 
        ap_const_lv8_0 when (or_ln1637_fu_3582_p2(0) = '1') else 
        tmp_20_fu_3568_p1;
    tmp_2_fu_3788_p4 <= rSerie(27 downto 21);
    tmp_3_fu_3811_p4 <= bSerie(27 downto 21);
    tmp_4_fu_2203_p3 <= add_ln1281_fu_2197_p2(8 downto 8);
    tmp_6_fu_3829_p4 <= gSerie(27 downto 21);
    tmp_7_fu_3839_p3 <= (xor_ln1846_fu_3738_p2 & tmp_6_fu_3829_p4);
    tmp_8_fu_2229_p3 <= add_ln1285_1_fu_2223_p2(8 downto 8);

    tpgBarSelRgb_b_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1850_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1877_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1895_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1895_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1877_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1850_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1850_state8, ap_predicate_pred1877_state8, ap_predicate_pred1895_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1895_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1877_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1850_state8 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_2_cast_fu_3924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_4154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1850_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1877_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1895_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1895_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1877_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1850_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1850_state8, ap_predicate_pred1877_state8, ap_predicate_pred1895_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1895_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1877_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1850_state8 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_3987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_2_cast_fu_3887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_cast_fu_4117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));


    tpgBarSelRgb_r_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1850_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1877_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1895_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1895_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1877_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1850_state8 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1850_state8, ap_predicate_pred1877_state8, ap_predicate_pred1895_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1895_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1877_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1850_state8 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_3976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_3876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_4106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1849_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1876_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1894_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1894_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1876_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1849_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1849_state8, ap_predicate_pred1876_state8, ap_predicate_pred1894_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1894_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1876_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1849_state8 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1849_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1876_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1894_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1894_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1876_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1849_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1849_state8, ap_predicate_pred1876_state8, ap_predicate_pred1894_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1894_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1876_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1849_state8 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, zext_ln1600_1_fu_3336_p1, ap_predicate_pred1854_state8, zext_ln1419_1_fu_3356_p1, ap_predicate_pred1881_state8, zext_ln1260_fu_3384_p1, ap_predicate_pred1899_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_predicate_pred1899_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1260_fu_3384_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1881_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1419_1_fu_3356_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1854_state8 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1600_1_fu_3336_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_predicate_pred1854_state8, ap_predicate_pred1881_state8, ap_predicate_pred1899_state8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1899_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1881_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_predicate_pred1854_state8 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_3074_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_address0 <= zext_ln1289_fu_1904_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address1 <= zext_ln1285_fu_1893_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address2 <= zext_ln1281_fu_1882_p1(11 - 1 downto 0);

    tpgSinTableArray_9bit_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_3375_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_3146_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1235_fu_4103_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    trunc_ln1252_fu_2474_p1 <= add_ln1250_fu_2463_p2(11 - 1 downto 0);
    trunc_ln1273_fu_3079_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    trunc_ln1281_fu_2211_p1 <= add_ln1281_fu_2197_p2(8 - 1 downto 0);
    trunc_ln1285_fu_2237_p1 <= add_ln1285_1_fu_2223_p2(8 - 1 downto 0);
    trunc_ln1289_fu_2263_p1 <= add_ln1289_1_fu_2249_p2(8 - 1 downto 0);
    trunc_ln1356_1_fu_4056_p4 <= sub_ln1356_fu_4050_p2(26 downto 19);
    trunc_ln1356_2_fu_4072_p4 <= mul_ln1356_fu_4032_p2(26 downto 19);
    trunc_ln1356_fu_4038_p1 <= mul_ln1356_fu_4032_p2(27 - 1 downto 0);
    trunc_ln1369_fu_3973_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    trunc_ln1415_1_fu_3136_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_3120_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1551_fu_3873_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    trunc_ln1596_1_fu_3064_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1596_fu_3048_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1629_fu_3551_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    trunc_ln1734_fu_3479_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    trunc_ln1768_fu_2704_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_3029_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_3013_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_3680_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3716_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3752_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln1_fu_2857_p4 <= add_ln1303_2_fu_2843_p2(15 downto 8);
    trunc_ln2_fu_2591_p4 <= add_ln1304_3_fu_2573_p2(15 downto 8);
    trunc_ln565_1_fu_3463_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_2_fu_2652_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_2656_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_2660_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_2664_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_6_fu_2668_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_7_fu_3000_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_8_fu_3270_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_fu_3459_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln571_fu_3274_p1 <= srcYUV_dout(8 - 1 downto 0);
    trunc_ln_fu_3089_p4 <= grp_fu_4370_p3(15 downto 8);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_predicate_pred2028_state6, add_ln1393_fu_2881_p2, ap_predicate_pred2248_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2248_state5 = ap_const_boolean_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2028_state6 = ap_const_boolean_1))) then 
                vBarSel <= add_ln1393_fu_2881_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_predicate_pred2122_state6, xor_ln1758_fu_2672_p2, ap_predicate_pred2408_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2408_state5 = ap_const_boolean_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2122_state6 = ap_const_boolean_1))) then 
                vBarSel_1 <= xor_ln1758_fu_2672_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2122_state6, ap_predicate_pred2408_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2122_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2408_state5 = ap_const_boolean_1)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, add_ln1575_fu_2774_p2, ap_predicate_pred2076_state6, ap_predicate_pred2351_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2351_state5 = ap_const_boolean_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2076_state6 = ap_const_boolean_1))) then 
                vBarSel_2 <= add_ln1575_fu_2774_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2076_state6, ap_predicate_pred2351_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2076_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2351_state5 = ap_const_boolean_1)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_2774_p2, ap_predicate_pred2076_state6, ap_predicate_pred2082_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2082_state6 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2076_state6 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_2774_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2076_state6, ap_predicate_pred2082_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2082_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2076_state6 = ap_const_boolean_1)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_2678_p1, ap_predicate_pred2122_state6, ap_predicate_pred2128_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2128_state6 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2122_state6 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_2678_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2122_state6, ap_predicate_pred2128_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2128_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2122_state6 = ap_const_boolean_1)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2028_state6, ap_predicate_pred2248_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2028_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2248_state5 = ap_const_boolean_1)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_2887_p1, ap_predicate_pred2028_state6, ap_predicate_pred2034_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2034_state6 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2028_state6 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_2887_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2028_state6, ap_predicate_pred2034_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2034_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2028_state6 = ap_const_boolean_1)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3351_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3394_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    width_val_cast30_cast_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_val_cast30),17));
    x_10_fu_3665_p1 <= x_3_reg_4609_pp0_iter7_reg(1 - 1 downto 0);
    x_11_fu_3548_p1 <= x_3_reg_4609_pp0_iter7_reg(8 - 1 downto 0);
    x_12_fu_1878_p1 <= ap_sig_allocacmp_x_3(11 - 1 downto 0);
    x_18_cast31_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_3),17));
    x_4_fu_3250_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    x_5_fu_3239_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    x_6_fu_3228_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    x_7_fu_3217_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    x_8_fu_3206_p1 <= x_3_reg_4609_pp0_iter5_reg(1 - 1 downto 0);
    xor_ln1235_fu_4128_p2 <= (trunc_ln1235_fu_4103_p1 xor ap_const_lv1_1);
    xor_ln1369_fu_3998_p2 <= (trunc_ln1369_fu_3973_p1 xor ap_const_lv1_1);
    xor_ln1551_fu_3898_p2 <= (trunc_ln1551_fu_3873_p1 xor ap_const_lv1_1);
    xor_ln1758_fu_2672_p2 <= (trunc_ln565_5_fu_2664_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_3702_p2 <= (trunc_ln1838_fu_3680_p1 xor tmp_15_fu_3684_p3);
    xor_ln1846_fu_3738_p2 <= (trunc_ln1845_fu_3716_p1 xor tmp_18_fu_3720_p3);
    xor_ln1853_fu_3774_p2 <= (trunc_ln1852_fu_3752_p1 xor tmp_19_fu_3756_p3);
    xor_ln736_1_fu_2049_p2 <= (icmp_ln736_1_fu_2043_p2 xor ap_const_lv1_1);
    xor_ln736_2_fu_2061_p2 <= (icmp_ln736_2_fu_2055_p2 xor ap_const_lv1_1);
    xor_ln736_fu_2079_p2 <= (ap_const_lv1_1 xor and_ln736_1_fu_2073_p2);
    zext_ln1084_cast_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1084),16));
    zext_ln1101_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_3419_p2),16));
    zext_ln1144_fu_3414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396),64));
    zext_ln1165_fu_3409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385),64));
    zext_ln1186_fu_3404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374),64));
    zext_ln1207_fu_3399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363),64));
    zext_ln1228_fu_3394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352),64));
    zext_ln1250_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_3172_p2),8));
    zext_ln1260_fu_3384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_12_fu_1878_p1),64));
    zext_ln1285_fu_1893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1285_fu_1887_p2),64));
    zext_ln1289_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1289_fu_1898_p2),64));
    zext_ln1302_1_fu_2279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2241_p3),16));
    zext_ln1302_fu_2275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2215_p3),15));
    zext_ln1303_1_fu_2840_p0 <= grp_fu_4362_p3;
    zext_ln1303_1_fu_2840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_2840_p0),17));
    zext_ln1303_fu_2836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2829_p3),17));
    zext_ln1304_1_fu_2567_p0 <= grp_fu_4334_p3;
    zext_ln1304_1_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_2567_p0),17));
    zext_ln1347_fu_2015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_3),17));
    zext_ln1355_fu_3375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_3366_p4),64));
    zext_ln1386_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_2881_p2),8));
    zext_ln1412_fu_2915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_2909_p2),8));
    zext_ln1419_1_fu_3356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_3140_p2),64));
    zext_ln1454_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341),64));
    zext_ln1519_fu_3346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330),64));
    zext_ln1568_fu_2133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_2804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_2798_p2),8));
    zext_ln1600_1_fu_3336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3332_p1),64));
    zext_ln1600_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3068_p2),64));
    zext_ln1758_fu_2678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_2672_p2),8));
    zext_ln1770_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2748_p2),10));
    zext_ln1775_fu_2732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_2726_p2),8));
    zext_ln1784_1_fu_3316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_3039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_3033_p2),64));
    zext_ln552_1_fu_3952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3946_p2),16));
    zext_ln552_fu_4198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4192_p2),16));
    zext_ln565_cast_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln565),17));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, add_ln1341_fu_2945_p2, shl_ln2_fu_2974_p3, ap_predicate_pred2000_state6, ap_predicate_pred2006_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2006_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= shl_ln2_fu_2974_p3;
            elsif ((ap_predicate_pred2000_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= add_ln1341_fu_2945_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2000_state6, ap_predicate_pred2006_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2006_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2000_state6 = ap_const_boolean_1)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2945_p2, shl_ln2_fu_2974_p3, ap_predicate_pred2000_state6, ap_predicate_pred2006_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_pred2006_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln2_fu_2974_p3;
            elsif ((ap_predicate_pred2000_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2945_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2000_state6, ap_predicate_pred2006_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2006_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2000_state6 = ap_const_boolean_1)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
