

================================================================
== Vivado HLS Report for 'dv_calc_mb_coordinates'
================================================================
* Date:           Tue May 26 00:32:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.451|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|  276|   61|  276|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   15|  230|  3 ~ 46  |          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 243
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 85 123 168 48 86 206 243 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 167 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 85 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 47 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 167 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 167 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%seq_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %seq)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:23]   --->   Operation 244 'read' 'seq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%chan_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chan)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:23]   --->   Operation 245 'read' 'chan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %chan_read to i1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 246 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln75 = shl i32 %chan_read, 3" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 247 'shl' 'shl_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln75_1 = shl i32 %chan_read, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 248 'shl' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i32 %seq_read, %shl_ln75_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 249 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln75 = add nsw i32 %shl_ln75, %add_ln75_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 250 'add' 'add_ln75' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %seq_read, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 251 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %chan_read, i32 1, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 252 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %chan_read, i32 1, i32 23)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 253 'partselect' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 254 [1/1] (6.58ns)   --->   "%mul_ln55 = mul nsw i32 11, %chan_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55]   --->   Operation 254 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (6.58ns)   --->   "%mul_ln75 = mul nsw i32 27, %add_ln75" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 255 'mul' 'mul_ln75' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.37>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%slot_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %slot)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:23]   --->   Operation 256 'read' 'slot_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.78ns)   --->   "%add_ln55 = add nsw i32 %seq_read, %mul_ln55" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55]   --->   Operation 257 'add' 'add_ln55' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (6.58ns)   --->   "%mul_ln55_1 = mul nsw i32 27, %add_ln55" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55]   --->   Operation 258 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (1.78ns)   --->   "%blk_1 = add nsw i32 %slot_read, %mul_ln75" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75]   --->   Operation 259 'add' 'blk_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i32 %blk_1 to i65" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 260 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (6.59ns)   --->   "%mul_ln78 = mul i65 6871947674, %sext_ln78" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 261 'mul' 'mul_ln78' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %blk_1, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 262 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln78, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 263 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %slot_read, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 264 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.37>
ST_4 : Operation 265 [1/1] (1.78ns)   --->   "%blk = add nsw i32 %slot_read, %mul_ln55_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55]   --->   Operation 265 'add' 'blk' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %blk to i65" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 266 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (6.59ns)   --->   "%mul_ln67 = mul i65 6247225158, %sext_ln67" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 267 'mul' 'mul_ln67' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %blk, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 268 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln67, i32 36, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 269 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (2.00ns)   --->   "%sub_ln78 = sub i65 0, %mul_ln78" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 270 'sub' 'sub_ln78' <Predicate = (tmp_9)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node sub_ln78_1)   --->   "%tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln78, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 271 'partselect' 'tmp_10' <Predicate = (tmp_9)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node sub_ln78_1)   --->   "%select_ln78 = select i1 %tmp_9, i30 %tmp_10, i30 %tmp_11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 272 'select' 'select_ln78' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (1.74ns) (out node of the LUT)   --->   "%sub_ln78_1 = sub i30 0, %select_ln78" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 273 'sub' 'sub_ln78_1' <Predicate = (tmp_9)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.59ns)   --->   "%select_ln78_1 = select i1 %tmp_9, i30 %sub_ln78_1, i30 %tmp_11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 274 'select' 'select_ln78_1' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [34/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 275 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 276 [1/1] (2.00ns)   --->   "%sub_ln67 = sub i65 0, %mul_ln67" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 276 'sub' 'sub_ln67' <Predicate = (tmp)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln67, i32 36, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 277 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%select_ln67 = select i1 %tmp, i29 %tmp_1, i29 %tmp_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 278 'select' 'select_ln67' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (1.72ns) (out node of the LUT)   --->   "%sub_ln67_1 = sub i29 0, %select_ln67" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 279 'sub' 'sub_ln67_1' <Predicate = (tmp)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.58ns)   --->   "%select_ln67_1 = select i1 %tmp, i29 %sub_ln67_1, i29 %tmp_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 280 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [33/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 281 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [33/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 282 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 283 [32/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 283 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [32/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 284 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 285 [31/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 285 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [31/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 286 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 287 [30/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 287 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [30/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 288 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 289 [29/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 289 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [29/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 290 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 291 [28/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 291 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [28/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 292 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 293 [27/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 293 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [27/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 294 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 295 [26/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 295 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [26/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 296 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.55>
ST_13 : Operation 297 [25/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 297 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [25/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 298 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 299 [24/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 299 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [24/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 300 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 301 [23/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 301 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [23/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 302 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 303 [22/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 303 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [22/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 304 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 305 [21/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 305 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [21/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 306 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 307 [20/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 307 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [20/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 308 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 309 [19/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 309 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [19/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 310 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 311 [18/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 311 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [18/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 312 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.55>
ST_21 : Operation 313 [17/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 313 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [17/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 314 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.55>
ST_22 : Operation 315 [16/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 315 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [16/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 316 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.55>
ST_23 : Operation 317 [15/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 317 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [15/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 318 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.55>
ST_24 : Operation 319 [14/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 319 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [14/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 320 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.55>
ST_25 : Operation 321 [13/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 321 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [13/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 322 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.55>
ST_26 : Operation 323 [12/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 323 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [12/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 324 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.55>
ST_27 : Operation 325 [11/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 325 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 326 [11/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 326 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.55>
ST_28 : Operation 327 [10/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 327 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [10/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 328 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.55>
ST_29 : Operation 329 [9/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 329 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 330 [9/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 330 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.55>
ST_30 : Operation 331 [8/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 331 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [8/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 332 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.55>
ST_31 : Operation 333 [7/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 333 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 334 [7/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 334 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.55>
ST_32 : Operation 335 [6/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 335 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 336 [6/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 336 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.55>
ST_33 : Operation 337 [5/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 337 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 338 [5/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 338 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.55>
ST_34 : Operation 339 [4/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 339 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 340 [4/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 340 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.55>
ST_35 : Operation 341 [3/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 341 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [3/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 342 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 343 [2/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 343 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 344 [2/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 344 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.61>
ST_37 : Operation 345 [1/33] (2.53ns)   --->   "%k_2 = srem i29 %select_ln67_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 345 'srem' 'k_2' <Predicate = true> <Delay = 2.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i29 %k_2 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67]   --->   Operation 346 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 347 [10/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 347 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %k_2, i32 5)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 348 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 349 [1/34] (2.55ns)   --->   "%k = srem i30 %select_ln78_1, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 349 'srem' 'k' <Predicate = true> <Delay = 2.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i30 %k to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78]   --->   Operation 350 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 351 [10/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 351 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %k, i32 5)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 352 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.06>
ST_38 : Operation 353 [9/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 353 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 354 [9/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 354 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.06>
ST_39 : Operation 355 [8/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 355 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 356 [8/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 356 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.06>
ST_40 : Operation 357 [7/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 357 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 358 [7/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 358 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.06>
ST_41 : Operation 359 [6/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 359 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 360 [6/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 360 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.06>
ST_42 : Operation 361 [5/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 361 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 362 [5/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 362 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.06>
ST_43 : Operation 363 [4/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 363 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 364 [4/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 364 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.06>
ST_44 : Operation 365 [3/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 365 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 366 [3/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 366 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.59>
ST_45 : Operation 367 [2/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 367 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i32 %seq_read to i65" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 368 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 369 [1/1] (6.59ns)   --->   "%mul_ln77 = mul i65 6871947674, %sext_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 369 'mul' 'mul_ln77' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln77, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 370 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 371 [2/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 371 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %slot_read to i65" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 372 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (6.59ns)   --->   "%mul_ln102 = mul i65 5726623062, %sext_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 373 'mul' 'mul_ln102' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul_ln102, i32 34, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 374 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i32 %slot_read to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 375 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.00ns)   --->   "%serpent1_addr = getelementptr [27 x i2]* @serpent1, i64 0, i64 %sext_ln103" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 376 'getelementptr' 'serpent1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 377 [2/2] (2.66ns)   --->   "%serpent1_load = load i2* %serpent1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 377 'load' 'serpent1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 46 <SV = 45> <Delay = 7.15>
ST_46 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_width), !map !13"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_difseg_size), !map !19"   --->   Operation 379 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_pix_fmt), !map !23"   --->   Operation 380 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %chan), !map !27"   --->   Operation 381 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %seq), !map !33"   --->   Operation 382 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %slot), !map !37"   --->   Operation 383 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %tbl), !map !41"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @dv_calc_mb_coordinat) nounwind"   --->   Operation 385 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 386 [1/1] (1.54ns)   --->   "%icmp_ln57 = icmp eq i32 %chan_read, 0" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:57]   --->   Operation 386 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 387 [1/1] (1.54ns)   --->   "%icmp_ln57_1 = icmp eq i32 %seq_read, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:57]   --->   Operation 387 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 388 [1/1] (0.61ns)   --->   "%and_ln57 = and i1 %icmp_ln57, %icmp_ln57_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:57]   --->   Operation 388 'and' 'and_ln57' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln66 = shl i32 %chan_read, 2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 389 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 390 [1/1] (0.79ns)   --->   "%select_ln69 = select i1 %trunc_ln69, i6 9, i6 0" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 390 'select' 'select_ln69' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 391 [1/10] (2.06ns)   --->   "%srem_ln69 = srem i6 %trunc_ln67, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 391 'srem' 'srem_ln69' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i6 %trunc_ln67 to i14" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 392 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (3.29ns)   --->   "%mul_ln70 = mul i14 114, %sext_ln70_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 393 'mul' 'mul_ln70' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i14 %mul_ln70 to i13" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 394 'trunc' 'trunc_ln70' <Predicate = (tmp_3)> <Delay = 0.00>
ST_46 : Operation 395 [1/1] (1.45ns)   --->   "%sub_ln70_1 = sub i13 0, %trunc_ln70" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 395 'sub' 'sub_ln70_1' <Predicate = (tmp_3)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node sub_ln70_2)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %sub_ln70_1, i32 10, i32 12)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 396 'partselect' 'tmp_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_46 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln70_2)   --->   "%sext_ln70_3 = sext i3 %tmp_4 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 397 'sext' 'sext_ln70_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_46 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %mul_ln70, i32 10, i32 13)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 398 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i4 %tmp_5 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 399 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln70_2)   --->   "%select_ln70 = select i1 %tmp_3, i6 %sext_ln70_3, i6 %sext_ln70_4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 400 'select' 'select_ln70' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 401 [1/1] (1.32ns) (out node of the LUT)   --->   "%sub_ln70_2 = sub i6 0, %select_ln70" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 401 'sub' 'sub_ln70_2' <Predicate = (tmp_3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 402 [1/1] (0.65ns)   --->   "%select_ln70_1 = select i1 %tmp_3, i6 %sub_ln70_2, i6 %sext_ln70_4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 402 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i6 %select_ln70_1 to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 403 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 404 [1/1] (2.00ns)   --->   "%sub_ln77 = sub i65 0, %mul_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 404 'sub' 'sub_ln77' <Predicate = (tmp_6)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node sub_ln77_1)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln77, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 405 'partselect' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_46 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node sub_ln77_1)   --->   "%sext_ln77_1 = sext i30 %tmp_7 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 406 'sext' 'sext_ln77_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i30 %tmp_8 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 407 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node sub_ln77_1)   --->   "%select_ln77 = select i1 %tmp_6, i32 %sext_ln77_1, i32 %sext_ln77_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 408 'select' 'select_ln77' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 409 [1/1] (1.74ns) (out node of the LUT)   --->   "%sub_ln77_1 = sub i32 0, %select_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 409 'sub' 'sub_ln77_1' <Predicate = (tmp_6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 410 [1/1] (0.63ns)   --->   "%select_ln77_1 = select i1 %tmp_6, i32 %sub_ln77_1, i32 %sext_ln77_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 410 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln77 = shl i32 %blk_1, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 411 'shl' 'shl_ln77' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77 = add i32 %select_ln77_1, %shl_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 412 'add' 'add_ln77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 413 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln77_1 = add i32 %shl_ln66, %add_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 413 'add' 'add_ln77_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 414 [1/10] (2.06ns)   --->   "%srem_ln80 = srem i6 %trunc_ln78, 9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 414 'srem' 'srem_ln80' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i6 %trunc_ln78 to i14" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 415 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 416 [1/1] (3.29ns)   --->   "%mul_ln81 = mul i14 114, %sext_ln81_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 416 'mul' 'mul_ln81' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i14 %mul_ln81 to i13" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 417 'trunc' 'trunc_ln81' <Predicate = (tmp_12)> <Delay = 0.00>
ST_46 : Operation 418 [1/1] (1.45ns)   --->   "%sub_ln81_1 = sub i13 0, %trunc_ln81" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 418 'sub' 'sub_ln81_1' <Predicate = (tmp_12)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node sub_ln81_2)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %sub_ln81_1, i32 10, i32 12)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 419 'partselect' 'tmp_13' <Predicate = (tmp_12)> <Delay = 0.00>
ST_46 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node sub_ln81_2)   --->   "%sext_ln81_4 = sext i3 %tmp_13 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 420 'sext' 'sext_ln81_4' <Predicate = (tmp_12)> <Delay = 0.00>
ST_46 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %mul_ln81, i32 10, i32 13)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 421 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i4 %tmp_14 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 422 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node sub_ln81_2)   --->   "%select_ln81 = select i1 %tmp_12, i6 %sext_ln81_4, i6 %sext_ln81_5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 423 'select' 'select_ln81' <Predicate = (tmp_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 424 [1/1] (1.32ns) (out node of the LUT)   --->   "%sub_ln81_2 = sub i6 0, %select_ln81" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 424 'sub' 'sub_ln81_2' <Predicate = (tmp_12)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 425 [1/1] (0.65ns)   --->   "%select_ln81_1 = select i1 %tmp_12, i6 %sub_ln81_2, i6 %sext_ln81_5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 425 'select' 'select_ln81_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i6 %select_ln81_1 to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 426 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i31 %trunc_ln81_1 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 427 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 428 [1/1] (2.00ns)   --->   "%sub_ln102 = sub i65 0, %mul_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 428 'sub' 'sub_ln102' <Predicate = (tmp_15)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102_1)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %sub_ln102, i32 34, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 429 'partselect' 'tmp_16' <Predicate = (tmp_15)> <Delay = 0.00>
ST_46 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102_1)   --->   "%select_ln102 = select i1 %tmp_15, i31 %tmp_16, i31 %tmp_17" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 430 'select' 'select_ln102' <Predicate = (tmp_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 431 [1/1] (1.76ns) (out node of the LUT)   --->   "%sub_ln102_1 = sub i31 0, %select_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 431 'sub' 'sub_ln102_1' <Predicate = (tmp_15)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 432 [1/2] (2.66ns)   --->   "%serpent1_load = load i2* %serpent1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 432 'load' 'serpent1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_46 : Operation 433 [1/1] (0.66ns)   --->   "%select_ln95 = select i1 %trunc_ln69, i7 6, i7 0" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 433 'select' 'select_ln95' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 434 [1/1] (0.61ns)   --->   "%select_ln102_1 = select i1 %tmp_15, i31 %sub_ln102_1, i31 %tmp_17" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 434 'select' 'select_ln102_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %serpent1_load to i24" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 435 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i2 %serpent1_load to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 436 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 437 [1/1] (1.78ns)   --->   "%add_ln66 = add i32 %shl_ln66, %blk" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 437 'add' 'add_ln66' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 438 [1/1] (1.33ns)   --->   "%add_ln69 = add i6 %select_ln69, %srem_ln69" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 438 'add' 'add_ln69' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i6 %add_ln69 to i8" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 439 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (1.33ns)   --->   "%add_ln80 = add i6 %srem_ln80, %select_ln69" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 440 'add' 'add_ln80' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i6 %add_ln80 to i8" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 441 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 442 [1/1] (1.76ns)   --->   "%add_ln81_1 = add i32 4, %sext_ln81" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 442 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 443 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln96 = mul i23 45, %trunc_ln96_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 443 'mul' 'mul_ln96' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 444 [1/1] (1.06ns)   --->   "br label %1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:52]   --->   Operation 444 'br' <Predicate = true> <Delay = 1.06>

State 47 <SV = 46> <Delay = 4.46>
ST_47 : Operation 445 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ 0, %0 ], [ %m, %11 ]"   --->   Operation 445 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 446 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %add_ln53, %11 ]" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53]   --->   Operation 446 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 447 [1/1] (0.86ns)   --->   "%icmp_ln52 = icmp eq i3 %m_0, -3" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:52]   --->   Operation 447 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 448 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (1.16ns)   --->   "%m = add i3 %m_0, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:52]   --->   Operation 449 'add' 'm' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 450 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %12, label %2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:52]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 451 [1/1] (0.00ns)   --->   "%d_width_read = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %d_width)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53]   --->   Operation 451 'read' 'd_width_read' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_47 : Operation 452 [1/1] (1.39ns)   --->   "%add_ln53 = add i8 %phi_mul, 27" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53]   --->   Operation 452 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 453 [1/1] (1.08ns)   --->   "switch i32 %d_width_read, label %._crit_edge [
    i32 1440, label %3
    i32 1280, label %_ifconv
    i32 960, label %7
    i32 720, label %8
  ]" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53]   --->   Operation 453 'switch' <Predicate = (!icmp_ln52)> <Delay = 1.08>
ST_47 : Operation 454 [1/1] (0.00ns)   --->   "%d_pix_fmt_read = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %d_pix_fmt)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:100]   --->   Operation 454 'read' 'd_pix_fmt_read' <Predicate = (!icmp_ln52 & d_width_read == 720)> <Delay = 0.00>
ST_47 : Operation 455 [1/1] (1.08ns)   --->   "switch i32 %d_pix_fmt_read, label %._crit_edge4 [
    i32 128, label %9
    i32 129, label %10
    i32 130, label %_ifconv1
  ]" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:100]   --->   Operation 455 'switch' <Predicate = (!icmp_ln52 & d_width_read == 720)> <Delay = 1.08>
ST_47 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 456 'zext' 'zext_ln114' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 0.00>
ST_47 : Operation 457 [1/1] (0.00ns)   --->   "%off_addr_5 = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln114" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 457 'getelementptr' 'off_addr_5' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 0.00>
ST_47 : Operation 458 [2/2] (2.66ns)   --->   "%off_load_5 = load i4* %off_addr_5, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 458 'load' 'off_load_5' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108]   --->   Operation 459 'zext' 'zext_ln108' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 129)> <Delay = 0.00>
ST_47 : Operation 460 [1/1] (0.00ns)   --->   "%off_addr_4 = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln108" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 460 'getelementptr' 'off_addr_4' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 129)> <Delay = 0.00>
ST_47 : Operation 461 [2/2] (2.66ns)   --->   "%off_load_4 = load i4* %off_addr_4, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 461 'load' 'off_load_4' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 129)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 462 'zext' 'zext_ln102' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 128)> <Delay = 0.00>
ST_47 : Operation 463 [1/1] (0.00ns)   --->   "%off_addr_3 = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 463 'getelementptr' 'off_addr_3' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 128)> <Delay = 0.00>
ST_47 : Operation 464 [2/2] (2.66ns)   --->   "%off_load_3 = load i4* %off_addr_3, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 464 'load' 'off_load_3' <Predicate = (!icmp_ln52 & d_width_read == 720 & d_pix_fmt_read == 128)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 465 'zext' 'zext_ln92' <Predicate = (!icmp_ln52 & d_width_read == 960)> <Delay = 0.00>
ST_47 : Operation 466 [1/1] (0.00ns)   --->   "%off_addr_1 = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln92" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 466 'getelementptr' 'off_addr_1' <Predicate = (!icmp_ln52 & d_width_read == 960)> <Delay = 0.00>
ST_47 : Operation 467 [2/2] (2.66ns)   --->   "%off_load_1 = load i4* %off_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 467 'load' 'off_load_1' <Predicate = (!icmp_ln52 & d_width_read == 960)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 468 'zext' 'zext_ln77' <Predicate = (!icmp_ln52 & d_width_read == 1280)> <Delay = 0.00>
ST_47 : Operation 469 [1/1] (0.00ns)   --->   "%off_addr = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 469 'getelementptr' 'off_addr' <Predicate = (!icmp_ln52 & d_width_read == 1280)> <Delay = 0.00>
ST_47 : Operation 470 [2/2] (2.66ns)   --->   "%off_load = load i4* %off_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 470 'load' 'off_load' <Predicate = (!icmp_ln52 & d_width_read == 1280)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %and_ln57, label %4, label %6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:57]   --->   Operation 471 'br' <Predicate = (!icmp_ln52 & d_width_read == 1440)> <Delay = 0.00>
ST_47 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 472 'zext' 'zext_ln66' <Predicate = (!icmp_ln52 & d_width_read == 1440 & !and_ln57)> <Delay = 0.00>
ST_47 : Operation 473 [1/1] (0.00ns)   --->   "%off_addr_2 = getelementptr [5 x i4]* @off, i64 0, i64 %zext_ln66" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 473 'getelementptr' 'off_addr_2' <Predicate = (!icmp_ln52 & d_width_read == 1440 & !and_ln57)> <Delay = 0.00>
ST_47 : Operation 474 [2/2] (2.66ns)   --->   "%off_load_2 = load i4* %off_addr_2, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 474 'load' 'off_load_2' <Predicate = (!icmp_ln52 & d_width_read == 1440 & !and_ln57)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 475 [1/1] (0.00ns)   --->   "%shuf1_addr_1 = getelementptr [5 x i7]* @shuf1, i64 0, i64 %zext_ln66" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 475 'getelementptr' 'shuf1_addr_1' <Predicate = (!icmp_ln52 & d_width_read == 1440 & !and_ln57)> <Delay = 0.00>
ST_47 : Operation 476 [2/2] (2.66ns)   --->   "%shuf1_load_1 = load i7* %shuf1_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 476 'load' 'shuf1_load_1' <Predicate = (!icmp_ln52 & d_width_read == 1440 & !and_ln57)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_47 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %phi_mul to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:58]   --->   Operation 477 'zext' 'zext_ln58' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57)> <Delay = 0.00>
ST_47 : Operation 478 [1/1] (1.78ns)   --->   "%x_3 = add nsw i32 %slot_read, %zext_ln58" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:58]   --->   Operation 478 'add' 'x_3' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 479 [1/1] (1.54ns)   --->   "%icmp_ln59 = icmp slt i32 %x_3, 90" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:59]   --->   Operation 479 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 480 [1/1] (1.12ns)   --->   "br i1 %icmp_ln59, label %._crit_edge2, label %5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:59]   --->   Operation 480 'br' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57)> <Delay = 1.12>
ST_47 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node x_6)   --->   "%shl_ln62 = shl i32 %x_3, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:62]   --->   Operation 481 'shl' 'shl_ln62' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57 & !icmp_ln59)> <Delay = 0.00>
ST_47 : Operation 482 [1/1] (1.78ns) (out node of the LUT)   --->   "%x_6 = add i32 -180, %shl_ln62" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:62]   --->   Operation 482 'add' 'x_6' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57 & !icmp_ln59)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 483 [1/1] (1.12ns)   --->   "br label %._crit_edge2"   --->   Operation 483 'br' <Predicate = (!icmp_ln52 & d_width_read == 1440 & and_ln57 & !icmp_ln59)> <Delay = 1.12>
ST_47 : Operation 484 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:128]   --->   Operation 484 'ret' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 7.03>
ST_48 : Operation 485 [1/2] (2.66ns)   --->   "%off_load_5 = load i4* %off_addr_5, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 485 'load' 'off_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_48 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i4 %off_load_5 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 486 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 487 [1/1] (1.78ns)   --->   "%add_ln114 = add nsw i32 %seq_read, %zext_ln114_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 487 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 488 [1/1] (0.00ns)   --->   "%d_difseg_size_read_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %d_difseg_size)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 488 'read' 'd_difseg_size_read_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 489 [36/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 489 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.58>
ST_49 : Operation 490 [35/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 490 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.58>
ST_50 : Operation 491 [34/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 491 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.58>
ST_51 : Operation 492 [33/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 492 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.58>
ST_52 : Operation 493 [32/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 493 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.58>
ST_53 : Operation 494 [31/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 494 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.58>
ST_54 : Operation 495 [30/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 495 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.58>
ST_55 : Operation 496 [29/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 496 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.58>
ST_56 : Operation 497 [28/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 497 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.58>
ST_57 : Operation 498 [27/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 498 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.58>
ST_58 : Operation 499 [26/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 499 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.58>
ST_59 : Operation 500 [25/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 500 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.58>
ST_60 : Operation 501 [24/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 501 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.58>
ST_61 : Operation 502 [23/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 502 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.58>
ST_62 : Operation 503 [22/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 503 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.58>
ST_63 : Operation 504 [21/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 504 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.58>
ST_64 : Operation 505 [20/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 505 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.58>
ST_65 : Operation 506 [19/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 506 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.58>
ST_66 : Operation 507 [18/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 507 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.58>
ST_67 : Operation 508 [17/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 508 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.58>
ST_68 : Operation 509 [16/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 509 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.58>
ST_69 : Operation 510 [15/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 510 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.58>
ST_70 : Operation 511 [14/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 511 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.58>
ST_71 : Operation 512 [13/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 512 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.58>
ST_72 : Operation 513 [12/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 513 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.58>
ST_73 : Operation 514 [11/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 514 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.58>
ST_74 : Operation 515 [10/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 515 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.58>
ST_75 : Operation 516 [9/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 516 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.58>
ST_76 : Operation 517 [8/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 517 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.58>
ST_77 : Operation 518 [7/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 518 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.58>
ST_78 : Operation 519 [6/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 519 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.58>
ST_79 : Operation 520 [5/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 520 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.58>
ST_80 : Operation 521 [4/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 521 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.58>
ST_81 : Operation 522 [3/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 522 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.31>
ST_82 : Operation 523 [2/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 523 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 524 [1/1] (0.86ns)   --->   "%icmp_ln115 = icmp eq i3 %m_0, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115]   --->   Operation 524 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 525 [1/1] (0.86ns)   --->   "%icmp_ln115_1 = icmp eq i3 %m_0, 2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115]   --->   Operation 525 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%or_ln115 = or i1 %icmp_ln115, %icmp_ln115_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115]   --->   Operation 526 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%select_ln115 = select i1 %or_ln115, i32 3, i32 0" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115]   --->   Operation 527 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 528 [1/1] (1.78ns) (out node of the LUT)   --->   "%k_3 = add nsw i32 %slot_read, %select_ln115" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115]   --->   Operation 528 'add' 'k_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %k_3, i32 31)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 529 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i32 %k_3 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 530 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 531 [1/1] (0.00ns)   --->   "%serpent2_addr = getelementptr [30 x i3]* @serpent2, i64 0, i64 %sext_ln118" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 531 'getelementptr' 'serpent2_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 532 [2/2] (2.66ns)   --->   "%serpent2_load = load i3* %serpent2_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 532 'load' 'serpent2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 83 <SV = 82> <Delay = 6.59>
ST_83 : Operation 533 [1/36] (2.58ns)   --->   "%i_3 = srem i32 %add_ln114, %d_difseg_size_read_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114]   --->   Operation 533 'srem' 'i_3' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 534 [1/1] (0.00ns)   --->   "%l_start_shuffled_add = getelementptr [5 x i5]* @l_start_shuffled, i64 0, i64 %zext_ln114" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 534 'getelementptr' 'l_start_shuffled_add' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 535 [2/2] (2.66ns)   --->   "%l_start_shuffled_loa = load i5* %l_start_shuffled_add, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 535 'load' 'l_start_shuffled_loa' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_83 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i32 %k_3 to i65" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 536 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 537 [1/1] (6.59ns)   --->   "%mul_ln117 = mul i65 5726623062, %sext_ln117" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 537 'mul' 'mul_ln117' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln117, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 538 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 539 [1/2] (2.66ns)   --->   "%serpent2_load = load i3* %serpent2_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 539 'load' 'serpent2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 84 <SV = 83> <Delay = 7.70>
ST_84 : Operation 540 [1/2] (2.66ns)   --->   "%l_start_shuffled_loa = load i5* %l_start_shuffled_add, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 540 'load' 'l_start_shuffled_loa' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_84 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node x_5)   --->   "%zext_ln117 = zext i5 %l_start_shuffled_loa to i30" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 541 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 542 [1/1] (2.00ns)   --->   "%sub_ln117 = sub i65 0, %mul_ln117" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 542 'sub' 'sub_ln117' <Predicate = (tmp_24)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%tmp_25 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln117, i32 35, i32 64)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 543 'partselect' 'tmp_25' <Predicate = (tmp_24)> <Delay = 0.00>
ST_84 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%select_ln117 = select i1 %tmp_24, i30 %tmp_25, i30 %tmp_26" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 544 'select' 'select_ln117' <Predicate = (tmp_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 545 [1/1] (1.74ns) (out node of the LUT)   --->   "%sub_ln117_1 = sub i30 0, %select_ln117" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 545 'sub' 'sub_ln117_1' <Predicate = (tmp_24)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node x_5)   --->   "%select_ln117_1 = select i1 %tmp_24, i30 %sub_ln117_1, i30 %tmp_26" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 546 'select' 'select_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 547 [1/1] (1.74ns) (out node of the LUT)   --->   "%x_5 = add i30 %zext_ln117, %select_ln117_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117]   --->   Operation 547 'add' 'x_5' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i3 %serpent2_load to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 548 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln118 = shl i32 %i_3, 3" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 549 'shl' 'shl_ln118' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln118_1 = shl i32 %i_3, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 550 'shl' 'shl_ln118_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln118 = sub i32 %shl_ln118, %shl_ln118_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 551 'sub' 'sub_ln118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 552 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%y_2 = add nsw i32 %zext_ln118, %sub_ln118" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118]   --->   Operation 552 'add' 'y_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 553 [1/1] (1.54ns)   --->   "%icmp_ln119 = icmp sgt i30 %x_5, 21" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119]   --->   Operation 553 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln120 = shl i32 %y_2, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:120]   --->   Operation 554 'shl' 'shl_ln120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln120 = sub i32 %shl_ln118_1, %shl_ln118" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:120]   --->   Operation 555 'sub' 'sub_ln120' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 556 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%y_3 = add i32 %sub_ln120, %shl_ln120" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:120]   --->   Operation 556 'add' 'y_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln121)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %x_5, i2 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121]   --->   Operation 557 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln121)   --->   "%trunc_ln119 = trunc i32 %y_3 to i24" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119]   --->   Operation 558 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln121)   --->   "%trunc_ln119_1 = trunc i32 %y_2 to i24" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119]   --->   Operation 559 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln121)   --->   "%select_ln119 = select i1 %icmp_ln119, i24 %trunc_ln119, i24 %trunc_ln119_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119]   --->   Operation 560 'select' 'select_ln119' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln121)   --->   "%shl_ln121_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %select_ln119, i8 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121]   --->   Operation 561 'bitconcatenate' 'shl_ln121_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 562 [1/1] (0.66ns) (out node of the LUT)   --->   "%or_ln121 = or i32 %shl_ln121_1, %shl_ln" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121]   --->   Operation 562 'or' 'or_ln121' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.66>
ST_85 : Operation 563 [1/1] (0.00ns)   --->   "%tbl_addr_5 = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln114" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121]   --->   Operation 563 'getelementptr' 'tbl_addr_5' <Predicate = (d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 0.00>
ST_85 : Operation 564 [1/1] (2.66ns)   --->   "store i32 %or_ln121, i32* %tbl_addr_5, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121]   --->   Operation 564 'store' <Predicate = (d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_85 : Operation 565 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:122]   --->   Operation 565 'br' <Predicate = (d_width_read == 720 & d_pix_fmt_read == 130)> <Delay = 0.00>
ST_85 : Operation 566 [1/1] (0.00ns)   --->   "br label %._crit_edge" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:123]   --->   Operation 566 'br' <Predicate = (d_width_read == 720)> <Delay = 0.00>
ST_85 : Operation 567 [1/1] (0.00ns)   --->   "br label %11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:125]   --->   Operation 567 'br' <Predicate = (d_width_read != 1440 & d_width_read != 1280 & d_width_read != 960)> <Delay = 0.00>

State 86 <SV = 47> <Delay = 7.03>
ST_86 : Operation 568 [1/2] (2.66ns)   --->   "%off_load_4 = load i4* %off_addr_4, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 568 'load' 'off_load_4' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_86 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i4 %off_load_4 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 569 'zext' 'zext_ln109_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_86 : Operation 570 [1/1] (1.78ns)   --->   "%add_ln109 = add nsw i32 %seq_read, %zext_ln109_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 570 'add' 'add_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 571 [1/1] (0.00ns)   --->   "%d_difseg_size_read_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %d_difseg_size)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 571 'read' 'd_difseg_size_read_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_86 : Operation 572 [36/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 572 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 573 [1/2] (2.66ns)   --->   "%off_load_3 = load i4* %off_addr_3, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 573 'load' 'off_load_3' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_86 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i4 %off_load_3 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 574 'zext' 'zext_ln103_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_86 : Operation 575 [1/1] (1.78ns)   --->   "%add_ln103 = add nsw i32 %seq_read, %zext_ln103_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 575 'add' 'add_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 576 [1/1] (0.00ns)   --->   "%d_difseg_size_read = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %d_difseg_size)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 576 'read' 'd_difseg_size_read' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_86 : Operation 577 [36/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 577 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 48> <Delay = 2.58>
ST_87 : Operation 578 [35/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 578 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 579 [35/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 579 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 49> <Delay = 2.58>
ST_88 : Operation 580 [34/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 580 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 581 [34/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 581 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 50> <Delay = 2.58>
ST_89 : Operation 582 [33/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 582 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 583 [33/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 583 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 51> <Delay = 2.58>
ST_90 : Operation 584 [32/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 584 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 585 [32/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 585 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 52> <Delay = 2.58>
ST_91 : Operation 586 [31/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 586 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 587 [31/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 587 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 53> <Delay = 2.58>
ST_92 : Operation 588 [30/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 588 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 589 [30/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 589 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 54> <Delay = 2.58>
ST_93 : Operation 590 [29/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 590 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 591 [29/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 591 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 55> <Delay = 2.58>
ST_94 : Operation 592 [28/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 592 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 593 [28/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 593 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 56> <Delay = 2.58>
ST_95 : Operation 594 [27/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 594 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 595 [27/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 595 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 57> <Delay = 2.58>
ST_96 : Operation 596 [26/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 596 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 597 [26/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 597 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 58> <Delay = 2.58>
ST_97 : Operation 598 [25/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 598 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 599 [25/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 599 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 59> <Delay = 2.58>
ST_98 : Operation 600 [24/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 600 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 601 [24/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 601 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 60> <Delay = 2.58>
ST_99 : Operation 602 [23/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 602 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 603 [23/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 603 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 61> <Delay = 2.58>
ST_100 : Operation 604 [22/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 604 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 605 [22/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 605 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 62> <Delay = 2.58>
ST_101 : Operation 606 [21/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 606 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 607 [21/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 607 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 63> <Delay = 2.58>
ST_102 : Operation 608 [20/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 608 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 609 [20/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 609 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 64> <Delay = 2.58>
ST_103 : Operation 610 [19/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 610 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 611 [19/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 611 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 65> <Delay = 2.58>
ST_104 : Operation 612 [18/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 612 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 613 [18/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 613 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 66> <Delay = 2.58>
ST_105 : Operation 614 [17/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 614 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 615 [17/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 615 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 67> <Delay = 2.58>
ST_106 : Operation 616 [16/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 616 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 617 [16/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 617 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 68> <Delay = 2.58>
ST_107 : Operation 618 [15/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 618 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 619 [15/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 619 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 69> <Delay = 2.58>
ST_108 : Operation 620 [14/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 620 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 621 [14/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 621 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 70> <Delay = 2.58>
ST_109 : Operation 622 [13/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 622 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 623 [13/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 623 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 71> <Delay = 2.58>
ST_110 : Operation 624 [12/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 624 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 625 [12/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 625 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 72> <Delay = 2.58>
ST_111 : Operation 626 [11/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 626 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 627 [11/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 627 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 73> <Delay = 2.58>
ST_112 : Operation 628 [10/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 628 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 629 [10/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 629 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 74> <Delay = 2.58>
ST_113 : Operation 630 [9/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 630 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 631 [9/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 631 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 75> <Delay = 2.58>
ST_114 : Operation 632 [8/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 632 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 633 [8/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 633 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 76> <Delay = 2.58>
ST_115 : Operation 634 [7/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 634 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 635 [7/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 635 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 77> <Delay = 2.58>
ST_116 : Operation 636 [6/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 636 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 637 [6/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 637 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 78> <Delay = 2.58>
ST_117 : Operation 638 [5/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 638 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 639 [5/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 639 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 79> <Delay = 2.58>
ST_118 : Operation 640 [4/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 640 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 641 [4/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 641 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 80> <Delay = 2.58>
ST_119 : Operation 642 [3/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 642 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 643 [3/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 643 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 81> <Delay = 2.66>
ST_120 : Operation 644 [1/1] (0.00ns)   --->   "%shuf3_addr_1 = getelementptr [5 x i6]* @shuf3, i64 0, i64 %zext_ln108" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108]   --->   Operation 644 'getelementptr' 'shuf3_addr_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_120 : Operation 645 [2/2] (2.66ns)   --->   "%shuf3_load_1 = load i6* %shuf3_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108]   --->   Operation 645 'load' 'shuf3_load_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_120 : Operation 646 [2/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 646 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 647 [1/1] (0.00ns)   --->   "%shuf3_addr = getelementptr [5 x i6]* @shuf3, i64 0, i64 %zext_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 647 'getelementptr' 'shuf3_addr' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_120 : Operation 648 [2/2] (2.66ns)   --->   "%shuf3_load = load i6* %shuf3_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 648 'load' 'shuf3_load' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_120 : Operation 649 [2/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 649 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 82> <Delay = 8.45>
ST_121 : Operation 650 [1/2] (2.66ns)   --->   "%shuf3_load_1 = load i6* %shuf3_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108]   --->   Operation 650 'load' 'shuf3_load_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_121 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i6 %shuf3_load_1 to i31" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108]   --->   Operation 651 'zext' 'zext_ln108_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_121 : Operation 652 [1/36] (2.58ns)   --->   "%srem_ln109 = srem i32 %add_ln109, %d_difseg_size_read_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 652 'srem' 'srem_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%shl_ln109 = shl i32 %srem_ln109, 2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 653 'shl' 'shl_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_121 : Operation 654 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln109 = sub i32 %shl_ln109, %srem_ln109" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 654 'sub' 'sub_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %sub_ln109 to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109]   --->   Operation 655 'trunc' 'trunc_ln109' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_121 : Operation 656 [1/1] (1.76ns)   --->   "%add_ln111 = add i31 %select_ln102_1, %zext_ln108_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 656 'add' 'add_ln111' <Predicate = (d_pix_fmt_read == 129)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln111, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 657 'bitconcatenate' 'shl_ln8' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_121 : Operation 658 [1/1] (1.61ns)   --->   "%add_ln111_1 = add i23 %zext_ln109, %trunc_ln109" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 658 'add' 'add_ln111_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln111_1 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 %add_ln111_1, i9 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 659 'bitconcatenate' 'shl_ln111_1' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_121 : Operation 660 [1/1] (0.66ns)   --->   "%or_ln111 = or i32 %shl_ln111_1, %shl_ln8" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 660 'or' 'or_ln111' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 661 [1/2] (2.66ns)   --->   "%shuf3_load = load i6* %shuf3_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 661 'load' 'shuf3_load' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_121 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i6 %shuf3_load to i31" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:102]   --->   Operation 662 'zext' 'zext_ln102_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 663 [1/36] (2.58ns)   --->   "%srem_ln103 = srem i32 %add_ln103, %d_difseg_size_read" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 663 'srem' 'srem_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_1)   --->   "%shl_ln103 = shl i32 %srem_ln103, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 664 'shl' 'shl_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 665 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln103_1 = add nsw i32 %chan_read, %shl_ln103" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 665 'add' 'add_ln103_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%shl_ln103_1 = shl i32 %add_ln103_1, 2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 666 'shl' 'shl_ln103_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 667 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln103 = sub i32 %shl_ln103_1, %add_ln103_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 667 'sub' 'sub_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %sub_ln103 to i24" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103]   --->   Operation 668 'trunc' 'trunc_ln103' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 669 [1/1] (1.76ns)   --->   "%add_ln105 = add i31 %select_ln102_1, %zext_ln102_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 669 'add' 'add_ln105' <Predicate = (d_pix_fmt_read == 128)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln105, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 670 'bitconcatenate' 'shl_ln6' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 671 [1/1] (1.63ns)   --->   "%add_ln105_1 = add i24 %zext_ln103, %trunc_ln103" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 671 'add' 'add_ln105_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln105_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %add_ln105_1, i8 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 672 'bitconcatenate' 'shl_ln105_1' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_121 : Operation 673 [1/1] (0.66ns)   --->   "%or_ln105 = or i32 %shl_ln105_1, %shl_ln6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 673 'or' 'or_ln105' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 83> <Delay = 2.66>
ST_122 : Operation 674 [1/1] (0.00ns)   --->   "%tbl_addr_3 = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln108" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 674 'getelementptr' 'tbl_addr_3' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_122 : Operation 675 [1/1] (2.66ns)   --->   "store i32 %or_ln111, i32* %tbl_addr_3, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111]   --->   Operation 675 'store' <Predicate = (d_pix_fmt_read == 129)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_122 : Operation 676 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:112]   --->   Operation 676 'br' <Predicate = (d_pix_fmt_read == 129)> <Delay = 0.00>
ST_122 : Operation 677 [1/1] (0.00ns)   --->   "%tbl_addr_2 = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln102" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 677 'getelementptr' 'tbl_addr_2' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>
ST_122 : Operation 678 [1/1] (2.66ns)   --->   "store i32 %or_ln105, i32* %tbl_addr_2, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105]   --->   Operation 678 'store' <Predicate = (d_pix_fmt_read == 128)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_122 : Operation 679 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:106]   --->   Operation 679 'br' <Predicate = (d_pix_fmt_read == 128)> <Delay = 0.00>

State 123 <SV = 47> <Delay = 7.03>
ST_123 : Operation 680 [1/2] (2.66ns)   --->   "%off_load_1 = load i4* %off_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 680 'load' 'off_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_123 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i4 %off_load_1 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 681 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 682 [1/1] (1.78ns)   --->   "%add_ln92 = add i32 %add_ln77_1, %zext_ln92_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 682 'add' 'add_ln92' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 683 [36/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 683 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 48> <Delay = 2.58>
ST_124 : Operation 684 [35/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 684 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 49> <Delay = 2.58>
ST_125 : Operation 685 [34/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 685 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 50> <Delay = 2.58>
ST_126 : Operation 686 [33/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 686 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 51> <Delay = 2.58>
ST_127 : Operation 687 [32/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 687 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 52> <Delay = 2.58>
ST_128 : Operation 688 [31/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 688 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 53> <Delay = 2.58>
ST_129 : Operation 689 [30/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 689 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 54> <Delay = 2.58>
ST_130 : Operation 690 [29/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 690 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 55> <Delay = 2.58>
ST_131 : Operation 691 [28/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 691 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 56> <Delay = 2.58>
ST_132 : Operation 692 [27/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 692 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 57> <Delay = 2.58>
ST_133 : Operation 693 [26/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 693 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 58> <Delay = 2.58>
ST_134 : Operation 694 [25/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 694 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 59> <Delay = 2.58>
ST_135 : Operation 695 [24/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 695 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 60> <Delay = 2.58>
ST_136 : Operation 696 [23/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 696 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 61> <Delay = 2.58>
ST_137 : Operation 697 [22/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 697 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 62> <Delay = 2.58>
ST_138 : Operation 698 [21/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 698 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 63> <Delay = 2.58>
ST_139 : Operation 699 [20/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 699 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 64> <Delay = 2.58>
ST_140 : Operation 700 [19/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 700 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 65> <Delay = 2.58>
ST_141 : Operation 701 [18/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 701 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 66> <Delay = 2.58>
ST_142 : Operation 702 [17/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 702 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 67> <Delay = 2.58>
ST_143 : Operation 703 [16/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 703 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 2.58>
ST_144 : Operation 704 [15/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 704 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 69> <Delay = 2.58>
ST_145 : Operation 705 [14/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 705 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 70> <Delay = 2.58>
ST_146 : Operation 706 [13/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 706 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 71> <Delay = 2.58>
ST_147 : Operation 707 [12/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 707 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 72> <Delay = 2.58>
ST_148 : Operation 708 [11/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 708 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 73> <Delay = 2.58>
ST_149 : Operation 709 [10/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 709 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 74> <Delay = 2.58>
ST_150 : Operation 710 [9/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 710 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 75> <Delay = 2.58>
ST_151 : Operation 711 [8/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 711 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 76> <Delay = 2.58>
ST_152 : Operation 712 [7/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 712 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 77> <Delay = 2.58>
ST_153 : Operation 713 [6/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 713 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 78> <Delay = 2.58>
ST_154 : Operation 714 [5/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 714 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 79> <Delay = 2.58>
ST_155 : Operation 715 [4/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 715 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 80> <Delay = 2.58>
ST_156 : Operation 716 [3/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 716 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 81> <Delay = 2.58>
ST_157 : Operation 717 [2/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 717 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 82> <Delay = 6.00>
ST_158 : Operation 718 [1/36] (2.58ns)   --->   "%i_1 = srem i32 %add_ln92, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 718 'srem' 'i_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node k_1)   --->   "%trunc_ln92 = trunc i32 %i_1 to i1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92]   --->   Operation 719 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node k_1)   --->   "%select_ln93 = select i1 %trunc_ln92, i6 3, i6 0" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:93]   --->   Operation 720 'select' 'select_ln93' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 721 [1/1] (1.35ns) (out node of the LUT)   --->   "%k_1 = add i6 %trunc_ln78, %select_ln93" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:93]   --->   Operation 721 'add' 'k_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 722 [10/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 722 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %i_1 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 723 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 724 [1/1] (0.00ns)   --->   "%l_start_addr = getelementptr [10 x i6]* @l_start, i64 0, i64 %sext_ln96" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 724 'getelementptr' 'l_start_addr' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 725 [2/2] (2.66ns)   --->   "%l_start_load = load i6* %l_start_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 725 'load' 'l_start_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_158 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %k_1, i32 5)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 726 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 159 <SV = 83> <Delay = 6.73>
ST_159 : Operation 727 [9/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 727 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 728 [1/2] (2.66ns)   --->   "%l_start_load = load i6* %l_start_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 728 'load' 'l_start_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_159 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i6 %k_1 to i14" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 729 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 730 [1/1] (3.29ns)   --->   "%mul_ln96_1 = mul i14 86, %sext_ln96_3" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 730 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i14 %mul_ln96_1 to i13" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 731 'trunc' 'trunc_ln96' <Predicate = (tmp_18)> <Delay = 0.00>
ST_159 : Operation 732 [1/1] (1.45ns)   --->   "%sub_ln96 = sub i13 0, %trunc_ln96" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 732 'sub' 'sub_ln96' <Predicate = (tmp_18)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node sub_ln96_1)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %sub_ln96, i32 9, i32 12)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 733 'partselect' 'tmp_19' <Predicate = (tmp_18)> <Delay = 0.00>
ST_159 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node sub_ln96_1)   --->   "%sext_ln96_4 = sext i4 %tmp_19 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 734 'sext' 'sext_ln96_4' <Predicate = (tmp_18)> <Delay = 0.00>
ST_159 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_20 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %mul_ln96_1, i32 9, i32 13)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 735 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln96_5 = sext i5 %tmp_20 to i6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 736 'sext' 'sext_ln96_5' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node sub_ln96_1)   --->   "%select_ln96 = select i1 %tmp_18, i6 %sext_ln96_4, i6 %sext_ln96_5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 737 'select' 'select_ln96' <Predicate = (tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 738 [1/1] (1.33ns) (out node of the LUT)   --->   "%sub_ln96_1 = sub i6 0, %select_ln96" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 738 'sub' 'sub_ln96_1' <Predicate = (tmp_18)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 739 [1/1] (0.65ns)   --->   "%select_ln96_1 = select i1 %tmp_18, i6 %sub_ln96_1, i6 %sext_ln96_5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 739 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 160 <SV = 84> <Delay = 2.64>
ST_160 : Operation 740 [8/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 740 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i6 %l_start_load to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 741 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i23 %mul_ln96, %zext_ln96" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 742 'add' 'add_ln96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i6 %select_ln96_1 to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 743 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 744 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i23 %sext_ln96_1, %add_ln96" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 744 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 85> <Delay = 2.06>
ST_161 : Operation 745 [7/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 745 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 86> <Delay = 2.06>
ST_162 : Operation 746 [6/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 746 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 87> <Delay = 2.06>
ST_163 : Operation 747 [5/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 747 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 88> <Delay = 2.06>
ST_164 : Operation 748 [4/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 748 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 89> <Delay = 2.06>
ST_165 : Operation 749 [3/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 749 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 90> <Delay = 2.66>
ST_166 : Operation 750 [1/1] (0.00ns)   --->   "%shuf2_addr = getelementptr [5 x i6]* @shuf2, i64 0, i64 %zext_ln92" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 750 'getelementptr' 'shuf2_addr' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 751 [2/2] (2.66ns)   --->   "%shuf2_load = load i6* %shuf2_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 751 'load' 'shuf2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_166 : Operation 752 [2/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 752 'srem' 'srem_ln95' <Predicate = true> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 91> <Delay = 8.34>
ST_167 : Operation 753 [1/2] (2.66ns)   --->   "%shuf2_load = load i6* %shuf2_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 753 'load' 'shuf2_load' <Predicate = (d_width_read == 960)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_167 : Operation 754 [1/10] (2.06ns)   --->   "%srem_ln95 = srem i6 %k_1, 6" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 754 'srem' 'srem_ln95' <Predicate = (d_width_read == 960)> <Delay = 2.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i6 %shuf2_load to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95]   --->   Operation 755 'zext' 'zext_ln95' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i6 %srem_ln95 to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 756 'sext' 'sext_ln96_2' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_2 = add i7 %sext_ln96_2, %zext_ln95" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 757 'add' 'add_ln97_2' <Predicate = (d_width_read == 960)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 758 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln97 = add i7 %select_ln95, %add_ln97_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 758 'add' 'add_ln97' <Predicate = (d_width_read == 960)> <Delay = 2.35> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln97, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 759 'bitconcatenate' 'tmp_21' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i8 %tmp_21 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 760 'sext' 'sext_ln97' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln97_1 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 %add_ln97_1, i9 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 761 'bitconcatenate' 'shl_ln97_1' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 762 [1/1] (0.66ns)   --->   "%or_ln97 = or i32 %shl_ln97_1, %sext_ln97" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 762 'or' 'or_ln97' <Predicate = (d_width_read == 960)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 763 [1/1] (0.00ns)   --->   "%tbl_addr = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln92" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 763 'getelementptr' 'tbl_addr' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 764 [1/1] (2.66ns)   --->   "store i32 %or_ln97, i32* %tbl_addr, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97]   --->   Operation 764 'store' <Predicate = (d_width_read == 960)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_167 : Operation 765 [1/1] (0.00ns)   --->   "br label %11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:98]   --->   Operation 765 'br' <Predicate = (d_width_read == 960)> <Delay = 0.00>
ST_167 : Operation 766 [1/1] (0.00ns)   --->   "br label %1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:52]   --->   Operation 766 'br' <Predicate = true> <Delay = 0.00>

State 168 <SV = 47> <Delay = 7.03>
ST_168 : Operation 767 [1/2] (2.66ns)   --->   "%off_load = load i4* %off_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 767 'load' 'off_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_168 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %off_load to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 768 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 769 [1/1] (1.78ns)   --->   "%add_ln77_2 = add i32 %add_ln77_1, %zext_ln77_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 769 'add' 'add_ln77_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 770 [36/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 770 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 48> <Delay = 2.58>
ST_169 : Operation 771 [35/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 771 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 49> <Delay = 2.58>
ST_170 : Operation 772 [34/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 772 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 50> <Delay = 2.58>
ST_171 : Operation 773 [33/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 773 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 51> <Delay = 2.58>
ST_172 : Operation 774 [32/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 774 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 52> <Delay = 2.58>
ST_173 : Operation 775 [31/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 775 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 53> <Delay = 2.58>
ST_174 : Operation 776 [30/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 776 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 54> <Delay = 2.58>
ST_175 : Operation 777 [29/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 777 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 55> <Delay = 2.58>
ST_176 : Operation 778 [28/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 778 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 56> <Delay = 2.58>
ST_177 : Operation 779 [27/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 779 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 57> <Delay = 2.58>
ST_178 : Operation 780 [26/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 780 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 58> <Delay = 2.58>
ST_179 : Operation 781 [25/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 781 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 59> <Delay = 2.58>
ST_180 : Operation 782 [24/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 782 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 60> <Delay = 2.58>
ST_181 : Operation 783 [23/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 783 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 61> <Delay = 2.58>
ST_182 : Operation 784 [22/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 784 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 62> <Delay = 2.58>
ST_183 : Operation 785 [21/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 785 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 63> <Delay = 2.58>
ST_184 : Operation 786 [20/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 786 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 64> <Delay = 2.58>
ST_185 : Operation 787 [19/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 787 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 65> <Delay = 2.58>
ST_186 : Operation 788 [18/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 788 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 66> <Delay = 2.58>
ST_187 : Operation 789 [17/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 789 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 67> <Delay = 2.58>
ST_188 : Operation 790 [16/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 790 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 68> <Delay = 2.58>
ST_189 : Operation 791 [15/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 791 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 69> <Delay = 2.58>
ST_190 : Operation 792 [14/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 792 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 70> <Delay = 2.58>
ST_191 : Operation 793 [13/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 793 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 71> <Delay = 2.58>
ST_192 : Operation 794 [12/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 794 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 72> <Delay = 2.58>
ST_193 : Operation 795 [11/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 795 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 73> <Delay = 2.58>
ST_194 : Operation 796 [10/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 796 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 74> <Delay = 2.58>
ST_195 : Operation 797 [9/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 797 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 75> <Delay = 2.58>
ST_196 : Operation 798 [8/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 798 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 76> <Delay = 2.58>
ST_197 : Operation 799 [7/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 799 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 77> <Delay = 2.58>
ST_198 : Operation 800 [6/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 800 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 78> <Delay = 2.58>
ST_199 : Operation 801 [5/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 801 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 79> <Delay = 2.58>
ST_200 : Operation 802 [4/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 802 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 80> <Delay = 2.58>
ST_201 : Operation 803 [3/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 803 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 81> <Delay = 2.58>
ST_202 : Operation 804 [2/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 804 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 82> <Delay = 6.72>
ST_203 : Operation 805 [1/36] (2.58ns)   --->   "%i = srem i32 %add_ln77_2, 10" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 805 'srem' 'i' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %i to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77]   --->   Operation 806 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 807 [1/1] (0.00ns)   --->   "%shuf1_addr = getelementptr [5 x i7]* @shuf1, i64 0, i64 %zext_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 807 'getelementptr' 'shuf1_addr' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 808 [2/2] (2.66ns)   --->   "%shuf1_load = load i7* %shuf1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 808 'load' 'shuf1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_203 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i32 %i to i5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 809 'trunc' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln81_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln81_2, i2 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 810 'bitconcatenate' 'shl_ln81_1' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81 = sub i7 %shl_ln81_1, %trunc_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 811 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 812 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln81 = add i7 %sext_ln81_1, %sub_ln81" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 812 'add' 'add_ln81' <Predicate = true> <Delay = 2.35> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln81, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 813 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i8 %tmp_s to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 814 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 815 [1/1] (1.78ns)   --->   "%y = add i32 %sext_ln81_3, %add_ln81_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81]   --->   Operation 815 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 83> <Delay = 4.03>
ST_204 : Operation 816 [1/2] (2.66ns)   --->   "%shuf1_load = load i7* %shuf1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 816 'load' 'shuf1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_204 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %shuf1_load to i8" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 817 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 818 [1/1] (1.37ns)   --->   "%x = add i8 %zext_ln80, %sext_ln80" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 818 'add' 'x' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i32 %y to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 819 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 820 [1/1] (0.00ns)   --->   "%remap_0_addr = getelementptr [64 x i7]* @remap_0, i64 0, i64 %sext_ln84" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 820 'getelementptr' 'remap_0_addr' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 821 [2/2] (2.66ns)   --->   "%remap_0_load = load i7* %remap_0_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 821 'load' 'remap_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_204 : Operation 822 [1/1] (0.00ns)   --->   "%remap_1_addr = getelementptr [64 x i7]* @remap_1, i64 0, i64 %sext_ln84" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:85]   --->   Operation 822 'getelementptr' 'remap_1_addr' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 823 [2/2] (2.66ns)   --->   "%y_1 = load i7* %remap_1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:85]   --->   Operation 823 'load' 'y_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 205 <SV = 84> <Delay = 8.18>
ST_205 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%sext_ln80_1 = sext i8 %x to i9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80]   --->   Operation 824 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 825 [1/1] (1.22ns)   --->   "%icmp_ln83 = icmp sgt i8 %x, 79" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:83]   --->   Operation 825 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 826 [1/2] (2.66ns)   --->   "%remap_0_load = load i7* %remap_0_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 826 'load' 'remap_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_205 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%zext_ln84 = zext i7 %remap_0_load to i9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 827 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 828 [1/1] (1.39ns)   --->   "%add_ln84 = add i8 -80, %x" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 828 'add' 'add_ln84' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%sext_ln84_1 = sext i8 %add_ln84 to i9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 829 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 830 [1/1] (1.54ns)   --->   "%icmp_ln84 = icmp sgt i32 %y, 59" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 830 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%zext_ln84_1 = zext i1 %icmp_ln84 to i9" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 831 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%shl_ln84 = shl i9 %sext_ln84_1, %zext_ln84_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 832 'shl' 'shl_ln84' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 833 [1/1] (2.12ns) (out node of the LUT)   --->   "%x_2 = add i9 %shl_ln84, %zext_ln84" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84]   --->   Operation 833 'add' 'x_2' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 834 [1/2] (2.66ns)   --->   "%y_1 = load i7* %remap_1_addr, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:85]   --->   Operation 834 'load' 'y_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_205 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%select_ln83 = select i1 %icmp_ln83, i9 %x_2, i9 %sext_ln80_1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:83]   --->   Operation 835 'select' 'select_ln83' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%shl_ln3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %select_ln83, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 836 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%sext_ln87 = sext i10 %shl_ln3 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 837 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%zext_ln87 = zext i7 %y_1 to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 838 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%trunc_ln87 = trunc i32 %y to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 839 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%select_ln83_1 = select i1 %icmp_ln83, i23 %zext_ln87, i23 %trunc_ln87" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:83]   --->   Operation 840 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln87)   --->   "%shl_ln87_1 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 %select_ln83_1, i9 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 841 'bitconcatenate' 'shl_ln87_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 842 [1/1] (0.73ns) (out node of the LUT)   --->   "%or_ln87 = or i32 %shl_ln87_1, %sext_ln87" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 842 'or' 'or_ln87' <Predicate = true> <Delay = 0.73> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 843 [1/1] (0.00ns)   --->   "%tbl_addr_1 = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln77" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 843 'getelementptr' 'tbl_addr_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 844 [1/1] (2.66ns)   --->   "store i32 %or_ln87, i32* %tbl_addr_1, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87]   --->   Operation 844 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_205 : Operation 845 [1/1] (0.00ns)   --->   "br label %11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:88]   --->   Operation 845 'br' <Predicate = true> <Delay = 0.00>

State 206 <SV = 47> <Delay = 7.03>
ST_206 : Operation 846 [1/2] (2.66ns)   --->   "%off_load_2 = load i4* %off_addr_2, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 846 'load' 'off_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_206 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i4 %off_load_2 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 847 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 848 [1/1] (1.78ns)   --->   "%add_ln66_1 = add i32 %zext_ln66_1, %add_ln66" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 848 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 849 [36/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 849 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 850 [1/2] (2.66ns)   --->   "%shuf1_load_1 = load i7* %shuf1_addr_1, align 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 850 'load' 'shuf1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_206 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %shuf1_load_1 to i8" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 851 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 852 [1/1] (1.37ns)   --->   "%x_4 = add i8 %zext_ln69, %sext_ln69" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 852 'add' 'x_4' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 48> <Delay = 2.58>
ST_207 : Operation 853 [35/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 853 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 49> <Delay = 2.58>
ST_208 : Operation 854 [34/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 854 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 50> <Delay = 2.58>
ST_209 : Operation 855 [33/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 855 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 51> <Delay = 2.58>
ST_210 : Operation 856 [32/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 856 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 52> <Delay = 2.58>
ST_211 : Operation 857 [31/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 857 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 53> <Delay = 2.58>
ST_212 : Operation 858 [30/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 858 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 54> <Delay = 2.58>
ST_213 : Operation 859 [29/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 859 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 55> <Delay = 2.58>
ST_214 : Operation 860 [28/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 860 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 56> <Delay = 2.58>
ST_215 : Operation 861 [27/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 861 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 57> <Delay = 2.58>
ST_216 : Operation 862 [26/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 862 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 58> <Delay = 2.58>
ST_217 : Operation 863 [25/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 863 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 59> <Delay = 2.58>
ST_218 : Operation 864 [24/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 864 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 60> <Delay = 2.58>
ST_219 : Operation 865 [23/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 865 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 61> <Delay = 2.58>
ST_220 : Operation 866 [22/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 866 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 62> <Delay = 2.58>
ST_221 : Operation 867 [21/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 867 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 63> <Delay = 2.58>
ST_222 : Operation 868 [20/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 868 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 64> <Delay = 2.58>
ST_223 : Operation 869 [19/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 869 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 65> <Delay = 2.58>
ST_224 : Operation 870 [18/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 870 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 66> <Delay = 2.58>
ST_225 : Operation 871 [17/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 871 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 67> <Delay = 2.58>
ST_226 : Operation 872 [16/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 872 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 68> <Delay = 2.58>
ST_227 : Operation 873 [15/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 873 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 69> <Delay = 2.58>
ST_228 : Operation 874 [14/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 874 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 70> <Delay = 2.58>
ST_229 : Operation 875 [13/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 875 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 71> <Delay = 2.58>
ST_230 : Operation 876 [12/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 876 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 72> <Delay = 2.58>
ST_231 : Operation 877 [11/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 877 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 73> <Delay = 2.58>
ST_232 : Operation 878 [10/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 878 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 74> <Delay = 2.58>
ST_233 : Operation 879 [9/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 879 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 75> <Delay = 2.58>
ST_234 : Operation 880 [8/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 880 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 76> <Delay = 2.58>
ST_235 : Operation 881 [7/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 881 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 77> <Delay = 2.58>
ST_236 : Operation 882 [6/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 882 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 78> <Delay = 2.58>
ST_237 : Operation 883 [5/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 883 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 79> <Delay = 2.58>
ST_238 : Operation 884 [4/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 884 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 80> <Delay = 2.58>
ST_239 : Operation 885 [3/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 885 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 81> <Delay = 2.58>
ST_240 : Operation 886 [2/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 886 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 82> <Delay = 6.55>
ST_241 : Operation 887 [1/36] (2.58ns)   --->   "%i_2 = srem i32 %add_ln66_1, 11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 887 'srem' 'i_2' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 7> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %i_2 to i7" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66]   --->   Operation 888 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i32 %i_2 to i5" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 889 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln70_1, i2 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 890 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70 = sub i7 %shl_ln4, %trunc_ln66" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 891 'sub' 'sub_ln70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 892 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln70 = add i7 %sext_ln70, %sub_ln70" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 892 'add' 'add_ln70' <Predicate = true> <Delay = 2.35> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln70, i1 false)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 893 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i8 %tmp_22 to i23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70]   --->   Operation 894 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 895 [1/1] (1.61ns)   --->   "%add_ln70_114 = add i23 %trunc_ln96_1, %sext_ln70_2" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 895 'add' 'add_ln70_114' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 83> <Delay = 1.78>
ST_242 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i8 %x_4 to i32" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69]   --->   Operation 896 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 %add_ln70_114, i9 0)" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 897 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 898 [1/1] (1.78ns)   --->   "%phitmp1 = add i32 512, %tmp_23" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96]   --->   Operation 898 'add' 'phitmp1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 899 [1/1] (1.12ns)   --->   "br label %._crit_edge2"   --->   Operation 899 'br' <Predicate = true> <Delay = 1.12>

State 243 <SV = 84> <Delay = 3.32>
ST_243 : Operation 900 [1/1] (0.00ns)   --->   "%x_1 = phi i32 [ %sext_ln69_1, %6 ], [ %x_6, %5 ], [ %x_3, %4 ]"   --->   Operation 900 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%phi_ln72 = phi i32 [ %phitmp1, %6 ], [ 34304, %5 ], [ 0, %4 ]" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 901 'phi' 'phi_ln72' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%shl_ln72 = shl i32 %x_1, 1" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 902 'shl' 'shl_ln72' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 903 [1/1] (0.66ns) (out node of the LUT)   --->   "%or_ln72 = or i32 %shl_ln72, %phi_ln72" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 903 'or' 'or_ln72' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %m_0 to i64" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 904 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 905 [1/1] (0.00ns)   --->   "%tbl_addr_4 = getelementptr [1000 x i32]* %tbl, i64 0, i64 %zext_ln72" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 905 'getelementptr' 'tbl_addr_4' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 906 [1/1] (2.66ns)   --->   "store i32 %or_ln72, i32* %tbl_addr_4, align 4" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72]   --->   Operation 906 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_243 : Operation 907 [1/1] (0.00ns)   --->   "br label %11" [extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:73]   --->   Operation 907 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read on port 'seq' (extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:23) [27]  (0 ns)
	'add' operation ('add_ln75_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75) [66]  (0 ns)
	'add' operation ('add_ln75', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75) [67]  (2.78 ns)

 <State 2>: 6.58ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55) [29]  (6.58 ns)

 <State 3>: 8.38ns
The critical path consists of the following:
	wire read on port 'slot' (extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:23) [26]  (0 ns)
	'add' operation ('blk', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:75) [69]  (1.78 ns)
	'mul' operation ('mul_ln78', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [85]  (6.59 ns)

 <State 4>: 8.38ns
The critical path consists of the following:
	'add' operation ('blk', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:55) [32]  (1.78 ns)
	'mul' operation ('mul_ln67', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [38]  (6.59 ns)

 <State 5>: 6.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln67', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [39]  (2 ns)
	'select' operation ('select_ln67', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [43]  (0 ns)
	'sub' operation ('sub_ln67_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [44]  (1.73 ns)
	'select' operation ('select_ln67_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [45]  (0.584 ns)
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:67) [46]  (2.54 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 7>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 8>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 13>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 14>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 15>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 19>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 20>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 21>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 22>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 23>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 24>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 25>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 26>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 27>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 29>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 30>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 31>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 32>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 33>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 34>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 35>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 36>: 2.55ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)

 <State 37>: 4.62ns
The critical path consists of the following:
	'srem' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:78) [93]  (2.55 ns)
	'srem' operation ('srem_ln80', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80) [95]  (2.06 ns)

 <State 38>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 39>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 40>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 41>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 42>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 43>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 44>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln69', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) [50]  (2.06 ns)

 <State 45>: 6.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln77', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [71]  (6.59 ns)

 <State 46>: 7.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln77', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [72]  (2 ns)
	'select' operation ('select_ln77', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [78]  (0 ns)
	'sub' operation ('sub_ln77_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [79]  (1.75 ns)
	'select' operation ('select_ln77_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [80]  (0.631 ns)
	'add' operation ('add_ln77', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [82]  (0 ns)
	'add' operation ('add_ln77_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [83]  (2.78 ns)

 <State 47>: 4.46ns
The critical path consists of the following:
	'phi' operation ('phi_mul', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53) with incoming values : ('add_ln53', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:53) [137]  (0 ns)
	'add' operation ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:58) [358]  (1.78 ns)
	'icmp' operation ('icmp_ln59', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:59) [359]  (1.55 ns)
	multiplexor before 'phi' operation ('x') with incoming values : ('sext_ln69_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:58) ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:62) [366]  (1.13 ns)

 <State 48>: 7.03ns
The critical path consists of the following:
	'load' operation ('off_load_5', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) on array 'off' [152]  (2.66 ns)
	'add' operation ('add_ln114', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [154]  (1.78 ns)
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 49>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 50>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 51>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 52>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 53>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 54>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 55>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 56>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 57>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 58>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 59>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 60>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 61>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 62>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 63>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 64>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 65>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 66>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 67>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 68>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 69>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 70>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 71>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 72>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 73>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 74>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 75>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 76>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 77>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 78>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 79>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 80>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 81>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:114) [156]  (2.58 ns)

 <State 82>: 5.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln115', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115) [157]  (0.864 ns)
	'or' operation ('or_ln115', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115) [159]  (0 ns)
	'select' operation ('select_ln115', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115) [160]  (0 ns)
	'add' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:115) [161]  (1.78 ns)
	'getelementptr' operation ('serpent2_addr', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118) [176]  (0 ns)
	'load' operation ('serpent2_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:118) on array 'serpent2' [177]  (2.66 ns)

 <State 83>: 6.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln117', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [166]  (6.59 ns)

 <State 84>: 7.7ns
The critical path consists of the following:
	'sub' operation ('sub_ln117', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [167]  (2 ns)
	'select' operation ('select_ln117', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [171]  (0 ns)
	'sub' operation ('sub_ln117_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [172]  (1.75 ns)
	'select' operation ('select_ln117_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [173]  (0 ns)
	'add' operation ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:117) [174]  (1.75 ns)
	'icmp' operation ('icmp_ln119', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119) [183]  (1.54 ns)
	'select' operation ('select_ln119', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:119) [190]  (0 ns)
	'or' operation ('or_ln121', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121) [192]  (0.667 ns)

 <State 85>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('tbl_addr_5', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121) [193]  (0 ns)
	'store' operation ('store_ln121', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121) of variable 'or_ln121', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:121 on array 'tbl' [194]  (2.66 ns)

 <State 86>: 7.03ns
The critical path consists of the following:
	'load' operation ('off_load_4', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) on array 'off' [202]  (2.66 ns)
	'add' operation ('add_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [204]  (1.78 ns)
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 87>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 88>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 89>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 90>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 91>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 92>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 93>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 94>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 95>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 96>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 97>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 98>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 99>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 100>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 101>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 102>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 103>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 104>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 105>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 106>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 107>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 108>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 109>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 110>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 111>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 112>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 113>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 114>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 115>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 116>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 117>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 118>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 119>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln109', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:109) [206]  (2.58 ns)

 <State 120>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('shuf3_addr_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108) [198]  (0 ns)
	'load' operation ('shuf3_load_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:108) on array 'shuf3' [199]  (2.66 ns)

 <State 121>: 8.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln103', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103) [228]  (2.58 ns)
	'shl' operation ('shl_ln103', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103) [229]  (0 ns)
	'add' operation ('add_ln103_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103) [230]  (1.78 ns)
	'sub' operation ('sub_ln103', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:103) [232]  (1.78 ns)
	'add' operation ('add_ln105_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105) [236]  (1.64 ns)
	'or' operation ('or_ln105', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:105) [238]  (0.66 ns)

 <State 122>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('tbl_addr_3', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111) [215]  (0 ns)
	'store' operation ('store_ln111', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111) of variable 'or_ln111', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:111 on array 'tbl' [216]  (2.66 ns)

 <State 123>: 7.03ns
The critical path consists of the following:
	'load' operation ('off_load_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) on array 'off' [247]  (2.66 ns)
	'add' operation ('add_ln92', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [249]  (1.78 ns)
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 124>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 125>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 126>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 127>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 128>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 129>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 130>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 131>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 132>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 133>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 134>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 135>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 136>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 137>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 138>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 139>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 140>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 141>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 142>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 143>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 144>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 145>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 146>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 147>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 148>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 149>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 150>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 151>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 152>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 153>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 154>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 155>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 156>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 157>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)

 <State 158>: 6ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:92) [250]  (2.58 ns)
	'select' operation ('select_ln93', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:93) [252]  (0 ns)
	'add' operation ('k', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:93) [253]  (1.36 ns)
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 159>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln96_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [263]  (3.29 ns)
	'sub' operation ('sub_ln96', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [265]  (1.45 ns)
	'select' operation ('select_ln96', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [271]  (0 ns)
	'sub' operation ('sub_ln96_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [272]  (1.34 ns)
	'select' operation ('select_ln96_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [273]  (0.656 ns)

 <State 160>: 2.65ns
The critical path consists of the following:
	'add' operation ('add_ln96', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [275]  (0 ns)
	'add' operation ('add_ln97_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97) [281]  (2.65 ns)

 <State 161>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 162>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 163>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 164>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 165>: 2.06ns
The critical path consists of the following:
	'srem' operation ('srem_ln95', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [256]  (2.06 ns)

 <State 166>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('shuf2_addr', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) [254]  (0 ns)
	'load' operation ('shuf2_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) on array 'shuf2' [255]  (2.66 ns)

 <State 167>: 8.34ns
The critical path consists of the following:
	'load' operation ('shuf2_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:95) on array 'shuf2' [255]  (2.66 ns)
	'add' operation ('add_ln97_2', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97) [277]  (0 ns)
	'add' operation ('add_ln97', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97) [278]  (2.35 ns)
	'or' operation ('or_ln97', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97) [283]  (0.66 ns)
	'store' operation ('store_ln97', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97) of variable 'or_ln97', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:97 on array 'tbl' [285]  (2.66 ns)

 <State 168>: 7.03ns
The critical path consists of the following:
	'load' operation ('off_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) on array 'off' [290]  (2.66 ns)
	'add' operation ('add_ln77_2', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [292]  (1.78 ns)
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 169>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 170>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 171>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 172>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 173>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 174>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 175>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 176>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 177>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 178>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 179>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 180>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 181>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 182>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 183>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 184>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 185>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 186>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 187>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 188>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 189>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 190>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 191>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 192>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 193>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 194>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 195>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 196>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 197>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 198>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 199>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 200>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 201>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 202>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)

 <State 203>: 6.72ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:77) [293]  (2.58 ns)
	'sub' operation ('sub_ln81', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81) [302]  (0 ns)
	'add' operation ('add_ln81', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81) [303]  (2.35 ns)
	'add' operation ('y', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:81) [306]  (1.78 ns)

 <State 204>: 4.04ns
The critical path consists of the following:
	'load' operation ('shuf1_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80) on array 'shuf1' [296]  (2.66 ns)
	'add' operation ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:80) [298]  (1.37 ns)

 <State 205>: 8.19ns
The critical path consists of the following:
	'load' operation ('remap_0_load', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84) on array 'remap_0' [310]  (2.66 ns)
	'add' operation ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:84) [317]  (2.13 ns)
	'select' operation ('select_ln83', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:83) [320]  (0 ns)
	'or' operation ('or_ln87', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87) [327]  (0.731 ns)
	'store' operation ('store_ln87', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87) of variable 'or_ln87', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:87 on array 'tbl' [329]  (2.66 ns)

 <State 206>: 7.03ns
The critical path consists of the following:
	'load' operation ('off_load_2', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) on array 'off' [336]  (2.66 ns)
	'add' operation ('add_ln66_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [338]  (1.78 ns)
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 207>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 208>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 209>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 210>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 211>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 212>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 213>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 214>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 215>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 216>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 217>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 218>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 219>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 220>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 221>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 222>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 223>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 224>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 225>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 226>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 227>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 228>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 229>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 230>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 231>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 232>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 233>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 234>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 235>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 236>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 237>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 238>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 239>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 240>: 2.58ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)

 <State 241>: 6.56ns
The critical path consists of the following:
	'srem' operation ('i', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:66) [339]  (2.58 ns)
	'sub' operation ('sub_ln70', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70) [348]  (0 ns)
	'add' operation ('add_ln70', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:70) [349]  (2.35 ns)
	'add' operation ('add_ln70_114', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [352]  (1.62 ns)

 <State 242>: 1.78ns
The critical path consists of the following:
	'add' operation ('phitmp1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:96) [354]  (1.78 ns)

 <State 243>: 3.32ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('sext_ln69_1', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:69) ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:58) ('x', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:62) [366]  (0 ns)
	'shl' operation ('shl_ln72', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72) [368]  (0 ns)
	'or' operation ('or_ln72', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72) [369]  (0.66 ns)
	'store' operation ('store_ln72', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72) of variable 'or_ln72', extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c:72 on array 'tbl' [372]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
