\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{adc_8h}{adc.\+h}} \\*This file contains all the function prototypes for the \doxylink{adc_8c}{adc.\+c} file }{\pageref{adc_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{crc_8h}{crc.\+h}} \\*This file contains all the function prototypes for the \doxylink{crc_8c}{crc.\+c} file }{\pageref{crc_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{dma_8h}{dma.\+h}} \\*This file contains all the function prototypes for the \doxylink{dma_8c}{dma.\+c} file }{\pageref{dma_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{fdcan_8h}{fdcan.\+h}} \\*This file contains all the function prototypes for the \doxylink{fdcan_8c}{fdcan.\+c} file }{\pageref{fdcan_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{gpio_8h}{gpio.\+h}} \\*This file contains all the function prototypes for the \doxylink{gpio_8c}{gpio.\+c} file }{\pageref{gpio_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{hrtim_8h}{hrtim.\+h}} \\*This file contains all the function prototypes for the \doxylink{hrtim_8c}{hrtim.\+c} file }{\pageref{hrtim_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{iwdg_8h}{iwdg.\+h}} \\*This file contains all the function prototypes for the \doxylink{iwdg_8c}{iwdg.\+c} file }{\pageref{iwdg_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for main.\+c file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{spi_8h}{spi.\+h}} \\*This file contains all the function prototypes for the \doxylink{spi_8c}{spi.\+c} file }{\pageref{spi_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32g4xx__hal__conf_8h}{stm32g4xx\+\_\+hal\+\_\+conf.\+h}} \\*HAL configuration file }{\pageref{stm32g4xx__hal__conf_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32g4xx__it_8h}{stm32g4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32g4xx__it_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{tim_8h}{tim.\+h}} \\*This file contains all the function prototypes for the \doxylink{tim_8c}{tim.\+c} file }{\pageref{tim_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{usart_8h}{usart.\+h}} \\*This file contains all the function prototypes for the \doxylink{usart_8c}{usart.\+c} file }{\pageref{usart_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{usb_8h}{usb.\+h}} \\*This file contains all the function prototypes for the \doxylink{usb_8c}{usb.\+c} file }{\pageref{usb_8h}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{adc_8c}{adc.\+c}} \\*This file provides code for the configuration of the ADC instances }{\pageref{adc_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{app__freertos_8cpp}{app\+\_\+freertos.\+cpp}} }{\pageref{app__freertos_8cpp}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{crc_8c}{crc.\+c}} \\*This file provides code for the configuration of the CRC instances }{\pageref{crc_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{dma_8c}{dma.\+c}} \\*This file provides code for the configuration of all the requested memory to memory DMA transfers }{\pageref{dma_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{fdcan_8c}{fdcan.\+c}} \\*This file provides code for the configuration of the FDCAN instances }{\pageref{fdcan_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{gpio_8c}{gpio.\+c}} \\*This file provides code for the configuration of all used GPIO pins }{\pageref{gpio_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{hrtim_8c}{hrtim.\+c}} \\*This file provides code for the configuration of the HRTIM instances }{\pageref{hrtim_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{iwdg_8c}{iwdg.\+c}} \\*This file provides code for the configuration of the IWDG instances }{\pageref{iwdg_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8cpp}{main.\+cpp}} }{\pageref{main_8cpp}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main__cringe_8c}{main\+\_\+cringe.\+c}} }{\pageref{main__cringe_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main__temp_8c}{main\+\_\+temp.\+c}} }{\pageref{main__temp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{spi_8c}{spi.\+c}} \\*This file provides code for the configuration of the SPI instances }{\pageref{spi_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32g4xx__hal__msp_8c}{stm32g4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32g4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32g4xx__it_8c}{stm32g4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32g4xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32g4xx_8c}{system\+\_\+stm32g4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32g4xx_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{tim_8c}{tim.\+c}} \\*This file provides code for the configuration of the TIM instances }{\pageref{tim_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{usart_8c}{usart.\+c}} \\*This file provides code for the configuration of the USART instances }{\pageref{usart_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{usb_8c}{usb.\+c}} \\*This file provides code for the configuration of the USB instances }{\pageref{usb_8c}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Inc/\mbox{\hyperlink{adc__utils_8hpp}{adc\+\_\+utils.\+hpp}} \\*Header file for managing ADC sampling, compensation, and filtering for the supercapacitor control board }{\pageref{adc__utils_8hpp}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Inc/\mbox{\hyperlink{msg__handler_8hpp}{msg\+\_\+handler.\+hpp}} \\*CAN communication handler for sending and receiving control messages related to the supercapacitor power module }{\pageref{msg__handler_8hpp}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Inc/\mbox{\hyperlink{supercap__controllers_8hpp}{supercap\+\_\+controllers.\+hpp}} \\*Core control logic for the supercapacitor power manager }{\pageref{supercap__controllers_8hpp}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Inc/\mbox{\hyperlink{supercap__def_8h}{supercap\+\_\+def.\+h}} \\*Configuration constants for the supercapacitor power manager firmware }{\pageref{supercap__def_8h}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Src/\mbox{\hyperlink{adc__utils_8cpp}{adc\+\_\+utils.\+cpp}} \\*Utility functions for ADC data acquisition and processing for the supercapacitor control board }{\pageref{adc__utils_8cpp}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Src/\mbox{\hyperlink{msg__handler_8cpp}{msg\+\_\+handler.\+cpp}} \\*Handles CAN message reception, decoding, and response for supercap control }{\pageref{msg__handler_8cpp}}{}
\item\contentsline{section}{System/stm\+\_\+utils/\+Src/\mbox{\hyperlink{supercap__controllers_8cpp}{supercap\+\_\+controllers.\+cpp}} }{\pageref{supercap__controllers_8cpp}}{}
\end{DoxyCompactList}
