#*****************************************************************************************
# Vivado (TM) v2020.1 (64-bit)
#
# zcu102_octopos.tcl: Tcl script for re-creating project 'zcu102_octopos'
#
# Generated by Vivado on Fri Apr 21 19:56:03 PDT 2023
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (zcu102_octopos.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/trusslab/zcu102_verify3_TPM_RAM/zcu102_nofuse_barrel_cleanup/zcu102_octopos/zcu102_octopos.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
#    "/home/trusslab/zcu102_verify3_TPM_RAM/zcu102_nofuse_barrel_cleanup/zcu102_octopos/zcu102_octopos.srcs/constrs_1/imports/new/pins.xdc"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir [file dirname [info script]]

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "zcu102_octopos"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "zcu102_octopos.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Create project
create_project ${_xil_proj_name_} $origin_dir/${_xil_proj_name_} -part xczu9eg-ffvb1156-2-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:zcu102:part0:3.3" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "zcu102" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.description" -value "Vivado generated DSA" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.emu_dir" -value "emu" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "None" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "63" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "63" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "64" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "63" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "63" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "63" -objects $obj
set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "64" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
set_property "ip_repo_paths" "[file normalize "$origin_dir/../Octopos_rom_fuse"] [file normalize "$origin_dir/../Octopos_reset_guard"] [file normalize "$origin_dir/../Octopos_network_arbitter"] [file normalize "$origin_dir/../Octopos_MailBox_1Writer_3Reader/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_1Writer_4Reader/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_1Writer_4Reader_large/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_1Writer_7Reader_large/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_3Writer-1Reader/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_4Writer_1Reader/Octopos_MailBox_v1"] [file normalize "$origin_dir/../Octopos_MailBox_4Writer_1Reader_large/Octopos_MailBox_v1"] [file normalize "$origin_dir/../../bin/vivado-library"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/design_1_wrapper.v" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "design_1_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/pins.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "pins.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/octopos_hw_zcu102/pins.xdc" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/octopos_hw_zcu102/pins.xdc" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD design_1
proc cr_bd_design_1 { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name design_1

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:mdm:3.2\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:mailbox:2.1\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:axi_uartlite:2.0\
  xilinx.com:ip:fit_timer:2.0\
  xilinx.com:ip:microblaze:11.0\
  xilinx.com:ip:axi_intc:4.1\
  xilinx.com:ip:proc_sys_reset:5.0\
  user.org:user:Octopos_reset_module_v1_0:1.0\
  xilinx.com:user:Octopos_MailBox_3Writer_1Reader:1.0\
  user.org:user:Network_arbitter_simple:1.0\
  user.org:user:Octopos_MailBox_4Writer_1Reader_large_v1_0:1.0\
  user.org:user:Octopos_MailBox_1Writer_4Reader_large_v1_0:1.0\
  user.org:user:Octopos_MailBox_4Writer_1Reader_v1_0:1.0\
  user.org:user:Octopos_MailBox_1Writer_4Reader_v1_0:1.0\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:axi_ethernet:7.2\
  xilinx.com:ip:axi_fifo_mm_s:4.2\
  xilinx.com:ip:axi_timer:2.0\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:zynq_ultra_ps_e:3.3\
  xilinx.com:user:Octopos_MailBox_1Writer_3Reader:1.0\
  user.org:user:Octopos_MailBox_1Writer_7Reader_v1_0:1.0\
  xilinx.com:ip:lmb_bram_if_cntlr:4.0\
  xilinx.com:ip:lmb_v10:3.0\
  xilinx.com:ip:blk_mem_gen:8.4\
  user.org:user:rom_fuse_v1_0:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: microblaze_4_alt_local_memory
proc create_hier_cell_microblaze_4_alt_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_4_alt_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB


  # Create pins
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I -type clk pl_clk0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create interface connections
  connect_bd_intf_net -intf_net microblaze_4_alt_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_4_alt_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_4_alt_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_4_alt_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_4_alt_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_4_alt_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net microblaze_4_alt_Clk [get_bd_pins pl_clk0] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_0_local_memory
proc create_hier_cell_microblaze_0_local_memory_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I -type clk s00_axi_aclk_0
  create_bd_pin -dir I -type rst s00_axi_aresetn_0

  # Create instance: bootloader_rom, and set properties
  set bootloader_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 bootloader_rom ]
  set_property -dict [ list \
   CONFIG.Byte_Size {8} \
   CONFIG.EN_SAFETY_CKT {true} \
   CONFIG.Enable_32bit_Address {true} \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
   CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTA_Pin {true} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $bootloader_rom

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_ctrlr, and set properties
  set dlmb_rom_if_ctrlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_ctrlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
   CONFIG.C_WRITE_ACCESS {2} \
 ] $dlmb_rom_if_ctrlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_ctrlr, and set properties
  set ilmb_rom_if_ctrlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_ctrlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_ctrlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_ctrlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_ctrlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_ctrlr_BRAM_PORT [get_bd_intf_pins bootloader_rom/BRAM_PORTA] [get_bd_intf_pins dlmb_rom_if_ctrlr/BRAM_PORT]
  connect_bd_intf_net -intf_net ilmb_rom_if_ctrlr_BRAM_PORT [get_bd_intf_pins bootloader_rom/BRAM_PORTB] [get_bd_intf_pins ilmb_rom_if_ctrlr/BRAM_PORT]
  connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_ctrlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_ctrlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net bootloader_rom_douta [get_bd_pins bootloader_rom/douta] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_Din_A]
  connect_bd_net -net bootloader_rom_doutb [get_bd_pins bootloader_rom/doutb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_Din_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_Addr_A [get_bd_pins bootloader_rom/addra] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_Addr_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_Clk_A [get_bd_pins bootloader_rom/clka] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_Clk_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_Dout_A [get_bd_pins bootloader_rom/dina] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_Dout_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_EN_A [get_bd_pins bootloader_rom/ena] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_EN_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_Rst_A [get_bd_pins bootloader_rom/rsta] [get_bd_pins dlmb_rom_if_ctrlr/BRAM_Rst_A]
  connect_bd_net -net dlmb_rom_if_ctrlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_ctrlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_Addr_A [get_bd_pins bootloader_rom/addrb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_Addr_A]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_Clk_A [get_bd_pins bootloader_rom/clkb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_Clk_A]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_Dout_A [get_bd_pins bootloader_rom/dinb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_Dout_A]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_EN_A [get_bd_pins bootloader_rom/enb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_EN_A]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_Rst_A [get_bd_pins bootloader_rom/rstb] [get_bd_pins ilmb_rom_if_ctrlr/BRAM_Rst_A]
  connect_bd_net -net ilmb_rom_if_ctrlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_ctrlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_ctrlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_ctrlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins bootloader_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins bootloader_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_0_1 [get_bd_pins s00_axi_aclk_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_0_1 [get_bd_pins s00_axi_aresetn_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_1_local_memory
proc create_hier_cell_microblaze_1_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_1_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I -type clk s00_axi_aclk_1
  create_bd_pin -dir I -type rst s00_axi_aresetn_1

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_cntlr, and set properties
  set dlmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_rom_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_cntlr, and set properties
  set ilmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_rom, and set properties
  set lmb_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_rom ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $lmb_rom

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins dlmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTA]
  connect_bd_intf_net -intf_net ilmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins ilmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTB]
  connect_bd_intf_net -intf_net microblaze_1_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_1_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_1_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_1_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_1_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_1_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addra]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clka]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dina]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/ena]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rsta]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addrb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clkb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dinb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/enb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rstb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net lmb_rom_douta [get_bd_pins dlmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/douta]
  connect_bd_net -net lmb_rom_doutb [get_bd_pins ilmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/doutb]
  connect_bd_net -net microblaze_1_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins lmb_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins lmb_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_1_1 [get_bd_pins s00_axi_aclk_1] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_1_1 [get_bd_pins s00_axi_aresetn_1] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_5_local_memory
proc create_hier_cell_microblaze_5_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_5_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir I -type clk s00_axi_aclk_0
  create_bd_pin -dir I -type rst s00_axi_aresetn_0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_cntlr, and set properties
  set dlmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_rom_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_cntlr, and set properties
  set ilmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_rom, and set properties
  set lmb_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_rom ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $lmb_rom

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins dlmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTB]
  connect_bd_intf_net -intf_net ilmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins ilmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_4_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_4_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_4_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_4_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_4_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_4_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addra]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clka]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dina]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/ena]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rsta]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addrb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clkb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dinb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/enb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rstb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net lmb_rom_douta [get_bd_pins dlmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/douta]
  connect_bd_net -net lmb_rom_doutb [get_bd_pins ilmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/doutb]
  connect_bd_net -net microblaze_4_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_locked_out [get_bd_pins locked_out] [get_bd_pins rom_fuse_v1_0_0/locked_out]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins lmb_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_locked_out [get_bd_pins locked_out1] [get_bd_pins rom_fuse_v1_0_1/locked_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins lmb_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_0_1 [get_bd_pins s00_axi_aclk_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_0_1 [get_bd_pins s00_axi_aresetn_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_3_local_memory
proc create_hier_cell_microblaze_3_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_3_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I -type clk s00_axi_aclk_0
  create_bd_pin -dir I -type rst s00_axi_aresetn_0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_cntlr, and set properties
  set dlmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_rom_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_cntlr, and set properties
  set ilmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_rom, and set properties
  set lmb_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_rom ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_rom

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins dlmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTA]
  connect_bd_intf_net -intf_net ilmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins ilmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTB]
  connect_bd_intf_net -intf_net microblaze_3_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_3_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_3_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_3_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_3_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_3_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addra]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clka]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dina]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/ena]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rsta]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addrb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clkb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dinb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/enb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rstb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net lmb_rom_douta [get_bd_pins dlmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/douta]
  connect_bd_net -net lmb_rom_doutb [get_bd_pins ilmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/doutb]
  connect_bd_net -net microblaze_3_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins lmb_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins lmb_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_0_1 [get_bd_pins s00_axi_aclk_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_0_1 [get_bd_pins s00_axi_aresetn_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_2_local_memory
proc create_hier_cell_microblaze_2_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_2_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir I -type clk s00_axi_aclk_0
  create_bd_pin -dir I -type rst s00_axi_aresetn_0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_cntlr, and set properties
  set dlmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_rom_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_cntlr, and set properties
  set ilmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_rom, and set properties
  set lmb_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_rom ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $lmb_rom

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins dlmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTB]
  connect_bd_intf_net -intf_net ilmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins ilmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_2_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_2_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_2_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_2_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_2_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_2_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addra]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clka]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dina]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/ena]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rsta]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addrb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clkb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dinb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/enb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rstb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net lmb_rom_douta [get_bd_pins dlmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/douta]
  connect_bd_net -net lmb_rom_doutb [get_bd_pins ilmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/doutb]
  connect_bd_net -net microblaze_2_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_locked_out [get_bd_pins locked_out] [get_bd_pins rom_fuse_v1_0_0/locked_out]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins lmb_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_locked_out [get_bd_pins locked_out1] [get_bd_pins rom_fuse_v1_0_1/locked_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins lmb_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_0_1 [get_bd_pins s00_axi_aclk_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_0_1 [get_bd_pins s00_axi_aresetn_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_0_local_memory
proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB


  # Create pins
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I -type clk pl_clk0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create interface connections
  connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins pl_clk0] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: microblaze_6_local_memory
proc create_hier_cell_microblaze_6_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_6_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi1


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir I -type clk s00_axi_aclk_0
  create_bd_pin -dir I -type rst s00_axi_aresetn_0

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_rom_if_cntlr, and set properties
  set dlmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $dlmb_rom_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $dlmb_v10

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_rom_if_cntlr, and set properties
  set ilmb_rom_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_rom_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_MASK {0x0000000000F00000} \
 ] $ilmb_rom_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
  set_property -dict [ list \
   CONFIG.C_LMB_NUM_SLAVES {2} \
 ] $ilmb_v10

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_rom, and set properties
  set lmb_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_rom ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_A_Write_Rate {50} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_Byte_Write_Enable {true} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $lmb_rom

  # Create instance: rom_fuse_v1_0_0, and set properties
  set rom_fuse_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_0 ]

  # Create instance: rom_fuse_v1_0_1, and set properties
  set rom_fuse_v1_0_1 [ create_bd_cell -type ip -vlnv user.org:user:rom_fuse_v1_0:1.0 rom_fuse_v1_0_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins dlmb_rom_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ilmb_rom_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_1]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s00_axi] [get_bd_intf_pins rom_fuse_v1_0_0/s00_axi]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins s00_axi1] [get_bd_intf_pins rom_fuse_v1_0_1/s00_axi]
  connect_bd_intf_net -intf_net dlmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins dlmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTA]
  connect_bd_intf_net -intf_net ilmb_rom_if_cntlr_BRAM_PORT [get_bd_intf_pins ilmb_rom_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_rom/BRAM_PORTB]
  connect_bd_intf_net -intf_net microblaze_6_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_6_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_6_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_6_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_6_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_6_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_rom_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_rom_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addra]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clka]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dina]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/ena]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rsta]
  connect_bd_net -net dlmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins dlmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_0/we_in]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Addr_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Addr_A] [get_bd_pins lmb_rom/addrb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Clk_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Clk_A] [get_bd_pins lmb_rom/clkb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Dout_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Dout_A] [get_bd_pins lmb_rom/dinb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_EN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_EN_A] [get_bd_pins lmb_rom/enb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_Rst_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_Rst_A] [get_bd_pins lmb_rom/rstb]
  connect_bd_net -net ilmb_rom_if_cntlr_BRAM_WEN_A [get_bd_pins ilmb_rom_if_cntlr/BRAM_WEN_A] [get_bd_pins rom_fuse_v1_0_1/we_in]
  connect_bd_net -net lmb_rom_douta [get_bd_pins dlmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/douta]
  connect_bd_net -net lmb_rom_doutb [get_bd_pins ilmb_rom_if_cntlr/BRAM_Din_A] [get_bd_pins lmb_rom/doutb]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_rom_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_rom_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
  connect_bd_net -net rom_fuse_v1_0_0_locked_out [get_bd_pins locked_out] [get_bd_pins rom_fuse_v1_0_0/locked_out]
  connect_bd_net -net rom_fuse_v1_0_0_we_out [get_bd_pins lmb_rom/wea] [get_bd_pins rom_fuse_v1_0_0/we_out]
  connect_bd_net -net rom_fuse_v1_0_1_locked_out [get_bd_pins locked_out1] [get_bd_pins rom_fuse_v1_0_1/locked_out]
  connect_bd_net -net rom_fuse_v1_0_1_we_out [get_bd_pins lmb_rom/web] [get_bd_pins rom_fuse_v1_0_1/we_out]
  connect_bd_net -net s00_axi_aclk_0_1 [get_bd_pins s00_axi_aclk_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aclk] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aclk]
  connect_bd_net -net s00_axi_aresetn_0_1 [get_bd_pins s00_axi_aresetn_0] [get_bd_pins rom_fuse_v1_0_0/s00_axi_aresetn] [get_bd_pins rom_fuse_v1_0_1/s00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: storage_subsystem
proc create_hier_cell_storage_subsystem { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_storage_subsystem() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_INs_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl3_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data4_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data5_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data6_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl4_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl5_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl6_axi


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O DATA_IN_Interrupt_0
  create_bd_pin -dir O DATA_IN_Interrupt_1
  create_bd_pin -dir O DATA_IN_Interrupt_2
  create_bd_pin -dir O DATA_IN_Interrupt_3
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl0
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl1
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl2
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl3
  create_bd_pin -dir O DATA_OUT_Interrupt_0
  create_bd_pin -dir O DATA_OUT_Interrupt_1
  create_bd_pin -dir O DATA_OUT_Interrupt_2
  create_bd_pin -dir O DATA_OUT_Interrupt_3
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl0
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl1
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl2
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl3
  create_bd_pin -dir O IN2_Interrupt_0
  create_bd_pin -dir O IN2_Interrupt_1
  create_bd_pin -dir O IN2_Interrupt_2
  create_bd_pin -dir O IN2_Interrupt_3
  create_bd_pin -dir O IN2_Interrupt_ctrl0
  create_bd_pin -dir O IN2_Interrupt_ctrl1
  create_bd_pin -dir O IN2_Interrupt_ctrl2
  create_bd_pin -dir O IN2_Interrupt_ctrl13
  create_bd_pin -dir O -from 0 -to 0 Interrupt_4
  create_bd_pin -dir O -from 0 -to 0 Interrupt_5
  create_bd_pin -dir O -from 0 -to 0 Interrupt_6
  create_bd_pin -dir O -from 0 -to 0 Interrupt_ctrl4
  create_bd_pin -dir O -from 0 -to 0 Interrupt_ctrl5
  create_bd_pin -dir O -from 0 -to 0 Interrupt_ctrl6
  create_bd_pin -dir O OUT2_Interrupt_0
  create_bd_pin -dir O OUT2_Interrupt_1
  create_bd_pin -dir O OUT2_Interrupt_2
  create_bd_pin -dir O OUT2_Interrupt_3
  create_bd_pin -dir O OUT2_Interrupt_ctrl0
  create_bd_pin -dir O OUT2_Interrupt_ctrl1
  create_bd_pin -dir O OUT2_Interrupt_ctrl2
  create_bd_pin -dir O OUT2_Interrupt_ctrl3
  create_bd_pin -dir O -from 0 -to 0 Res
  create_bd_pin -dir O -from 0 -to 0 Res1
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir O busy2
  create_bd_pin -dir O busy3
  create_bd_pin -dir O busy4
  create_bd_pin -dir O busy5
  create_bd_pin -dir O busy6
  create_bd_pin -dir I -from 0 -to 0 intr_from_ps
  create_bd_pin -dir I -type rst processor_rst
  create_bd_pin -dir O tx_0

  # Create instance: Q_STORAGE_DATA_IN, and set properties
  set Q_STORAGE_DATA_IN [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_4Writer_1Reader_large_v1_0:1.0 Q_STORAGE_DATA_IN ]

  # Create instance: Q_STORAGE_DATA_OUT, and set properties
  set Q_STORAGE_DATA_OUT [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_1Writer_7Reader_v1_0:1.0 Q_STORAGE_DATA_OUT ]

  # Create instance: Q_STORAGE_IN_2, and set properties
  set Q_STORAGE_IN_2 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_4Writer_1Reader_v1_0:1.0 Q_STORAGE_IN_2 ]

  # Create instance: Q_STORAGE_OUT_2, and set properties
  set Q_STORAGE_OUT_2 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_1Writer_4Reader_v1_0:1.0 Q_STORAGE_OUT_2 ]

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_GPIO_WIDTH {8} \
   CONFIG.GPIO_BOARD_INTERFACE {Custom} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $axi_gpio_0

  # Create instance: axi_smc, and set properties
  set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
  set_property -dict [ list \
   CONFIG.NUM_SI {2} \
 ] $axi_smc

  # Create instance: axi_timer_mb4, and set properties
  set axi_timer_mb4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_mb4 ]

  # Create instance: axi_uartlite_2, and set properties
  set axi_uartlite_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2 ]
  set_property -dict [ list \
   CONFIG.C_S_AXI_ACLK_FREQ_HZ {99990005} \
 ] $axi_uartlite_2

  # Create instance: microblaze_4, and set properties
  set microblaze_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_4 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {16} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {16} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_USE_WRITEBACK {1} \
   CONFIG.C_DCACHE_VICTIMS {0} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_DIV_ZERO_EXCEPTION {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_ICACHE_LINE_LEN {4} \
   CONFIG.C_ICACHE_STREAMS {0} \
   CONFIG.C_ICACHE_VICTIMS {0} \
   CONFIG.C_ILL_OPCODE_EXCEPTION {1} \
   CONFIG.C_I_AXI {0} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_MMU_DTLB_SIZE {2} \
   CONFIG.C_MMU_ITLB_SIZE {1} \
   CONFIG.C_MMU_ZONES {2} \
   CONFIG.C_M_AXI_D_BUS_EXCEPTION {1} \
   CONFIG.C_M_AXI_I_BUS_EXCEPTION {1} \
   CONFIG.C_NUMBER_OF_PC_BRK {2} \
   CONFIG.C_OPCODE_0x0_ILLEGAL {1} \
   CONFIG.C_PVR {0} \
   CONFIG.C_UNALIGNED_EXCEPTIONS {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {1} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {1} \
   CONFIG.C_USE_MMU {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
   CONFIG.G_TEMPLATE_LIST {9} \
   CONFIG.G_USE_EXCEPTIONS {1} \
 ] $microblaze_4

  # Create instance: microblaze_4_alt_local_memory
  create_hier_cell_microblaze_4_alt_local_memory $hier_obj microblaze_4_alt_local_memory

  # Create instance: microblaze_4_axi_intc, and set properties
  set microblaze_4_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_4_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_4_axi_intc

  # Create instance: microblaze_4_axi_periph, and set properties
  set microblaze_4_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_4_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {17} \
 ] $microblaze_4_axi_periph

  # Create instance: microblaze_4_xlconcat, and set properties
  set microblaze_4_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_4_xlconcat ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {11} \
 ] $microblaze_4_xlconcat

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_0

  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_1

  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_2

  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_3

  # Create instance: util_vector_logic_4, and set properties
  set util_vector_logic_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_4 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_4

  # Create instance: util_vector_logic_5, and set properties
  set util_vector_logic_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_5 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_5

  # Create interface connections
  connect_bd_intf_net -intf_net DATA_IN_S0_data0_AXI_1 [get_bd_intf_pins DATA_IN_S0_data0_AXI] [get_bd_intf_pins Q_STORAGE_DATA_IN/S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data1_AXI_1 [get_bd_intf_pins DATA_IN_S0_data1_AXI] [get_bd_intf_pins Q_STORAGE_DATA_IN/S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data2_AXI_1 [get_bd_intf_pins DATA_IN_S0_data2_AXI] [get_bd_intf_pins Q_STORAGE_DATA_IN/S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data3_AXI_1 [get_bd_intf_pins DATA_IN_S0_data3_AXI] [get_bd_intf_pins Q_STORAGE_DATA_IN/S0_data3_AXI]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl0_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl0_axi] [get_bd_intf_pins Q_STORAGE_DATA_IN/s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl2_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl2_axi] [get_bd_intf_pins Q_STORAGE_DATA_IN/s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl3_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl3_axi] [get_bd_intf_pins Q_STORAGE_DATA_IN/s_ctrl3_axi]
  connect_bd_intf_net -intf_net DATA_INs_ctrl1_axi_1 [get_bd_intf_pins DATA_INs_ctrl1_axi] [get_bd_intf_pins Q_STORAGE_DATA_IN/s_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data0_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data0_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data1_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data1_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data2_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data2_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data3_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data3_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data3_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl0_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl0_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl1_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl1_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl2_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl2_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl3_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl3_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl3_axi]
  connect_bd_intf_net -intf_net S0_data4_AXI_1 [get_bd_intf_pins S0_data4_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data4_AXI]
  connect_bd_intf_net -intf_net S0_data5_AXI_1 [get_bd_intf_pins S0_data5_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data5_AXI]
  connect_bd_intf_net -intf_net S0_data6_AXI_1 [get_bd_intf_pins S0_data6_AXI] [get_bd_intf_pins Q_STORAGE_DATA_OUT/S0_data6_AXI]
  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_smc/M00_AXI]
  connect_bd_intf_net -intf_net mdm_1_MBDEBUG_4 [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_4/DEBUG]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M12_AXI [get_bd_intf_pins IN2_S0_data1_AXI] [get_bd_intf_pins Q_STORAGE_IN_2/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M13_AXI [get_bd_intf_pins IN2_s_ctrl1_axi] [get_bd_intf_pins Q_STORAGE_IN_2/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M16_AXI [get_bd_intf_pins OUT2_S0_data1_AXI] [get_bd_intf_pins Q_STORAGE_OUT_2/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M17_AXI [get_bd_intf_pins OUT2_s_ctrl1_axi] [get_bd_intf_pins Q_STORAGE_OUT_2/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M12_AXI [get_bd_intf_pins IN2_S0_data2_AXI] [get_bd_intf_pins Q_STORAGE_IN_2/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M13_AXI [get_bd_intf_pins IN2_s_ctrl2_axi] [get_bd_intf_pins Q_STORAGE_IN_2/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M16_AXI [get_bd_intf_pins OUT2_S0_data2_AXI] [get_bd_intf_pins Q_STORAGE_OUT_2/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M17_AXI [get_bd_intf_pins OUT2_s_ctrl2_axi] [get_bd_intf_pins Q_STORAGE_OUT_2/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_4_DLMB [get_bd_intf_pins microblaze_4/DLMB] [get_bd_intf_pins microblaze_4_alt_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_4_ILMB [get_bd_intf_pins microblaze_4/ILMB] [get_bd_intf_pins microblaze_4_alt_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_4_M_AXI_DC [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins microblaze_4/M_AXI_DC]
  connect_bd_intf_net -intf_net microblaze_4_M_AXI_DP [get_bd_intf_pins microblaze_4/M_AXI_DP] [get_bd_intf_pins microblaze_4_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_4_M_AXI_IC [get_bd_intf_pins axi_smc/S01_AXI] [get_bd_intf_pins microblaze_4/M_AXI_IC]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M00_AXI [get_bd_intf_pins microblaze_4_axi_intc/s_axi] [get_bd_intf_pins microblaze_4_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_2/S_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M02_AXI [get_bd_intf_pins axi_timer_mb4/S_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M03_AXI [get_bd_intf_pins Q_STORAGE_DATA_IN/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M04_AXI [get_bd_intf_pins Q_STORAGE_DATA_IN/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_4_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M05_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M06_AXI [get_bd_intf_pins Q_STORAGE_IN_2/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M07_AXI [get_bd_intf_pins Q_STORAGE_IN_2/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_4_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M08_AXI [get_bd_intf_pins Q_STORAGE_DATA_OUT/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M09_AXI [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_4_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M10_AXI [get_bd_intf_pins Q_STORAGE_OUT_2/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M11_AXI [get_bd_intf_pins Q_STORAGE_OUT_2/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_4_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins microblaze_4_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net microblaze_4_interrupt [get_bd_intf_pins microblaze_4/INTERRUPT] [get_bd_intf_pins microblaze_4_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M13_AXI [get_bd_intf_pins IN2_S0_data0_AXI] [get_bd_intf_pins Q_STORAGE_IN_2/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M14_AXI [get_bd_intf_pins IN2_s_ctrl0_axi] [get_bd_intf_pins Q_STORAGE_IN_2/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M17_AXI [get_bd_intf_pins OUT2_S0_data0_AXI] [get_bd_intf_pins Q_STORAGE_OUT_2/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M18_AXI [get_bd_intf_pins OUT2_s_ctrl0_axi] [get_bd_intf_pins Q_STORAGE_OUT_2/s_ctrl0_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins IN2_S0_data3_AXI] [get_bd_intf_pins Q_STORAGE_IN_2/S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins IN2_s_ctrl3_axi] [get_bd_intf_pins Q_STORAGE_IN_2/s_ctrl3_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins OUT2_S0_data3_AXI] [get_bd_intf_pins Q_STORAGE_OUT_2/S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M09_AXI [get_bd_intf_pins OUT2_s_ctrl3_axi] [get_bd_intf_pins Q_STORAGE_OUT_2/s_ctrl3_axi]
  connect_bd_intf_net -intf_net s_ctrl4_axi_1 [get_bd_intf_pins s_ctrl4_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl4_axi]
  connect_bd_intf_net -intf_net s_ctrl5_axi_1 [get_bd_intf_pins s_ctrl5_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl5_axi]
  connect_bd_intf_net -intf_net s_ctrl6_axi_1 [get_bd_intf_pins s_ctrl6_axi] [get_bd_intf_pins Q_STORAGE_DATA_OUT/s_ctrl6_axi]

  # Create port connections
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_0 [get_bd_pins DATA_OUT_Interrupt_0] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_1 [get_bd_pins DATA_OUT_Interrupt_1] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_2 [get_bd_pins DATA_OUT_Interrupt_2] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_3 [get_bd_pins DATA_OUT_Interrupt_3] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_3]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl0 [get_bd_pins DATA_OUT_Interrupt_ctrl0] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl1 [get_bd_pins DATA_OUT_Interrupt_ctrl1] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl2 [get_bd_pins DATA_OUT_Interrupt_ctrl2] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl3 [get_bd_pins DATA_OUT_Interrupt_ctrl3] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl3]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl_fixed [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl_fixed] [get_bd_pins microblaze_4_xlconcat/In4]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_fixed [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_fixed] [get_bd_pins microblaze_4_xlconcat/In3]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_0 [get_bd_pins DATA_IN_Interrupt_0] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_0]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_1 [get_bd_pins DATA_IN_Interrupt_1] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_1]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_2 [get_bd_pins DATA_IN_Interrupt_2] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_2]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_3 [get_bd_pins DATA_IN_Interrupt_3] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_3]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl0 [get_bd_pins DATA_IN_Interrupt_ctrl0] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl1 [get_bd_pins DATA_IN_Interrupt_ctrl1] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl2 [get_bd_pins DATA_IN_Interrupt_ctrl2] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl3 [get_bd_pins DATA_IN_Interrupt_ctrl3] [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_ctrl3]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl_fixed [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_ctrl_fixed] [get_bd_pins microblaze_4_xlconcat/In6]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_fixed [get_bd_pins Q_STORAGE_DATA_IN/Interrupt_fixed] [get_bd_pins microblaze_4_xlconcat/In5]
  connect_bd_net -net Q_STORAGE_DATA_IN_busy0 [get_bd_pins busy0] [get_bd_pins Q_STORAGE_DATA_IN/busy0]
  connect_bd_net -net Q_STORAGE_DATA_IN_busy1 [get_bd_pins Q_STORAGE_DATA_IN/busy1] [get_bd_pins util_vector_logic_1/Op2]
  connect_bd_net -net Q_STORAGE_DATA_IN_busy2 [get_bd_pins Q_STORAGE_DATA_IN/busy2] [get_bd_pins util_vector_logic_5/Op1]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_4 [get_bd_pins Interrupt_4] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_4]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_5 [get_bd_pins Interrupt_5] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_5]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_6 [get_bd_pins Interrupt_6] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_6]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl4 [get_bd_pins Interrupt_ctrl4] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl4]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl5 [get_bd_pins Interrupt_ctrl5] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl5]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl6 [get_bd_pins Interrupt_ctrl6] [get_bd_pins Q_STORAGE_DATA_OUT/Interrupt_ctrl6]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy0 [get_bd_pins busy2] [get_bd_pins Q_STORAGE_DATA_OUT/busy0]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy1 [get_bd_pins Q_STORAGE_DATA_OUT/busy1] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy2 [get_bd_pins Q_STORAGE_DATA_OUT/busy2] [get_bd_pins util_vector_logic_4/Op1]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy4 [get_bd_pins busy4] [get_bd_pins Q_STORAGE_DATA_OUT/busy4]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy5 [get_bd_pins busy5] [get_bd_pins Q_STORAGE_DATA_OUT/busy5]
  connect_bd_net -net Q_STORAGE_DATA_OUT_busy6 [get_bd_pins busy6] [get_bd_pins Q_STORAGE_DATA_OUT/busy6]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_0 [get_bd_pins IN2_Interrupt_0] [get_bd_pins Q_STORAGE_IN_2/Interrupt_0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_1 [get_bd_pins IN2_Interrupt_1] [get_bd_pins Q_STORAGE_IN_2/Interrupt_1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_2 [get_bd_pins IN2_Interrupt_2] [get_bd_pins Q_STORAGE_IN_2/Interrupt_2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_3 [get_bd_pins IN2_Interrupt_3] [get_bd_pins Q_STORAGE_IN_2/Interrupt_3]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl0 [get_bd_pins IN2_Interrupt_ctrl0] [get_bd_pins Q_STORAGE_IN_2/Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl1 [get_bd_pins IN2_Interrupt_ctrl1] [get_bd_pins Q_STORAGE_IN_2/Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl2 [get_bd_pins IN2_Interrupt_ctrl2] [get_bd_pins Q_STORAGE_IN_2/Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl3 [get_bd_pins IN2_Interrupt_ctrl13] [get_bd_pins Q_STORAGE_IN_2/Interrupt_ctrl3]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl_fixed [get_bd_pins Q_STORAGE_IN_2/Interrupt_ctrl_fixed] [get_bd_pins microblaze_4_xlconcat/In8]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_fixed [get_bd_pins Q_STORAGE_IN_2/Interrupt_fixed] [get_bd_pins microblaze_4_xlconcat/In7]
  connect_bd_net -net Q_STORAGE_IN_2_busy0 [get_bd_pins busy1] [get_bd_pins Q_STORAGE_IN_2/busy0]
  connect_bd_net -net Q_STORAGE_IN_2_busy1 [get_bd_pins Q_STORAGE_IN_2/busy1] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net Q_STORAGE_IN_2_busy2 [get_bd_pins Q_STORAGE_IN_2/busy2] [get_bd_pins util_vector_logic_4/Op2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_0 [get_bd_pins OUT2_Interrupt_0] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_1 [get_bd_pins OUT2_Interrupt_1] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_2 [get_bd_pins OUT2_Interrupt_2] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_3 [get_bd_pins OUT2_Interrupt_3] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_3]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl0 [get_bd_pins OUT2_Interrupt_ctrl0] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl1 [get_bd_pins OUT2_Interrupt_ctrl1] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl2 [get_bd_pins OUT2_Interrupt_ctrl2] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl3 [get_bd_pins OUT2_Interrupt_ctrl3] [get_bd_pins Q_STORAGE_OUT_2/Interrupt_ctrl3]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl_fixed [get_bd_pins Q_STORAGE_OUT_2/Interrupt_ctrl_fixed] [get_bd_pins microblaze_4_xlconcat/In10]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_fixed [get_bd_pins Q_STORAGE_OUT_2/Interrupt_fixed] [get_bd_pins microblaze_4_xlconcat/In9]
  connect_bd_net -net Q_STORAGE_OUT_2_busy0 [get_bd_pins busy3] [get_bd_pins Q_STORAGE_OUT_2/busy0]
  connect_bd_net -net Q_STORAGE_OUT_2_busy1 [get_bd_pins Q_STORAGE_OUT_2/busy1] [get_bd_pins util_vector_logic_0/Op2]
  connect_bd_net -net Q_STORAGE_OUT_2_busy2 [get_bd_pins Q_STORAGE_OUT_2/busy2] [get_bd_pins util_vector_logic_5/Op2]
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins microblaze_4_alt_local_memory/SYS_Rst]
  connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_mb4/interrupt] [get_bd_pins microblaze_4_xlconcat/In0]
  connect_bd_net -net axi_uartlite_2_interrupt [get_bd_pins axi_uartlite_2/interrupt] [get_bd_pins microblaze_4_xlconcat/In1]
  connect_bd_net -net axi_uartlite_2_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_2/tx]
  connect_bd_net -net microblaze_4_alt_Clk [get_bd_pins ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S0_data0_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S0_data1_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S0_data2_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S0_data3_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_IN/S_CLK] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl0_axi_aclk] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl1_axi_aclk] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl2_axi_aclk] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl3_axi_aclk] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data0_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data1_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data2_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data3_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data4_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data5_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data6_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_STORAGE_DATA_OUT/S_CLK] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl0_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl1_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl2_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl3_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl4_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl5_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl6_axi_aclk] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_STORAGE_IN_2/S0_data0_AXI_ACLK] [get_bd_pins Q_STORAGE_IN_2/S0_data1_AXI_ACLK] [get_bd_pins Q_STORAGE_IN_2/S0_data2_AXI_ACLK] [get_bd_pins Q_STORAGE_IN_2/S0_data3_AXI_ACLK] [get_bd_pins Q_STORAGE_IN_2/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_STORAGE_IN_2/S_CLK] [get_bd_pins Q_STORAGE_IN_2/s_ctrl0_axi_aclk] [get_bd_pins Q_STORAGE_IN_2/s_ctrl1_axi_aclk] [get_bd_pins Q_STORAGE_IN_2/s_ctrl2_axi_aclk] [get_bd_pins Q_STORAGE_IN_2/s_ctrl3_axi_aclk] [get_bd_pins Q_STORAGE_IN_2/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_STORAGE_OUT_2/S0_data0_AXI_ACLK] [get_bd_pins Q_STORAGE_OUT_2/S0_data1_AXI_ACLK] [get_bd_pins Q_STORAGE_OUT_2/S0_data2_AXI_ACLK] [get_bd_pins Q_STORAGE_OUT_2/S0_data3_AXI_ACLK] [get_bd_pins Q_STORAGE_OUT_2/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_STORAGE_OUT_2/S_CLK] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl0_axi_aclk] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl1_axi_aclk] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl2_axi_aclk] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl3_axi_aclk] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_smc/aclk] [get_bd_pins axi_timer_mb4/s_axi_aclk] [get_bd_pins axi_uartlite_2/s_axi_aclk] [get_bd_pins microblaze_4/Clk] [get_bd_pins microblaze_4_alt_local_memory/pl_clk0] [get_bd_pins microblaze_4_axi_intc/processor_clk] [get_bd_pins microblaze_4_axi_intc/s_axi_aclk] [get_bd_pins microblaze_4_axi_periph/ACLK] [get_bd_pins microblaze_4_axi_periph/M00_ACLK] [get_bd_pins microblaze_4_axi_periph/M01_ACLK] [get_bd_pins microblaze_4_axi_periph/M02_ACLK] [get_bd_pins microblaze_4_axi_periph/M03_ACLK] [get_bd_pins microblaze_4_axi_periph/M04_ACLK] [get_bd_pins microblaze_4_axi_periph/M05_ACLK] [get_bd_pins microblaze_4_axi_periph/M06_ACLK] [get_bd_pins microblaze_4_axi_periph/M07_ACLK] [get_bd_pins microblaze_4_axi_periph/M08_ACLK] [get_bd_pins microblaze_4_axi_periph/M09_ACLK] [get_bd_pins microblaze_4_axi_periph/M10_ACLK] [get_bd_pins microblaze_4_axi_periph/M11_ACLK] [get_bd_pins microblaze_4_axi_periph/M12_ACLK] [get_bd_pins microblaze_4_axi_periph/M13_ACLK] [get_bd_pins microblaze_4_axi_periph/M14_ACLK] [get_bd_pins microblaze_4_axi_periph/M15_ACLK] [get_bd_pins microblaze_4_axi_periph/M16_ACLK] [get_bd_pins microblaze_4_axi_periph/S00_ACLK]
  connect_bd_net -net microblaze_4_intr [get_bd_pins microblaze_4_axi_intc/intr] [get_bd_pins microblaze_4_xlconcat/dout]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins processor_rst] [get_bd_pins microblaze_4/Reset] [get_bd_pins microblaze_4_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S0_data0_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S0_data1_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S0_data2_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S0_data3_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/S_ARESETN] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl0_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl1_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl2_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl3_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_IN/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data0_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data1_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data2_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data3_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data4_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data5_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S0_data6_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/S_ARESETN] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl0_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl1_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl2_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl3_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl4_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl5_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl6_axi_aresetn] [get_bd_pins Q_STORAGE_DATA_OUT/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_STORAGE_IN_2/S0_data0_AXI_ARESETN] [get_bd_pins Q_STORAGE_IN_2/S0_data1_AXI_ARESETN] [get_bd_pins Q_STORAGE_IN_2/S0_data2_AXI_ARESETN] [get_bd_pins Q_STORAGE_IN_2/S0_data3_AXI_ARESETN] [get_bd_pins Q_STORAGE_IN_2/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_STORAGE_IN_2/S_ARESETN] [get_bd_pins Q_STORAGE_IN_2/s_ctrl0_axi_aresetn] [get_bd_pins Q_STORAGE_IN_2/s_ctrl1_axi_aresetn] [get_bd_pins Q_STORAGE_IN_2/s_ctrl2_axi_aresetn] [get_bd_pins Q_STORAGE_IN_2/s_ctrl3_axi_aresetn] [get_bd_pins Q_STORAGE_IN_2/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_STORAGE_OUT_2/S0_data0_AXI_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/S0_data1_AXI_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/S0_data2_AXI_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/S0_data3_AXI_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/S_ARESETN] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl0_axi_aresetn] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl1_axi_aresetn] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl2_axi_aresetn] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl3_axi_aresetn] [get_bd_pins Q_STORAGE_OUT_2/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_timer_mb4/s_axi_aresetn] [get_bd_pins axi_uartlite_2/s_axi_aresetn] [get_bd_pins microblaze_4_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_4_axi_periph/ARESETN] [get_bd_pins microblaze_4_axi_periph/M00_ARESETN] [get_bd_pins microblaze_4_axi_periph/M01_ARESETN] [get_bd_pins microblaze_4_axi_periph/M02_ARESETN] [get_bd_pins microblaze_4_axi_periph/M03_ARESETN] [get_bd_pins microblaze_4_axi_periph/M04_ARESETN] [get_bd_pins microblaze_4_axi_periph/M05_ARESETN] [get_bd_pins microblaze_4_axi_periph/M06_ARESETN] [get_bd_pins microblaze_4_axi_periph/M07_ARESETN] [get_bd_pins microblaze_4_axi_periph/M08_ARESETN] [get_bd_pins microblaze_4_axi_periph/M09_ARESETN] [get_bd_pins microblaze_4_axi_periph/M10_ARESETN] [get_bd_pins microblaze_4_axi_periph/M11_ARESETN] [get_bd_pins microblaze_4_axi_periph/M12_ARESETN] [get_bd_pins microblaze_4_axi_periph/M13_ARESETN] [get_bd_pins microblaze_4_axi_periph/M14_ARESETN] [get_bd_pins microblaze_4_axi_periph/M15_ARESETN] [get_bd_pins microblaze_4_axi_periph/M16_ARESETN] [get_bd_pins microblaze_4_axi_periph/S00_ARESETN]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_2/Op2]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_2/Res]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins Res1] [get_bd_pins util_vector_logic_3/Res]
  connect_bd_net -net util_vector_logic_4_Res [get_bd_pins util_vector_logic_3/Op1] [get_bd_pins util_vector_logic_4/Res]
  connect_bd_net -net util_vector_logic_5_Res [get_bd_pins util_vector_logic_3/Op2] [get_bd_pins util_vector_logic_5/Res]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 [get_bd_pins intr_from_ps] [get_bd_pins microblaze_4_xlconcat/In2]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /storage_subsystem] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.28204",
   "Default View_TopLeft":"1670,493",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DATA_IN_S0_data0_AXI -pg 1 -lvl 0 -x -150 -y 50 -defaultsOSRD
preplace port DATA_IN_S0_data1_AXI -pg 1 -lvl 0 -x -150 -y 70 -defaultsOSRD
preplace port DATA_IN_S0_data2_AXI -pg 1 -lvl 0 -x -150 -y 90 -defaultsOSRD
preplace port DATA_IN_S0_data3_AXI -pg 1 -lvl 0 -x -150 -y 110 -defaultsOSRD
preplace port DATA_IN_s_ctrl0_axi -pg 1 -lvl 0 -x -150 -y 150 -defaultsOSRD
preplace port DATA_IN_s_ctrl2_axi -pg 1 -lvl 0 -x -150 -y 190 -defaultsOSRD
preplace port DATA_IN_s_ctrl3_axi -pg 1 -lvl 0 -x -150 -y 210 -defaultsOSRD
preplace port DATA_INs_ctrl1_axi -pg 1 -lvl 0 -x -150 -y 170 -defaultsOSRD
preplace port DATA_OUT_S0_data0_AXI -pg 1 -lvl 0 -x -150 -y 2630 -defaultsOSRD
preplace port DATA_OUT_S0_data1_AXI -pg 1 -lvl 0 -x -150 -y 2650 -defaultsOSRD
preplace port DATA_OUT_S0_data2_AXI -pg 1 -lvl 0 -x -150 -y 2670 -defaultsOSRD
preplace port DATA_OUT_S0_data3_AXI -pg 1 -lvl 0 -x -150 -y 2690 -defaultsOSRD
preplace port DATA_OUT_s_ctrl0_axi -pg 1 -lvl 0 -x -150 -y 2790 -defaultsOSRD
preplace port DATA_OUT_s_ctrl1_axi -pg 1 -lvl 0 -x -150 -y 2810 -defaultsOSRD
preplace port DATA_OUT_s_ctrl2_axi -pg 1 -lvl 0 -x -150 -y 2830 -defaultsOSRD
preplace port DATA_OUT_s_ctrl3_axi -pg 1 -lvl 0 -x -150 -y 2850 -defaultsOSRD
preplace port DEBUG -pg 1 -lvl 0 -x -150 -y 1720 -defaultsOSRD
preplace port IN2_S0_data0_AXI -pg 1 -lvl 0 -x -150 -y 1540 -defaultsOSRD
preplace port IN2_S0_data1_AXI -pg 1 -lvl 0 -x -150 -y 1560 -defaultsOSRD
preplace port IN2_S0_data2_AXI -pg 1 -lvl 0 -x -150 -y 1580 -defaultsOSRD
preplace port IN2_S0_data3_AXI -pg 1 -lvl 0 -x -150 -y 1600 -defaultsOSRD
preplace port IN2_s_ctrl0_axi -pg 1 -lvl 0 -x -150 -y 1640 -defaultsOSRD
preplace port IN2_s_ctrl1_axi -pg 1 -lvl 0 -x -150 -y 1660 -defaultsOSRD
preplace port IN2_s_ctrl2_axi -pg 1 -lvl 0 -x -150 -y 1680 -defaultsOSRD
preplace port IN2_s_ctrl3_axi -pg 1 -lvl 0 -x -150 -y 1700 -defaultsOSRD
preplace port OUT2_S0_data0_AXI -pg 1 -lvl 0 -x -150 -y 3740 -defaultsOSRD
preplace port OUT2_S0_data1_AXI -pg 1 -lvl 0 -x -150 -y 3760 -defaultsOSRD
preplace port OUT2_S0_data2_AXI -pg 1 -lvl 0 -x -150 -y 3780 -defaultsOSRD
preplace port OUT2_S0_data3_AXI -pg 1 -lvl 0 -x -150 -y 3800 -defaultsOSRD
preplace port OUT2_s_ctrl0_axi -pg 1 -lvl 0 -x -150 -y 3840 -defaultsOSRD
preplace port OUT2_s_ctrl1_axi -pg 1 -lvl 0 -x -150 -y 3860 -defaultsOSRD
preplace port OUT2_s_ctrl2_axi -pg 1 -lvl 0 -x -150 -y 3880 -defaultsOSRD
preplace port OUT2_s_ctrl3_axi -pg 1 -lvl 0 -x -150 -y 3900 -defaultsOSRD
preplace port S0_data4_AXI -pg 1 -lvl 0 -x -150 -y 2710 -defaultsOSRD
preplace port S0_data5_AXI -pg 1 -lvl 0 -x -150 -y 2730 -defaultsOSRD
preplace port S0_data6_AXI -pg 1 -lvl 0 -x -150 -y 2750 -defaultsOSRD
preplace port s_ctrl4_axi -pg 1 -lvl 0 -x -150 -y 2870 -defaultsOSRD
preplace port s_ctrl5_axi -pg 1 -lvl 0 -x -150 -y 2890 -defaultsOSRD
preplace port s_ctrl6_axi -pg 1 -lvl 0 -x -150 -y 2910 -defaultsOSRD
preplace port M16_AXI -pg 1 -lvl 8 -x 3600 -y 2240 -defaultsOSRD
preplace port M00_AXI -pg 1 -lvl 8 -x 3600 -y 1320 -defaultsOSRD
preplace port ACLK -pg 1 -lvl 0 -x -150 -y 1740 -defaultsOSRD
preplace port DATA_IN_Interrupt_0 -pg 1 -lvl 8 -x 3600 -y 270 -defaultsOSRD
preplace port DATA_IN_Interrupt_1 -pg 1 -lvl 8 -x 3600 -y 310 -defaultsOSRD
preplace port DATA_IN_Interrupt_2 -pg 1 -lvl 8 -x 3600 -y 350 -defaultsOSRD
preplace port DATA_IN_Interrupt_3 -pg 1 -lvl 8 -x 3600 -y 390 -defaultsOSRD
preplace port DATA_IN_Interrupt_ctrl0 -pg 1 -lvl 8 -x 3600 -y 290 -defaultsOSRD
preplace port DATA_IN_Interrupt_ctrl1 -pg 1 -lvl 8 -x 3600 -y 330 -defaultsOSRD
preplace port DATA_IN_Interrupt_ctrl2 -pg 1 -lvl 8 -x 3600 -y 370 -defaultsOSRD
preplace port DATA_IN_Interrupt_ctrl3 -pg 1 -lvl 8 -x 3600 -y 410 -defaultsOSRD
preplace port DATA_OUT_Interrupt_0 -pg 1 -lvl 8 -x 3600 -y 2970 -defaultsOSRD
preplace port DATA_OUT_Interrupt_1 -pg 1 -lvl 8 -x 3600 -y 3010 -defaultsOSRD
preplace port DATA_OUT_Interrupt_2 -pg 1 -lvl 8 -x 3600 -y 3050 -defaultsOSRD
preplace port DATA_OUT_Interrupt_3 -pg 1 -lvl 8 -x 3600 -y 3090 -defaultsOSRD
preplace port DATA_OUT_Interrupt_ctrl0 -pg 1 -lvl 8 -x 3600 -y 2990 -defaultsOSRD
preplace port DATA_OUT_Interrupt_ctrl1 -pg 1 -lvl 8 -x 3600 -y 3030 -defaultsOSRD
preplace port DATA_OUT_Interrupt_ctrl2 -pg 1 -lvl 8 -x 3600 -y 3070 -defaultsOSRD
preplace port DATA_OUT_Interrupt_ctrl3 -pg 1 -lvl 8 -x 3600 -y 3110 -defaultsOSRD
preplace port IN2_Interrupt_0 -pg 1 -lvl 8 -x 3600 -y 1760 -defaultsOSRD
preplace port IN2_Interrupt_1 -pg 1 -lvl 8 -x 3600 -y 1800 -defaultsOSRD
preplace port IN2_Interrupt_2 -pg 1 -lvl 8 -x 3600 -y 1840 -defaultsOSRD
preplace port IN2_Interrupt_3 -pg 1 -lvl 8 -x 3600 -y 1880 -defaultsOSRD
preplace port IN2_Interrupt_ctrl0 -pg 1 -lvl 8 -x 3600 -y 1780 -defaultsOSRD
preplace port IN2_Interrupt_ctrl1 -pg 1 -lvl 8 -x 3600 -y 1820 -defaultsOSRD
preplace port IN2_Interrupt_ctrl2 -pg 1 -lvl 8 -x 3600 -y 1860 -defaultsOSRD
preplace port IN2_Interrupt_ctrl13 -pg 1 -lvl 8 -x 3600 -y 1900 -defaultsOSRD
preplace port OUT2_Interrupt_0 -pg 1 -lvl 8 -x 3600 -y 3960 -defaultsOSRD
preplace port OUT2_Interrupt_1 -pg 1 -lvl 8 -x 3600 -y 4000 -defaultsOSRD
preplace port OUT2_Interrupt_2 -pg 1 -lvl 8 -x 3600 -y 4040 -defaultsOSRD
preplace port OUT2_Interrupt_3 -pg 1 -lvl 8 -x 3600 -y 4080 -defaultsOSRD
preplace port OUT2_Interrupt_ctrl0 -pg 1 -lvl 8 -x 3600 -y 3980 -defaultsOSRD
preplace port OUT2_Interrupt_ctrl1 -pg 1 -lvl 8 -x 3600 -y 4020 -defaultsOSRD
preplace port OUT2_Interrupt_ctrl2 -pg 1 -lvl 8 -x 3600 -y 4060 -defaultsOSRD
preplace port OUT2_Interrupt_ctrl3 -pg 1 -lvl 8 -x 3600 -y 4100 -defaultsOSRD
preplace port SYS_Rst -pg 1 -lvl 0 -x -150 -y 1230 -defaultsOSRD
preplace port processor_rst -pg 1 -lvl 0 -x -150 -y 1780 -defaultsOSRD
preplace port tx_0 -pg 1 -lvl 8 -x 3600 -y 2320 -defaultsOSRD
preplace port busy6 -pg 1 -lvl 8 -x 3600 -y 3330 -defaultsOSRD
preplace port ARESETN -pg 1 -lvl 0 -x -150 -y 1760 -defaultsOSRD
preplace port busy0 -pg 1 -lvl 8 -x 3600 -y 430 -defaultsOSRD
preplace port busy1 -pg 1 -lvl 8 -x 3600 -y 1920 -defaultsOSRD
preplace port busy2 -pg 1 -lvl 8 -x 3600 -y 3250 -defaultsOSRD
preplace port busy3 -pg 1 -lvl 8 -x 3600 -y 4120 -defaultsOSRD
preplace port busy5 -pg 1 -lvl 8 -x 3600 -y 3310 -defaultsOSRD
preplace port busy4 -pg 1 -lvl 8 -x 3600 -y 3290 -defaultsOSRD
preplace portBus Interrupt_4 -pg 1 -lvl 8 -x 3600 -y 3130 -defaultsOSRD
preplace portBus Interrupt_5 -pg 1 -lvl 8 -x 3600 -y 3170 -defaultsOSRD
preplace portBus Interrupt_6 -pg 1 -lvl 8 -x 3600 -y 3210 -defaultsOSRD
preplace portBus Interrupt_ctrl4 -pg 1 -lvl 8 -x 3600 -y 3150 -defaultsOSRD
preplace portBus Interrupt_ctrl5 -pg 1 -lvl 8 -x 3600 -y 3190 -defaultsOSRD
preplace portBus Interrupt_ctrl6 -pg 1 -lvl 8 -x 3600 -y 3230 -defaultsOSRD
preplace portBus intr_from_ps -pg 1 -lvl 0 -x -150 -y 1880 -defaultsOSRD
preplace portBus Res -pg 1 -lvl 8 -x 3600 -y 3410 -defaultsOSRD
preplace portBus Res1 -pg 1 -lvl 8 -x 3600 -y 3640 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 2210 -y 1420 -defaultsOSRD
preplace inst axi_timer_mb4 -pg 1 -lvl 5 -x 2210 -y 980 -defaultsOSRD
preplace inst axi_uartlite_2 -pg 1 -lvl 5 -x 2210 -y 2320 -defaultsOSRD
preplace inst microblaze_4 -pg 1 -lvl 3 -x 1050 -y 1780 -defaultsOSRD
preplace inst microblaze_4_axi_intc -pg 1 -lvl 2 -x 620 -y 1840 -defaultsOSRD
preplace inst microblaze_4_axi_periph -pg 1 -lvl 4 -x 1510 -y 2170 -defaultsOSRD
preplace inst microblaze_4_xlconcat -pg 1 -lvl 1 -x 210 -y 1940 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -x 2920 -y 3190 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -x 2920 -y 3310 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 7 -x 3290 -y 3410 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 7 -x 3290 -y 3640 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 6 -x 2920 -y 3590 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 6 -x 2920 -y 3710 -defaultsOSRD
preplace inst Q_STORAGE_DATA_IN -pg 1 -lvl 5 -x 2210 -y 360 -defaultsOSRD
preplace inst Q_STORAGE_DATA_OUT -pg 1 -lvl 5 -x 2210 -y 3120 -defaultsOSRD
preplace inst Q_STORAGE_IN_2 -pg 1 -lvl 5 -x 2210 -y 1850 -defaultsOSRD
preplace inst Q_STORAGE_OUT_2 -pg 1 -lvl 5 -x 2210 -y 4050 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1510 -y 1430 -defaultsOSRD
preplace inst microblaze_4_alt_local_memory -pg 1 -lvl 3 -x 1050 -y 2070 -defaultsOSRD
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_0 1 5 3 NJ 2890 N 2890 3570
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_1 1 5 3 NJ 2930 N 2930 3550
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_2 1 5 3 NJ 2970 N 2970 3530
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_3 1 5 3 NJ 3010 N 3010 3510
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl0 1 5 3 NJ 2910 N 2910 3560
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl1 1 5 3 NJ 2950 N 2950 3540
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl2 1 5 3 NJ 2990 N 2990 3520
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl3 1 5 3 NJ 3030 N 3030 3500
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl_fixed 1 0 6 -50 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 2460
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_fixed 1 0 6 -10 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 2450
preplace netloc Q_STORAGE_DATA_IN_Interrupt_0 1 5 3 NJ 190 N 190 3570
preplace netloc Q_STORAGE_DATA_IN_Interrupt_1 1 5 3 NJ 230 N 230 3550
preplace netloc Q_STORAGE_DATA_IN_Interrupt_2 1 5 3 NJ 270 N 270 3530
preplace netloc Q_STORAGE_DATA_IN_Interrupt_3 1 5 3 NJ 310 N 310 3510
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl0 1 5 3 NJ 210 N 210 3560
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl1 1 5 3 NJ 250 N 250 3540
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl2 1 5 3 NJ 290 N 290 3520
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl3 1 5 3 NJ 330 N 330 3500
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl_fixed 1 0 6 -90 -20 NJ -20 NJ -20 NJ -20 NJ -20 2560
preplace netloc Q_STORAGE_DATA_IN_Interrupt_fixed 1 0 6 -80 -10 NJ -10 NJ -10 NJ -10 NJ -10 2510
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_4 1 5 3 NJ 3050 3110 3130 N
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_5 1 5 3 NJ 3090 N 3090 3470
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_6 1 5 3 2490J 3110 N 3110 3450
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl4 1 5 3 NJ 3070 N 3070 3490
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl5 1 5 3 2470J 3080 N 3080 3480
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl6 1 5 3 2480J 3100 N 3100 3460
preplace netloc Q_STORAGE_IN_2_Interrupt_0 1 5 3 NJ 1680 N 1680 3570
preplace netloc Q_STORAGE_IN_2_Interrupt_1 1 5 3 NJ 1720 N 1720 3550
preplace netloc Q_STORAGE_IN_2_Interrupt_2 1 5 3 NJ 1760 N 1760 3530
preplace netloc Q_STORAGE_IN_2_Interrupt_3 1 5 3 NJ 1800 N 1800 3510
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl0 1 5 3 NJ 1700 N 1700 3560
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl1 1 5 3 NJ 1740 N 1740 3540
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl2 1 5 3 NJ 1780 N 1780 3520
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl3 1 5 3 NJ 1820 N 1820 3500
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl_fixed 1 0 6 -70 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 2430
preplace netloc Q_STORAGE_IN_2_Interrupt_fixed 1 0 6 -40 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 2410
preplace netloc Q_STORAGE_OUT_2_Interrupt_0 1 5 3 NJ 3880 N 3880 3560
preplace netloc Q_STORAGE_OUT_2_Interrupt_1 1 5 3 NJ 3920 N 3920 3520
preplace netloc Q_STORAGE_OUT_2_Interrupt_2 1 5 3 NJ 3960 N 3960 3490
preplace netloc Q_STORAGE_OUT_2_Interrupt_3 1 5 3 NJ 4000 N 4000 3460
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl0 1 5 3 NJ 3900 N 3900 3540
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl1 1 5 3 NJ 3940 N 3940 3510
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl2 1 5 3 NJ 3980 N 3980 3470
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl3 1 5 3 NJ 4020 N 4020 3450
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl_fixed 1 0 6 -60 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 2440
preplace netloc Q_STORAGE_OUT_2_Interrupt_fixed 1 0 6 -30 1320 NJ 1320 NJ 1320 NJ 1320 1710J 1340 2420
preplace netloc axi_timer_0_interrupt 1 0 6 -20 870 NJ 870 NJ 870 NJ 870 NJ 870 2400
preplace netloc axi_uartlite_2_interrupt 1 0 6 0 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 2400
preplace netloc axi_uartlite_2_tx 1 5 3 NJ 2320 N 2320 N
preplace netloc microblaze_4_intr 1 1 1 350 1850n
preplace netloc microblaze_4_alt_Clk 1 0 5 N 1740 330 1710 790 1650 1330 1340 1700
preplace netloc rst_ps8_0_99M_mb_reset 1 0 3 NJ 1780 340 1730 750
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 0 5 N 1760 320 1640 NJ 1640 1350 1520 1760
preplace netloc zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 1 0 1 NJ 1880
preplace netloc Q_STORAGE_DATA_OUT_busy6 1 5 3 2450 3400 3080 3330 N
preplace netloc Q_STORAGE_DATA_IN_busy0 1 5 3 N 390 N 390 3490
preplace netloc Q_STORAGE_IN_2_busy0 1 5 3 N 1880 N 1880 3490
preplace netloc Q_STORAGE_DATA_OUT_busy0 1 5 3 2520 3120 N 3120 3440
preplace netloc Q_STORAGE_OUT_2_busy0 1 5 3 N 4080 N 4080 3440
preplace netloc Q_STORAGE_DATA_OUT_busy5 1 5 3 2460 3390 3100 3310 N
preplace netloc Q_STORAGE_DATA_OUT_busy4 1 5 3 2530 3380 3070 3290 N
preplace netloc Q_STORAGE_DATA_OUT_busy1 1 5 1 2530 3180n
preplace netloc Q_STORAGE_OUT_2_busy1 1 5 1 2540 3200n
preplace netloc Q_STORAGE_IN_2_busy1 1 5 1 2550 1900n
preplace netloc Q_STORAGE_DATA_IN_busy1 1 5 1 2560 410n
preplace netloc util_vector_logic_0_Res 1 6 1 3110 3190n
preplace netloc util_vector_logic_1_Res 1 6 1 3090 3310n
preplace netloc util_vector_logic_2_Res 1 7 1 N 3410
preplace netloc Q_STORAGE_DATA_OUT_busy2 1 5 1 2480 3250n
preplace netloc Q_STORAGE_IN_2_busy2 1 5 1 2500 1920n
preplace netloc Q_STORAGE_DATA_IN_busy2 1 5 1 2510 430n
preplace netloc Q_STORAGE_OUT_2_busy2 1 5 1 2560 3720n
preplace netloc util_vector_logic_4_Res 1 6 1 3100 3590n
preplace netloc util_vector_logic_5_Res 1 6 1 3090 3650n
preplace netloc util_vector_logic_3_Res 1 7 1 N 3640
preplace netloc SYS_Rst_1 1 0 3 NJ 1230 NJ 1230 760
preplace netloc microblaze_3_axi_periph_M16_AXI 1 0 5 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ
preplace netloc S0_data5_AXI_1 1 0 5 NJ 2730 NJ 2730 NJ 2730 NJ 2730 NJ
preplace netloc S0_data4_AXI_1 1 0 5 NJ 2710 NJ 2710 NJ 2710 NJ 2710 NJ
preplace netloc DATA_OUT_s_ctrl2_axi_1 1 0 5 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ
preplace netloc microblaze_4_axi_periph_M08_AXI 1 4 1 1690 2170n
preplace netloc microblaze_4_axi_periph_M06_AXI 1 4 1 1780 1620n
preplace netloc mdm_1_MBDEBUG_4 1 0 3 NJ 1720 NJ 1720 780J
preplace netloc ps8_0_axi_periph_M09_AXI 1 0 5 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ
preplace netloc ps8_0_axi_periph_M08_AXI 1 0 5 NJ 3800 NJ 3800 NJ 3800 NJ 3800 NJ
preplace netloc s_ctrl6_axi_1 1 0 5 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ
preplace netloc DATA_IN_s_ctrl3_axi_1 1 0 5 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc DATA_OUT_s_ctrl3_axi_1 1 0 5 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ
preplace netloc microblaze_4_axi_periph_M04_AXI 1 4 1 1680 230n
preplace netloc microblaze_2_axi_periph_M13_AXI 1 0 5 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc DATA_IN_S0_data2_AXI_1 1 0 5 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc microblaze_4_M_AXI_DP 1 3 1 1320 1780n
preplace netloc microblaze_4_axi_periph_M00_AXI 1 1 4 350 1310 NJ 1310 NJ 1310 1660
preplace netloc microblaze_4_axi_periph_M01_AXI 1 4 1 1740 2030n
preplace netloc microblaze_6_axi_periph_M18_AXI 1 0 5 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ
preplace netloc microblaze_4_axi_periph_M16_AXI 1 4 4 1790J 2240 NJ 2240 NJ 2240 NJ
preplace netloc microblaze_2_axi_periph_M17_AXI 1 0 5 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ
preplace netloc microblaze_4_axi_periph_M11_AXI 1 4 1 1660 2230n
preplace netloc DATA_OUT_S0_data3_AXI_1 1 0 5 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ
preplace netloc microblaze_6_axi_periph_M17_AXI 1 0 5 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ
preplace netloc ps8_0_axi_periph_M05_AXI 1 0 5 -100J 1630 NJ 1630 NJ 1630 NJ 1630 1770J
preplace netloc DATA_OUT_s_ctrl0_axi_1 1 0 5 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ
preplace netloc ps8_0_axi_periph_M04_AXI 1 0 5 -130J 1620 NJ 1620 NJ 1620 NJ 1620 1740J
preplace netloc DATA_OUT_s_ctrl1_axi_1 1 0 5 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ
preplace netloc microblaze_4_DLMB 1 2 2 800 1670 1300
preplace netloc microblaze_4_ILMB 1 2 2 810 1680 1290
preplace netloc DATA_OUT_S0_data1_AXI_1 1 0 5 NJ 2650 NJ 2650 NJ 2650 NJ 2650 NJ
preplace netloc microblaze_4_axi_periph_M02_AXI 1 4 1 1730 930n
preplace netloc DATA_IN_S0_data3_AXI_1 1 0 5 NJ 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc microblaze_4_axi_periph_M03_AXI 1 4 1 1670 130n
preplace netloc DATA_INs_ctrl1_axi_1 1 0 5 NJ 170 NJ 170 NJ 170 NJ 170 NJ
preplace netloc DATA_OUT_S0_data0_AXI_1 1 0 5 NJ 2630 NJ 2630 NJ 2630 NJ 2630 NJ
preplace netloc DATA_IN_s_ctrl2_axi_1 1 0 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc S0_data6_AXI_1 1 0 5 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ
preplace netloc microblaze_2_axi_periph_M16_AXI 1 0 5 NJ 3760 NJ 3760 NJ 3760 NJ 3760 NJ
preplace netloc microblaze_6_axi_periph_M14_AXI 1 0 5 -110J 1610 NJ 1610 NJ 1610 1360J 1640 NJ
preplace netloc microblaze_3_axi_periph_M13_AXI 1 0 5 -120J 1600 NJ 1600 NJ 1600 NJ 1600 1710J
preplace netloc microblaze_4_axi_periph_M05_AXI 1 4 1 1750 1400n
preplace netloc DATA_IN_s_ctrl0_axi_1 1 0 5 NJ 150 NJ 150 NJ 150 NJ 150 NJ
preplace netloc DATA_IN_S0_data0_AXI_1 1 0 5 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc microblaze_4_interrupt 1 2 1 770 1750n
preplace netloc microblaze_6_axi_periph_M13_AXI 1 0 5 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc s_ctrl4_axi_1 1 0 5 NJ 2870 NJ 2870 NJ 2870 NJ 2870 NJ
preplace netloc s_ctrl5_axi_1 1 0 5 NJ 2890 NJ 2890 NJ 2890 NJ 2890 NJ
preplace netloc microblaze_2_axi_periph_M12_AXI 1 0 5 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc microblaze_3_axi_periph_M12_AXI 1 0 5 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc DATA_OUT_S0_data2_AXI_1 1 0 5 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ
preplace netloc microblaze_3_axi_periph_M17_AXI 1 0 5 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ
preplace netloc axi_smc_M00_AXI 1 4 4 1720J 1320 NJ 1320 NJ 1320 NJ
preplace netloc microblaze_4_M_AXI_IC 1 3 1 1340 1420n
preplace netloc microblaze_4_M_AXI_DC 1 3 1 1310 1400n
preplace netloc microblaze_4_axi_periph_M07_AXI 1 4 1 1790 1720n
preplace netloc microblaze_4_axi_periph_M10_AXI 1 4 1 1670 2210n
preplace netloc microblaze_4_axi_periph_M09_AXI 1 4 1 1680 2190n
preplace netloc DATA_IN_S0_data1_AXI_1 1 0 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
levelinfo -pg 1 -150 210 620 1050 1510 2210 2920 3290 3600
pagesize -pg 1 -db -bbox -sgen -390 -90 3840 4420
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: secure_serial_out
proc create_hier_cell_secure_serial_out { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_secure_serial_out() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl2_axi


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 In2
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir O Interrupt_0
  create_bd_pin -dir O Interrupt_1
  create_bd_pin -dir O Interrupt_2
  create_bd_pin -dir O Interrupt_ctrl0
  create_bd_pin -dir O Interrupt_ctrl1
  create_bd_pin -dir O Interrupt_ctrl2
  create_bd_pin -dir I -type rst Reset
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir O busy2
  create_bd_pin -dir I -type clk s_ctrl0_axi_aclk
  create_bd_pin -dir I -type rst s_ctrl0_axi_aresetn
  create_bd_pin -dir O tx_0

  # Create instance: Octopos_MailBox_3Wri_0, and set properties
  set Octopos_MailBox_3Wri_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:Octopos_MailBox_3Writer_1Reader:1.0 Octopos_MailBox_3Wri_0 ]

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]

  # Create instance: microblaze_0, and set properties
  set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
 ] $microblaze_0

  # Create instance: microblaze_0_axi_intc, and set properties
  set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
   CONFIG.C_MB_CLK_NOT_CONNECTED {1} \
 ] $microblaze_0_axi_intc

  # Create instance: microblaze_0_axi_periph, and set properties
  set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {9} \
 ] $microblaze_0_axi_periph

  # Create instance: microblaze_0_local_memory
  create_hier_cell_microblaze_0_local_memory_1 $hier_obj microblaze_0_local_memory

  # Create instance: xlconcat_2, and set properties
  set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {4} \
 ] $xlconcat_2

  # Create interface connections
  connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_0/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_0/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M06_AXI [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI] [get_bd_intf_pins microblaze_0_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI] [get_bd_intf_pins microblaze_0_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_0/DEBUG]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_0_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M04_AXI [get_bd_intf_pins S0_data1_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_0/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M05_AXI [get_bd_intf_pins s_ctrl1_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_0/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M04_AXI [get_bd_intf_pins S0_data2_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_0/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M05_AXI [get_bd_intf_pins s_ctrl2_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_0/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M03_AXI [get_bd_intf_pins S0_data0_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_0/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M04_AXI [get_bd_intf_pins s_ctrl0_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_0/s_ctrl0_axi]

  # Create port connections
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins xlconcat_2/In2]
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins xlconcat_2/In3]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_0 [get_bd_pins Interrupt_0] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_1 [get_bd_pins Interrupt_1] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_2 [get_bd_pins Interrupt_2] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl0 [get_bd_pins Interrupt_ctrl0] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl1 [get_bd_pins Interrupt_ctrl1] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl2 [get_bd_pins Interrupt_ctrl2] [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl_fixed [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_ctrl_fixed] [get_bd_pins xlconcat_2/In1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_fixed [get_bd_pins Octopos_MailBox_3Wri_0/Interrupt_fixed] [get_bd_pins xlconcat_2/In0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_busy0 [get_bd_pins busy0] [get_bd_pins Octopos_MailBox_3Wri_0/busy0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_busy1 [get_bd_pins busy1] [get_bd_pins Octopos_MailBox_3Wri_0/busy1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_busy2 [get_bd_pins busy2] [get_bd_pins Octopos_MailBox_3Wri_0/busy2]
  connect_bd_net -net axi_uartlite_0_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_0/tx]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins s_ctrl0_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data0_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data1_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data2_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_0/S1_data_fixed_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_0/S_CLK] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl0_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl1_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl2_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/M08_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins microblaze_0_local_memory/s00_axi_aclk_0]
  connect_bd_net -net rst_ps8_0_99M_bus_struct_reset [get_bd_pins SYS_Rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins Reset] [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins s_ctrl0_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data0_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data1_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_0/S0_data2_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_0/S1_data_fixed_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_0/S_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl0_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl1_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl2_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_0/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/M08_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins microblaze_0_local_memory/s00_axi_aresetn_0]
  connect_bd_net -net xlconcat_2_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins xlconcat_2/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: secure_serial_in
proc create_hier_cell_secure_serial_in { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_secure_serial_in() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl2_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart2_pl


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 In2
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir O Interrupt_0
  create_bd_pin -dir O Interrupt_1
  create_bd_pin -dir O Interrupt_2
  create_bd_pin -dir O Interrupt_ctrl0
  create_bd_pin -dir O Interrupt_ctrl1
  create_bd_pin -dir O Interrupt_ctrl2
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir O busy2
  create_bd_pin -dir I -type rst processor_rst
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: Octopos_MailBox_1Wri_0, and set properties
  set Octopos_MailBox_1Wri_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:Octopos_MailBox_1Writer_3Reader:1.0 Octopos_MailBox_1Wri_0 ]

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
  set_property -dict [ list \
   CONFIG.UARTLITE_BOARD_INTERFACE {uart2_pl} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $axi_uartlite_0

  # Create instance: microblaze_1, and set properties
  set microblaze_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_1 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
   CONFIG.G_USE_EXCEPTIONS {0} \
 ] $microblaze_1

  # Create instance: microblaze_1_axi_intc, and set properties
  set microblaze_1_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_1_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_1_axi_intc

  # Create instance: microblaze_1_axi_periph, and set properties
  set microblaze_1_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_1_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {9} \
 ] $microblaze_1_axi_periph

  # Create instance: microblaze_1_local_memory
  create_hier_cell_microblaze_1_local_memory $hier_obj microblaze_1_local_memory

  # Create instance: xlconcat_3, and set properties
  set xlconcat_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_3 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {4} \
 ] $xlconcat_3

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins uart2_pl] [get_bd_intf_pins axi_uartlite_0/UART]
  connect_bd_intf_net -intf_net microblaze_1_axi_dp [get_bd_intf_pins microblaze_1/M_AXI_DP] [get_bd_intf_pins microblaze_1_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M01_AXI [get_bd_intf_pins Octopos_MailBox_1Wri_0/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_1_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M02_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_1_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M03_AXI [get_bd_intf_pins Octopos_MailBox_1Wri_0/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_1_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins microblaze_1_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins microblaze_1_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M06_AXI [get_bd_intf_pins microblaze_1_axi_periph/M06_AXI] [get_bd_intf_pins microblaze_1_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M07_AXI [get_bd_intf_pins microblaze_1_axi_periph/M07_AXI] [get_bd_intf_pins microblaze_1_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_1_axi_periph_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins microblaze_1_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_1_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_1/DEBUG]
  connect_bd_intf_net -intf_net microblaze_1_dlmb_1 [get_bd_intf_pins microblaze_1/DLMB] [get_bd_intf_pins microblaze_1_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_1_ilmb_1 [get_bd_intf_pins microblaze_1/ILMB] [get_bd_intf_pins microblaze_1_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_1_intc_axi [get_bd_intf_pins microblaze_1_axi_intc/s_axi] [get_bd_intf_pins microblaze_1_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_1_interrupt [get_bd_intf_pins microblaze_1/INTERRUPT] [get_bd_intf_pins microblaze_1_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M01_AXI [get_bd_intf_pins S0_data1_AXI] [get_bd_intf_pins Octopos_MailBox_1Wri_0/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M02_AXI [get_bd_intf_pins s_ctrl1_axi] [get_bd_intf_pins Octopos_MailBox_1Wri_0/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M01_AXI [get_bd_intf_pins S0_data2_AXI] [get_bd_intf_pins Octopos_MailBox_1Wri_0/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M02_AXI [get_bd_intf_pins s_ctrl2_axi] [get_bd_intf_pins Octopos_MailBox_1Wri_0/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M05_AXI [get_bd_intf_pins S0_data0_AXI] [get_bd_intf_pins Octopos_MailBox_1Wri_0/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M06_AXI [get_bd_intf_pins s_ctrl0_axi] [get_bd_intf_pins Octopos_MailBox_1Wri_0/s_ctrl0_axi]

  # Create port connections
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins xlconcat_3/In2]
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins xlconcat_3/In3]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_0 [get_bd_pins Interrupt_0] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_1 [get_bd_pins Interrupt_1] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_2 [get_bd_pins Interrupt_2] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl0 [get_bd_pins Interrupt_ctrl0] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl1 [get_bd_pins Interrupt_ctrl1] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl2 [get_bd_pins Interrupt_ctrl2] [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl_fixed [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_ctrl_fixed] [get_bd_pins xlconcat_3/In1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_fixed [get_bd_pins Octopos_MailBox_1Wri_0/Interrupt_fixed] [get_bd_pins xlconcat_3/In0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_busy0 [get_bd_pins busy0] [get_bd_pins Octopos_MailBox_1Wri_0/busy0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_busy1 [get_bd_pins busy1] [get_bd_pins Octopos_MailBox_1Wri_0/busy1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_busy2 [get_bd_pins busy2] [get_bd_pins Octopos_MailBox_1Wri_0/busy2]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins LMB_Clk] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data0_AXI_ACLK] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data1_AXI_ACLK] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data2_AXI_ACLK] [get_bd_pins Octopos_MailBox_1Wri_0/S1_data_fixed_AXI_ACLK] [get_bd_pins Octopos_MailBox_1Wri_0/S_CLK] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl0_axi_aclk] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl1_axi_aclk] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl2_axi_aclk] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_1/Clk] [get_bd_pins microblaze_1_axi_intc/processor_clk] [get_bd_pins microblaze_1_axi_intc/s_axi_aclk] [get_bd_pins microblaze_1_axi_periph/ACLK] [get_bd_pins microblaze_1_axi_periph/M00_ACLK] [get_bd_pins microblaze_1_axi_periph/M01_ACLK] [get_bd_pins microblaze_1_axi_periph/M02_ACLK] [get_bd_pins microblaze_1_axi_periph/M03_ACLK] [get_bd_pins microblaze_1_axi_periph/M04_ACLK] [get_bd_pins microblaze_1_axi_periph/M05_ACLK] [get_bd_pins microblaze_1_axi_periph/M06_ACLK] [get_bd_pins microblaze_1_axi_periph/M07_ACLK] [get_bd_pins microblaze_1_axi_periph/M08_ACLK] [get_bd_pins microblaze_1_axi_periph/S00_ACLK] [get_bd_pins microblaze_1_local_memory/LMB_Clk] [get_bd_pins microblaze_1_local_memory/s00_axi_aclk_1]
  connect_bd_net -net rst_ps8_0_99M_bus_struct_reset [get_bd_pins SYS_Rst] [get_bd_pins microblaze_1_local_memory/SYS_Rst]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins processor_rst] [get_bd_pins microblaze_1/Reset] [get_bd_pins microblaze_1_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data0_AXI_ARESETN] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data1_AXI_ARESETN] [get_bd_pins Octopos_MailBox_1Wri_0/S0_data2_AXI_ARESETN] [get_bd_pins Octopos_MailBox_1Wri_0/S1_data_fixed_AXI_ARESETN] [get_bd_pins Octopos_MailBox_1Wri_0/S_ARESETN] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl0_axi_aresetn] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl1_axi_aresetn] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl2_axi_aresetn] [get_bd_pins Octopos_MailBox_1Wri_0/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_1_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_1_axi_periph/ARESETN] [get_bd_pins microblaze_1_axi_periph/M00_ARESETN] [get_bd_pins microblaze_1_axi_periph/M01_ARESETN] [get_bd_pins microblaze_1_axi_periph/M02_ARESETN] [get_bd_pins microblaze_1_axi_periph/M03_ARESETN] [get_bd_pins microblaze_1_axi_periph/M04_ARESETN] [get_bd_pins microblaze_1_axi_periph/M05_ARESETN] [get_bd_pins microblaze_1_axi_periph/M06_ARESETN] [get_bd_pins microblaze_1_axi_periph/M07_ARESETN] [get_bd_pins microblaze_1_axi_periph/M08_ARESETN] [get_bd_pins microblaze_1_axi_periph/S00_ARESETN] [get_bd_pins microblaze_1_local_memory/s00_axi_aresetn_1]
  connect_bd_net -net xlconcat_3_dout [get_bd_pins microblaze_1_axi_intc/intr] [get_bd_pins xlconcat_3/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ps_subsystem
proc create_hier_cell_ps_subsystem { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ps_subsystem() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S01_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S02_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP1_FPD


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 In0
  create_bd_pin -dir I -from 0 -to 0 In1
  create_bd_pin -dir I -from 0 -to 0 In2
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir I -from 0 -to 0 In4
  create_bd_pin -dir I -from 0 -to 0 In5
  create_bd_pin -dir I -from 0 -to 0 In6
  create_bd_pin -dir I -from 0 -to 0 In7
  create_bd_pin -dir I -from 0 -to 0 In8
  create_bd_pin -dir I -from 0 -to 0 In9
  create_bd_pin -dir I -from 0 -to 0 In10
  create_bd_pin -dir I -from 0 -to 0 In11
  create_bd_pin -dir I -from 0 -to 0 In12
  create_bd_pin -dir I -from 0 -to 0 In13
  create_bd_pin -dir I -from 0 -to 0 In14
  create_bd_pin -dir I -from 0 -to 0 In15
  create_bd_pin -dir I -from 0 -to 0 In16
  create_bd_pin -dir I -from 0 -to 0 In17
  create_bd_pin -dir I -from 0 -to 0 In18
  create_bd_pin -dir I -from 0 -to 0 In19
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset
  create_bd_pin -dir I -type rst mb_debug_sys_rst
  create_bd_pin -dir O -type rst mb_reset
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset
  create_bd_pin -dir O -type clk pl_clk0
  create_bd_pin -dir O -type rst pl_resetn0
  create_bd_pin -dir O -type intr ps_pl_irq_ipi_channel7
  create_bd_pin -dir O -type intr ps_pl_irq_ttc0_0

  # Create instance: axi_intc_0, and set properties
  set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
  set_property -dict [ list \
   CONFIG.C_IRQ_CONNECTION {1} \
 ] $axi_intc_0

  # Create instance: ps8_0_axi_periph, and set properties
  set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {20} \
 ] $ps8_0_axi_periph

  # Create instance: rst_ps8_0_99M, and set properties
  set rst_ps8_0_99M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_99M ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [ list \
   CONFIG.NUM_SI {3} \
 ] $smartconnect_0

  # Create instance: xlconcat_4, and set properties
  set xlconcat_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_4 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {20} \
 ] $xlconcat_4

  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
  set_property -dict [ list \
   CONFIG.CAN0_BOARD_INTERFACE {custom} \
   CONFIG.CAN1_BOARD_INTERFACE {custom} \
   CONFIG.CSU_BOARD_INTERFACE {custom} \
   CONFIG.DP_BOARD_INTERFACE {custom} \
   CONFIG.GEM0_BOARD_INTERFACE {custom} \
   CONFIG.GEM1_BOARD_INTERFACE {custom} \
   CONFIG.GEM2_BOARD_INTERFACE {custom} \
   CONFIG.GEM3_BOARD_INTERFACE {custom} \
   CONFIG.GPIO_BOARD_INTERFACE {custom} \
   CONFIG.IIC0_BOARD_INTERFACE {custom} \
   CONFIG.IIC1_BOARD_INTERFACE {custom} \
   CONFIG.NAND_BOARD_INTERFACE {custom} \
   CONFIG.PCIE_BOARD_INTERFACE {custom} \
   CONFIG.PJTAG_BOARD_INTERFACE {custom} \
   CONFIG.PMU_BOARD_INTERFACE {custom} \
   CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
   CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
   CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
   CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1} \
   CONFIG.PSU_IMPORT_BOARD_PRESET {} \
   CONFIG.PSU_MIO_0_DIRECTION {out} \
   CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_0_POLARITY {Default} \
   CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_0_SLEW {fast} \
   CONFIG.PSU_MIO_10_DIRECTION {inout} \
   CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_10_POLARITY {Default} \
   CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_10_SLEW {fast} \
   CONFIG.PSU_MIO_11_DIRECTION {inout} \
   CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_11_POLARITY {Default} \
   CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_11_SLEW {fast} \
   CONFIG.PSU_MIO_12_DIRECTION {out} \
   CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_12_POLARITY {Default} \
   CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_12_SLEW {fast} \
   CONFIG.PSU_MIO_13_DIRECTION {inout} \
   CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_13_POLARITY {Default} \
   CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_13_SLEW {fast} \
   CONFIG.PSU_MIO_14_DIRECTION {inout} \
   CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_14_POLARITY {Default} \
   CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_14_SLEW {fast} \
   CONFIG.PSU_MIO_15_DIRECTION {inout} \
   CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_15_POLARITY {Default} \
   CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_15_SLEW {fast} \
   CONFIG.PSU_MIO_16_DIRECTION {inout} \
   CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_16_POLARITY {Default} \
   CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_16_SLEW {fast} \
   CONFIG.PSU_MIO_17_DIRECTION {inout} \
   CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_17_POLARITY {Default} \
   CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_17_SLEW {fast} \
   CONFIG.PSU_MIO_18_DIRECTION {in} \
   CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_18_POLARITY {Default} \
   CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_18_SLEW {fast} \
   CONFIG.PSU_MIO_19_DIRECTION {out} \
   CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_19_POLARITY {Default} \
   CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_19_SLEW {fast} \
   CONFIG.PSU_MIO_1_DIRECTION {inout} \
   CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_1_POLARITY {Default} \
   CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_1_SLEW {fast} \
   CONFIG.PSU_MIO_20_DIRECTION {out} \
   CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_20_POLARITY {Default} \
   CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_20_SLEW {fast} \
   CONFIG.PSU_MIO_21_DIRECTION {in} \
   CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_21_POLARITY {Default} \
   CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_21_SLEW {fast} \
   CONFIG.PSU_MIO_22_DIRECTION {inout} \
   CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_22_POLARITY {Default} \
   CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_22_SLEW {fast} \
   CONFIG.PSU_MIO_23_DIRECTION {inout} \
   CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_23_POLARITY {Default} \
   CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_23_SLEW {fast} \
   CONFIG.PSU_MIO_24_DIRECTION {out} \
   CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_24_POLARITY {Default} \
   CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_24_SLEW {fast} \
   CONFIG.PSU_MIO_25_DIRECTION {in} \
   CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_25_POLARITY {Default} \
   CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_25_SLEW {fast} \
   CONFIG.PSU_MIO_26_DIRECTION {inout} \
   CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_26_POLARITY {Default} \
   CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_26_SLEW {fast} \
   CONFIG.PSU_MIO_27_DIRECTION {out} \
   CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_27_POLARITY {Default} \
   CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_27_SLEW {fast} \
   CONFIG.PSU_MIO_28_DIRECTION {in} \
   CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_28_POLARITY {Default} \
   CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_28_SLEW {fast} \
   CONFIG.PSU_MIO_29_DIRECTION {out} \
   CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_29_POLARITY {Default} \
   CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_29_SLEW {fast} \
   CONFIG.PSU_MIO_2_DIRECTION {inout} \
   CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_2_POLARITY {Default} \
   CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_2_SLEW {fast} \
   CONFIG.PSU_MIO_30_DIRECTION {in} \
   CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_30_POLARITY {Default} \
   CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_30_SLEW {fast} \
   CONFIG.PSU_MIO_31_DIRECTION {out} \
   CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_31_POLARITY {Default} \
   CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_31_SLEW {fast} \
   CONFIG.PSU_MIO_32_DIRECTION {out} \
   CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_32_POLARITY {Default} \
   CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_32_SLEW {fast} \
   CONFIG.PSU_MIO_33_DIRECTION {out} \
   CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_33_POLARITY {Default} \
   CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_33_SLEW {fast} \
   CONFIG.PSU_MIO_34_DIRECTION {out} \
   CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_34_POLARITY {Default} \
   CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_34_SLEW {fast} \
   CONFIG.PSU_MIO_35_DIRECTION {out} \
   CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_35_POLARITY {Default} \
   CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_35_SLEW {fast} \
   CONFIG.PSU_MIO_36_DIRECTION {out} \
   CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_36_POLARITY {Default} \
   CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_36_SLEW {fast} \
   CONFIG.PSU_MIO_37_DIRECTION {out} \
   CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_37_POLARITY {Default} \
   CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_37_SLEW {fast} \
   CONFIG.PSU_MIO_38_DIRECTION {inout} \
   CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_38_POLARITY {Default} \
   CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_38_SLEW {fast} \
   CONFIG.PSU_MIO_39_DIRECTION {inout} \
   CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_39_POLARITY {Default} \
   CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_39_SLEW {fast} \
   CONFIG.PSU_MIO_3_DIRECTION {inout} \
   CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_3_POLARITY {Default} \
   CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_3_SLEW {fast} \
   CONFIG.PSU_MIO_40_DIRECTION {inout} \
   CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_40_POLARITY {Default} \
   CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_40_SLEW {fast} \
   CONFIG.PSU_MIO_41_DIRECTION {inout} \
   CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_41_POLARITY {Default} \
   CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_41_SLEW {fast} \
   CONFIG.PSU_MIO_42_DIRECTION {inout} \
   CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_42_POLARITY {Default} \
   CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_42_SLEW {fast} \
   CONFIG.PSU_MIO_43_DIRECTION {inout} \
   CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_43_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_43_POLARITY {Default} \
   CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_43_SLEW {fast} \
   CONFIG.PSU_MIO_44_DIRECTION {in} \
   CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_44_POLARITY {Default} \
   CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_44_SLEW {fast} \
   CONFIG.PSU_MIO_45_DIRECTION {in} \
   CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_45_POLARITY {Default} \
   CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_45_SLEW {fast} \
   CONFIG.PSU_MIO_46_DIRECTION {inout} \
   CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_46_POLARITY {Default} \
   CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_46_SLEW {fast} \
   CONFIG.PSU_MIO_47_DIRECTION {inout} \
   CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_47_POLARITY {Default} \
   CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_47_SLEW {fast} \
   CONFIG.PSU_MIO_48_DIRECTION {inout} \
   CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_48_POLARITY {Default} \
   CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_48_SLEW {fast} \
   CONFIG.PSU_MIO_49_DIRECTION {inout} \
   CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_49_POLARITY {Default} \
   CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_49_SLEW {fast} \
   CONFIG.PSU_MIO_4_DIRECTION {inout} \
   CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_4_POLARITY {Default} \
   CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_4_SLEW {fast} \
   CONFIG.PSU_MIO_50_DIRECTION {inout} \
   CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_50_POLARITY {Default} \
   CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_50_SLEW {fast} \
   CONFIG.PSU_MIO_51_DIRECTION {out} \
   CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_51_POLARITY {Default} \
   CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_51_SLEW {fast} \
   CONFIG.PSU_MIO_52_DIRECTION {in} \
   CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_52_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_52_POLARITY {Default} \
   CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_52_SLEW {fast} \
   CONFIG.PSU_MIO_53_DIRECTION {in} \
   CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_53_POLARITY {Default} \
   CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_53_SLEW {fast} \
   CONFIG.PSU_MIO_54_DIRECTION {inout} \
   CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_54_POLARITY {Default} \
   CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_54_SLEW {fast} \
   CONFIG.PSU_MIO_55_DIRECTION {in} \
   CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_55_POLARITY {Default} \
   CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_55_SLEW {fast} \
   CONFIG.PSU_MIO_56_DIRECTION {inout} \
   CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_56_POLARITY {Default} \
   CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_56_SLEW {fast} \
   CONFIG.PSU_MIO_57_DIRECTION {inout} \
   CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_57_POLARITY {Default} \
   CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_57_SLEW {fast} \
   CONFIG.PSU_MIO_58_DIRECTION {out} \
   CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_58_POLARITY {Default} \
   CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_58_SLEW {fast} \
   CONFIG.PSU_MIO_59_DIRECTION {inout} \
   CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_59_POLARITY {Default} \
   CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_59_SLEW {fast} \
   CONFIG.PSU_MIO_5_DIRECTION {out} \
   CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_5_POLARITY {Default} \
   CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_5_SLEW {fast} \
   CONFIG.PSU_MIO_60_DIRECTION {inout} \
   CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_60_POLARITY {Default} \
   CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_60_SLEW {fast} \
   CONFIG.PSU_MIO_61_DIRECTION {inout} \
   CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_61_POLARITY {Default} \
   CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_61_SLEW {fast} \
   CONFIG.PSU_MIO_62_DIRECTION {inout} \
   CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_62_POLARITY {Default} \
   CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_62_SLEW {fast} \
   CONFIG.PSU_MIO_63_DIRECTION {inout} \
   CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_63_POLARITY {Default} \
   CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_63_SLEW {fast} \
   CONFIG.PSU_MIO_64_DIRECTION {out} \
   CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_64_POLARITY {Default} \
   CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_64_SLEW {fast} \
   CONFIG.PSU_MIO_65_DIRECTION {out} \
   CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_65_POLARITY {Default} \
   CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_65_SLEW {fast} \
   CONFIG.PSU_MIO_66_DIRECTION {out} \
   CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_66_POLARITY {Default} \
   CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_66_SLEW {fast} \
   CONFIG.PSU_MIO_67_DIRECTION {out} \
   CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_67_POLARITY {Default} \
   CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_67_SLEW {fast} \
   CONFIG.PSU_MIO_68_DIRECTION {out} \
   CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_68_POLARITY {Default} \
   CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_68_SLEW {fast} \
   CONFIG.PSU_MIO_69_DIRECTION {out} \
   CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_69_POLARITY {Default} \
   CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_69_SLEW {fast} \
   CONFIG.PSU_MIO_6_DIRECTION {out} \
   CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_6_POLARITY {Default} \
   CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_6_SLEW {fast} \
   CONFIG.PSU_MIO_70_DIRECTION {in} \
   CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_70_POLARITY {Default} \
   CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_70_SLEW {fast} \
   CONFIG.PSU_MIO_71_DIRECTION {in} \
   CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_71_POLARITY {Default} \
   CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_71_SLEW {fast} \
   CONFIG.PSU_MIO_72_DIRECTION {in} \
   CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_72_POLARITY {Default} \
   CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_72_SLEW {fast} \
   CONFIG.PSU_MIO_73_DIRECTION {in} \
   CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_73_POLARITY {Default} \
   CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_73_SLEW {fast} \
   CONFIG.PSU_MIO_74_DIRECTION {in} \
   CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_74_POLARITY {Default} \
   CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_74_SLEW {fast} \
   CONFIG.PSU_MIO_75_DIRECTION {in} \
   CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_75_POLARITY {Default} \
   CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_75_SLEW {fast} \
   CONFIG.PSU_MIO_76_DIRECTION {out} \
   CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_76_POLARITY {Default} \
   CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_76_SLEW {fast} \
   CONFIG.PSU_MIO_77_DIRECTION {inout} \
   CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_77_POLARITY {Default} \
   CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_77_SLEW {fast} \
   CONFIG.PSU_MIO_7_DIRECTION {out} \
   CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_7_POLARITY {Default} \
   CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_7_SLEW {fast} \
   CONFIG.PSU_MIO_8_DIRECTION {inout} \
   CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_8_POLARITY {Default} \
   CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_8_SLEW {fast} \
   CONFIG.PSU_MIO_9_DIRECTION {inout} \
   CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_9_POLARITY {Default} \
   CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_9_SLEW {fast} \
   CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3##} \
   CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl##} \
   CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
   CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SMC_CYCLE_T0 {NA} \
   CONFIG.PSU_SMC_CYCLE_T1 {NA} \
   CONFIG.PSU_SMC_CYCLE_T2 {NA} \
   CONFIG.PSU_SMC_CYCLE_T3 {NA} \
   CONFIG.PSU_SMC_CYCLE_T4 {NA} \
   CONFIG.PSU_SMC_CYCLE_T5 {NA} \
   CONFIG.PSU_SMC_CYCLE_T6 {NA} \
   CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
   CONFIG.PSU_VALUE_SILVERSION {3} \
   CONFIG.PSU__ACPU0__POWER__ON {1} \
   CONFIG.PSU__ACPU1__POWER__ON {1} \
   CONFIG.PSU__ACPU2__POWER__ON {1} \
   CONFIG.PSU__ACPU3__POWER__ON {1} \
   CONFIG.PSU__ACTUAL__IP {1} \
   CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.560059} \
   CONFIG.PSU__AFI0_COHERENCY {0} \
   CONFIG.PSU__AFI1_COHERENCY {0} \
   CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
   CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 24 .. 25} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.880127} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.280029} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.940063} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.997501} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.783037} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.970032} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.940063} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.950043} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
   CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.280029} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.950043} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.995003} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.950043} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {180} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.850098} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.987511} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.950043} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.481262} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.987511} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.481262} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.975021} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.998001} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
   CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
   CONFIG.PSU__CSU_COHERENCY {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__AL {0} \
   CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
   CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
   CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
   CONFIG.PSU__DDRC__CL {15} \
   CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
   CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
   CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
   CONFIG.PSU__DDRC__CWL {14} \
   CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
   CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
   CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
   CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
   CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
   CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
   CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
   CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
   CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
   CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
   CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
   CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
   CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
   CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
   CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
   CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
   CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
   CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
   CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
   CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
   CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
   CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
   CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
   CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
   CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
   CONFIG.PSU__DDRC__ECC {Disabled} \
   CONFIG.PSU__DDRC__ECC_SCRUB {0} \
   CONFIG.PSU__DDRC__ENABLE {1} \
   CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
   CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
   CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
   CONFIG.PSU__DDRC__FGRM {1X} \
   CONFIG.PSU__DDRC__FREQ_MHZ {1} \
   CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
   CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__LP_ASR {manual normal} \
   CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
   CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
   CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
   CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
   CONFIG.PSU__DDRC__PLL_BYPASS {0} \
   CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
   CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
   CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
   CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
   CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
   CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
   CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
   CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
   CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
   CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
   CONFIG.PSU__DDRC__T_FAW {30.0} \
   CONFIG.PSU__DDRC__T_RAS_MIN {33} \
   CONFIG.PSU__DDRC__T_RC {47.06} \
   CONFIG.PSU__DDRC__T_RCD {15} \
   CONFIG.PSU__DDRC__T_RP {15} \
   CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
   CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
   CONFIG.PSU__DDRC__VREF {1} \
   CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
   CONFIG.PSU__DDR_QOS_ENABLE {0} \
   CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS {} \
   CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
   CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_WR_THRSHLD {} \
   CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
   CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
   CONFIG.PSU__DEVICE_TYPE {EG} \
   CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
   CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
   CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {0} \
   CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__DLL__ISUSED {1} \
   CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
   CONFIG.PSU__DP__LANE_SEL {Single Lower} \
   CONFIG.PSU__DP__REF_CLK_FREQ {27} \
   CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk3} \
   CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
   CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET0__PTP__ENABLE {0} \
   CONFIG.PSU__ENET0__TSU__ENABLE {0} \
   CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET1__PTP__ENABLE {0} \
   CONFIG.PSU__ENET1__TSU__ENABLE {0} \
   CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET2__PTP__ENABLE {0} \
   CONFIG.PSU__ENET2__TSU__ENABLE {0} \
   CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
   CONFIG.PSU__ENET3__GRP_MDIO__IO {EMIO} \
   CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
   CONFIG.PSU__ENET3__PTP__ENABLE {0} \
   CONFIG.PSU__ENET3__TSU__ENABLE {1} \
   CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
   CONFIG.PSU__EN_EMIO_TRACE {0} \
   CONFIG.PSU__EP__IP {0} \
   CONFIG.PSU__EXPAND__CORESIGHT {0} \
   CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
   CONFIG.PSU__EXPAND__GIC {0} \
   CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {1} \
   CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
   CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
   CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.990005} \
   CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__FPGA_PL0_ENABLE {1} \
   CONFIG.PSU__FPGA_PL1_ENABLE {0} \
   CONFIG.PSU__FPGA_PL2_ENABLE {0} \
   CONFIG.PSU__FPGA_PL3_ENABLE {0} \
   CONFIG.PSU__FP__POWER__ON {1} \
   CONFIG.PSU__FTM__CTI_IN_0 {0} \
   CONFIG.PSU__FTM__CTI_IN_1 {0} \
   CONFIG.PSU__FTM__CTI_IN_2 {0} \
   CONFIG.PSU__FTM__CTI_IN_3 {0} \
   CONFIG.PSU__FTM__CTI_OUT_0 {0} \
   CONFIG.PSU__FTM__CTI_OUT_1 {0} \
   CONFIG.PSU__FTM__CTI_OUT_2 {0} \
   CONFIG.PSU__FTM__CTI_OUT_3 {0} \
   CONFIG.PSU__FTM__GPI {0} \
   CONFIG.PSU__FTM__GPO {0} \
   CONFIG.PSU__GEM0_COHERENCY {0} \
   CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM1_COHERENCY {0} \
   CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM2_COHERENCY {0} \
   CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM3_COHERENCY {0} \
   CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM__TSU__ENABLE {0} \
   CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
   CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
   CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
   CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_7__MASTER {S_AXI_HP1_FPD} \
   CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI__TRUSTZONE {<Select>} \
   CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
   CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
   CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO_WIDTH {8} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {<Select>} \
   CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
   CONFIG.PSU__GPU_PP0__POWER__ON {1} \
   CONFIG.PSU__GPU_PP1__POWER__ON {1} \
   CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__GT__LINK_SPEED {HBR} \
   CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
   CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
   CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
   CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
   CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
   CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.990005} \
   CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.990005} \
   CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
   CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
   CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
   CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN0__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN1__INT {0} \
   CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU__INT {0} \
   CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPORT__INT {0} \
   CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C1__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
   CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_NAND__INT {0} \
   CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
   CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
   CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT0 {1} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
   CONFIG.PSU__IRQ_P2F_UART1__INT {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
   CONFIG.PSU__L2_BANK0__POWER__ON {1} \
   CONFIG.PSU__LPDMA0_COHERENCY {0} \
   CONFIG.PSU__LPDMA1_COHERENCY {0} \
   CONFIG.PSU__LPDMA2_COHERENCY {0} \
   CONFIG.PSU__LPDMA3_COHERENCY {0} \
   CONFIG.PSU__LPDMA4_COHERENCY {0} \
   CONFIG.PSU__LPDMA5_COHERENCY {0} \
   CONFIG.PSU__LPDMA6_COHERENCY {0} \
   CONFIG.PSU__LPDMA7_COHERENCY {0} \
   CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
   CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
   CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__NAND_COHERENCY {0} \
   CONFIG.PSU__NAND_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} \
   CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} \
   CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
   CONFIG.PSU__NUM_FABRIC_RESETS {1} \
   CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
   CONFIG.PSU__OVERRIDE_HPX_QOS {0} \
   CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
   CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
   CONFIG.PSU__PCIE__ACS_VIOLATION {0} \
   CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
   CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} \
   CONFIG.PSU__PCIE__BAR0_64BIT {0} \
   CONFIG.PSU__PCIE__BAR0_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR0_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR1_64BIT {0} \
   CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR1_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR2_64BIT {0} \
   CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR2_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR3_64BIT {0} \
   CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR3_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR4_64BIT {0} \
   CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR4_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR5_64BIT {0} \
   CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR5_VAL {0x0} \
   CONFIG.PSU__PCIE__CLASS_CODE_BASE {0x06} \
   CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {0x0} \
   CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x4} \
   CONFIG.PSU__PCIE__CLASS_CODE_VALUE {0x60400} \
   CONFIG.PSU__PCIE__COMPLETER_ABORT {0} \
   CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} \
   CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} \
   CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {1} \
   CONFIG.PSU__PCIE__DEVICE_ID {0xD021} \
   CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Root Port} \
   CONFIG.PSU__PCIE__ECRC_CHECK {0} \
   CONFIG.PSU__PCIE__ECRC_ERR {0} \
   CONFIG.PSU__PCIE__ECRC_GEN {0} \
   CONFIG.PSU__PCIE__EROM_ENABLE {0} \
   CONFIG.PSU__PCIE__EROM_VAL {0x0} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} \
   CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} \
   CONFIG.PSU__PCIE__INTX_GENERATION {0} \
   CONFIG.PSU__PCIE__LANE0__ENABLE {1} \
   CONFIG.PSU__PCIE__LANE0__IO {GT Lane0} \
   CONFIG.PSU__PCIE__LANE1__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE2__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE3__ENABLE {0} \
   CONFIG.PSU__PCIE__LINK_SPEED {5.0 Gb/s} \
   CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {x1} \
   CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {256 bytes} \
   CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} \
   CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} \
   CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} \
   CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MULTIHEADER {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_IO {MIO 31} \
   CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} \
   CONFIG.PSU__PCIE__RECEIVER_ERR {0} \
   CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} \
   CONFIG.PSU__PCIE__REF_CLK_FREQ {100} \
   CONFIG.PSU__PCIE__REF_CLK_SEL {Ref Clk0} \
   CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
   CONFIG.PSU__PCIE__REVISION_ID {0x0} \
   CONFIG.PSU__PCIE__SUBSYSTEM_ID {0x7} \
   CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {0x10EE} \
   CONFIG.PSU__PCIE__SURPRISE_DOWN {0} \
   CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} \
   CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} \
   CONFIG.PSU__PCIE__VENDOR_ID {0x10EE} \
   CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PL_CLK0_BUF {TRUE} \
   CONFIG.PSU__PL_CLK1_BUF {FALSE} \
   CONFIG.PSU__PL_CLK2_BUF {FALSE} \
   CONFIG.PSU__PL_CLK3_BUF {FALSE} \
   CONFIG.PSU__PL__POWER__ON {1} \
   CONFIG.PSU__PMU_COHERENCY {0} \
   CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
   CONFIG.PSU__PMU__GPI0__ENABLE {0} \
   CONFIG.PSU__PMU__GPI1__ENABLE {0} \
   CONFIG.PSU__PMU__GPI2__ENABLE {0} \
   CONFIG.PSU__PMU__GPI3__ENABLE {0} \
   CONFIG.PSU__PMU__GPI4__ENABLE {0} \
   CONFIG.PSU__PMU__GPI5__ENABLE {0} \
   CONFIG.PSU__PMU__GPO0__ENABLE {1} \
   CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
   CONFIG.PSU__PMU__GPO1__ENABLE {1} \
   CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
   CONFIG.PSU__PMU__GPO2__ENABLE {1} \
   CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
   CONFIG.PSU__PMU__GPO2__POLARITY {high} \
   CONFIG.PSU__PMU__GPO3__ENABLE {1} \
   CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
   CONFIG.PSU__PMU__GPO3__POLARITY {low} \
   CONFIG.PSU__PMU__GPO4__ENABLE {1} \
   CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
   CONFIG.PSU__PMU__GPO4__POLARITY {low} \
   CONFIG.PSU__PMU__GPO5__ENABLE {1} \
   CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
   CONFIG.PSU__PMU__GPO5__POLARITY {low} \
   CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
   CONFIG.PSU__PRESET_APPLIED {1} \
   CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__DEBUG {0} \
   CONFIG.PSU__PROTECTION__ENABLE {0} \
   CONFIG.PSU__PROTECTION__FPD_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} \
   CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF0A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware} \
   CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:NonSecure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
   CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|RPU1:Secure|RPU0:NonSecure|SATA0:NonSecure|SATA1:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
   CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
   CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
   CONFIG.PSU__PROTECTION__SUBSYSTEMS {APU:APU|RPU:RPU0|PMU Firmware:PMU} \
   CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
   CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.33} \
   CONFIG.PSU__QSPI_COHERENCY {0} \
   CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
   CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
   CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
   CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
   CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
   CONFIG.PSU__REPORT__DBGLOG {0} \
   CONFIG.PSU__RPU_COHERENCY {0} \
   CONFIG.PSU__RPU__POWER__ON {1} \
   CONFIG.PSU__SATA__LANE0__ENABLE {0} \
   CONFIG.PSU__SATA__LANE1__ENABLE {1} \
   CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
   CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
   CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk1} \
   CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} \
   CONFIG.PSU__SD0_COHERENCY {0} \
   CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
   CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SD0__RESET__ENABLE {0} \
   CONFIG.PSU__SD1_COHERENCY {0} \
   CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
   CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
   CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
   CONFIG.PSU__SD1__GRP_WP__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_WP__IO {MIO 44} \
   CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
   CONFIG.PSU__SD1__RESET__ENABLE {0} \
   CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
   CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
   CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
   CONFIG.PSU__TCM0A__POWER__ON {1} \
   CONFIG.PSU__TCM0B__POWER__ON {1} \
   CONFIG.PSU__TCM1A__POWER__ON {1} \
   CONFIG.PSU__TCM1B__POWER__ON {1} \
   CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} \
   CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
   CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRISTATE__INVERTED {1} \
   CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
   CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
   CONFIG.PSU__UART0__BAUD_RATE {115200} \
   CONFIG.PSU__UART0__MODEM__ENABLE {0} \
   CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
   CONFIG.PSU__UART1__BAUD_RATE {115200} \
   CONFIG.PSU__UART1__MODEM__ENABLE {0} \
   CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 20 .. 21} \
   CONFIG.PSU__USB0_COHERENCY {0} \
   CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
   CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
   CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
   CONFIG.PSU__USB0__RESET__ENABLE {0} \
   CONFIG.PSU__USB1_COHERENCY {0} \
   CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB1__RESET__ENABLE {0} \
   CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
   CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
   CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} \
   CONFIG.PSU__USE__ADMA {0} \
   CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__AUDIO {0} \
   CONFIG.PSU__USE__CLK {0} \
   CONFIG.PSU__USE__CLK0 {0} \
   CONFIG.PSU__USE__CLK1 {0} \
   CONFIG.PSU__USE__CLK2 {0} \
   CONFIG.PSU__USE__CLK3 {0} \
   CONFIG.PSU__USE__CROSS_TRIGGER {0} \
   CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
   CONFIG.PSU__USE__DEBUG__TEST {0} \
   CONFIG.PSU__USE__EVENT_RPU {0} \
   CONFIG.PSU__USE__FABRIC__RST {1} \
   CONFIG.PSU__USE__FTM {0} \
   CONFIG.PSU__USE__GDMA {0} \
   CONFIG.PSU__USE__IRQ {0} \
   CONFIG.PSU__USE__IRQ0 {1} \
   CONFIG.PSU__USE__IRQ1 {0} \
   CONFIG.PSU__USE__M_AXI_GP0 {1} \
   CONFIG.PSU__USE__M_AXI_GP1 {0} \
   CONFIG.PSU__USE__M_AXI_GP2 {0} \
   CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
   CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__RST0 {0} \
   CONFIG.PSU__USE__RST1 {0} \
   CONFIG.PSU__USE__RST2 {0} \
   CONFIG.PSU__USE__RST3 {0} \
   CONFIG.PSU__USE__RTC {0} \
   CONFIG.PSU__USE__STM {0} \
   CONFIG.PSU__USE__S_AXI_ACE {0} \
   CONFIG.PSU__USE__S_AXI_ACP {0} \
   CONFIG.PSU__USE__S_AXI_GP0 {0} \
   CONFIG.PSU__USE__S_AXI_GP1 {0} \
   CONFIG.PSU__USE__S_AXI_GP2 {1} \
   CONFIG.PSU__USE__S_AXI_GP3 {1} \
   CONFIG.PSU__USE__S_AXI_GP4 {0} \
   CONFIG.PSU__USE__S_AXI_GP5 {0} \
   CONFIG.PSU__USE__S_AXI_GP6 {0} \
   CONFIG.PSU__USE__USB3_0_HUB {0} \
   CONFIG.PSU__USE__USB3_1_HUB {0} \
   CONFIG.PSU__USE__VIDEO {0} \
   CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
   CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
   CONFIG.QSPI_BOARD_INTERFACE {custom} \
   CONFIG.SATA_BOARD_INTERFACE {custom} \
   CONFIG.SD0_BOARD_INTERFACE {custom} \
   CONFIG.SD1_BOARD_INTERFACE {custom} \
   CONFIG.SPI0_BOARD_INTERFACE {custom} \
   CONFIG.SPI1_BOARD_INTERFACE {custom} \
   CONFIG.SUBPRESET1 {Custom} \
   CONFIG.SUBPRESET2 {Custom} \
   CONFIG.SWDT0_BOARD_INTERFACE {custom} \
   CONFIG.SWDT1_BOARD_INTERFACE {custom} \
   CONFIG.TRACE_BOARD_INTERFACE {custom} \
   CONFIG.TTC0_BOARD_INTERFACE {custom} \
   CONFIG.TTC1_BOARD_INTERFACE {custom} \
   CONFIG.TTC2_BOARD_INTERFACE {custom} \
   CONFIG.TTC3_BOARD_INTERFACE {custom} \
   CONFIG.UART0_BOARD_INTERFACE {custom} \
   CONFIG.UART1_BOARD_INTERFACE {custom} \
   CONFIG.USB0_BOARD_INTERFACE {custom} \
   CONFIG.USB1_BOARD_INTERFACE {custom} \
 ] $zynq_ultra_ps_e_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M10_AXI] [get_bd_intf_pins ps8_0_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M11_AXI] [get_bd_intf_pins ps8_0_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M12_AXI] [get_bd_intf_pins ps8_0_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M13_AXI] [get_bd_intf_pins ps8_0_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M14_AXI] [get_bd_intf_pins ps8_0_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M15_AXI] [get_bd_intf_pins ps8_0_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M16_AXI] [get_bd_intf_pins ps8_0_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M17_AXI] [get_bd_intf_pins ps8_0_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins S01_AXI] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net S02_AXI_1 [get_bd_intf_pins S02_AXI] [get_bd_intf_pins smartconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net S_AXI_HP1_FPD_1 [get_bd_intf_pins S_AXI_HP1_FPD] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins ps8_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins M03_AXI] [get_bd_intf_pins ps8_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins ps8_0_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M06_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins ps8_0_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M07_AXI [get_bd_intf_pins M07_AXI] [get_bd_intf_pins ps8_0_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins ps8_0_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M09_AXI [get_bd_intf_pins M09_AXI] [get_bd_intf_pins ps8_0_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M18_AXI [get_bd_intf_pins M18_AXI] [get_bd_intf_pins ps8_0_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M19_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins ps8_0_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]

  # Create port connections
  connect_bd_net -net In0_1 [get_bd_pins In0] [get_bd_pins xlconcat_4/In0]
  connect_bd_net -net In10_1 [get_bd_pins In10] [get_bd_pins xlconcat_4/In10]
  connect_bd_net -net In11_1 [get_bd_pins In11] [get_bd_pins xlconcat_4/In11]
  connect_bd_net -net In12_1 [get_bd_pins In12] [get_bd_pins xlconcat_4/In12]
  connect_bd_net -net In13_1 [get_bd_pins In13] [get_bd_pins xlconcat_4/In13]
  connect_bd_net -net In14_1 [get_bd_pins In14] [get_bd_pins xlconcat_4/In14]
  connect_bd_net -net In15_1 [get_bd_pins In15] [get_bd_pins xlconcat_4/In15]
  connect_bd_net -net In16_1 [get_bd_pins In16] [get_bd_pins xlconcat_4/In16]
  connect_bd_net -net In17_1 [get_bd_pins In17] [get_bd_pins xlconcat_4/In17]
  connect_bd_net -net In18_1 [get_bd_pins In18] [get_bd_pins xlconcat_4/In18]
  connect_bd_net -net In19_1 [get_bd_pins In19] [get_bd_pins xlconcat_4/In19]
  connect_bd_net -net In1_1 [get_bd_pins In1] [get_bd_pins xlconcat_4/In1]
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins xlconcat_4/In2]
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins xlconcat_4/In3]
  connect_bd_net -net In4_1 [get_bd_pins In4] [get_bd_pins xlconcat_4/In4]
  connect_bd_net -net In5_1 [get_bd_pins In5] [get_bd_pins xlconcat_4/In5]
  connect_bd_net -net In6_1 [get_bd_pins In6] [get_bd_pins xlconcat_4/In6]
  connect_bd_net -net In7_1 [get_bd_pins In7] [get_bd_pins xlconcat_4/In7]
  connect_bd_net -net In8_1 [get_bd_pins In8] [get_bd_pins xlconcat_4/In8]
  connect_bd_net -net In9_1 [get_bd_pins In9] [get_bd_pins xlconcat_4/In9]
  connect_bd_net -net axi_intc_0_irq [get_bd_pins axi_intc_0/irq] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
  connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mb_debug_sys_rst] [get_bd_pins rst_ps8_0_99M/mb_debug_sys_rst]
  connect_bd_net -net microblaze_4_alt_Clk [get_bd_pins pl_clk0] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/M03_ACLK] [get_bd_pins ps8_0_axi_periph/M04_ACLK] [get_bd_pins ps8_0_axi_periph/M05_ACLK] [get_bd_pins ps8_0_axi_periph/M06_ACLK] [get_bd_pins ps8_0_axi_periph/M07_ACLK] [get_bd_pins ps8_0_axi_periph/M08_ACLK] [get_bd_pins ps8_0_axi_periph/M09_ACLK] [get_bd_pins ps8_0_axi_periph/M10_ACLK] [get_bd_pins ps8_0_axi_periph/M11_ACLK] [get_bd_pins ps8_0_axi_periph/M12_ACLK] [get_bd_pins ps8_0_axi_periph/M13_ACLK] [get_bd_pins ps8_0_axi_periph/M14_ACLK] [get_bd_pins ps8_0_axi_periph/M15_ACLK] [get_bd_pins ps8_0_axi_periph/M16_ACLK] [get_bd_pins ps8_0_axi_periph/M17_ACLK] [get_bd_pins ps8_0_axi_periph/M18_ACLK] [get_bd_pins ps8_0_axi_periph/M19_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps8_0_99M/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk]
  connect_bd_net -net rst_ps8_0_99M_bus_struct_reset [get_bd_pins bus_struct_reset] [get_bd_pins rst_ps8_0_99M/bus_struct_reset]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins mb_reset] [get_bd_pins rst_ps8_0_99M/mb_reset]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/M03_ARESETN] [get_bd_pins ps8_0_axi_periph/M04_ARESETN] [get_bd_pins ps8_0_axi_periph/M05_ARESETN] [get_bd_pins ps8_0_axi_periph/M06_ARESETN] [get_bd_pins ps8_0_axi_periph/M07_ARESETN] [get_bd_pins ps8_0_axi_periph/M08_ARESETN] [get_bd_pins ps8_0_axi_periph/M09_ARESETN] [get_bd_pins ps8_0_axi_periph/M10_ARESETN] [get_bd_pins ps8_0_axi_periph/M11_ARESETN] [get_bd_pins ps8_0_axi_periph/M12_ARESETN] [get_bd_pins ps8_0_axi_periph/M13_ARESETN] [get_bd_pins ps8_0_axi_periph/M14_ARESETN] [get_bd_pins ps8_0_axi_periph/M15_ARESETN] [get_bd_pins ps8_0_axi_periph/M16_ARESETN] [get_bd_pins ps8_0_axi_periph/M17_ARESETN] [get_bd_pins ps8_0_axi_periph/M18_ARESETN] [get_bd_pins ps8_0_axi_periph/M19_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn] [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net rst_ps8_0_99M_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins rst_ps8_0_99M/peripheral_reset]
  connect_bd_net -net xlconcat_4_dout [get_bd_pins axi_intc_0/intr] [get_bd_pins xlconcat_4/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins pl_resetn0] [get_bd_pins rst_ps8_0_99M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ipi_channel7 [get_bd_pins ps_pl_irq_ipi_channel7] [get_bd_pins zynq_ultra_ps_e_0/ps_pl_irq_ipi_channel7]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 [get_bd_pins ps_pl_irq_ttc0_0] [get_bd_pins zynq_ultra_ps_e_0/ps_pl_irq_ttc0_0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ethernet_subsystem
proc create_hier_cell_ethernet_subsystem { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ethernet_subsystem() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_IN_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_INs_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 DATA_OUT_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 IN2_s_ctrl3_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_SG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data2_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_S0_data3_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl1_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl2_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 OUT2_s_ctrl3_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 mgt_clk

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O DATA_IN_Interrupt_0
  create_bd_pin -dir O DATA_IN_Interrupt_1
  create_bd_pin -dir O DATA_IN_Interrupt_2
  create_bd_pin -dir O DATA_IN_Interrupt_3
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl0
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl1
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl2
  create_bd_pin -dir O DATA_IN_Interrupt_ctrl3
  create_bd_pin -dir O DATA_OUT_Interrupt_0
  create_bd_pin -dir O DATA_OUT_Interrupt_1
  create_bd_pin -dir O DATA_OUT_Interrupt_2
  create_bd_pin -dir O DATA_OUT_Interrupt_3
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl0
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl1
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl2
  create_bd_pin -dir O DATA_OUT_Interrupt_ctrl3
  create_bd_pin -dir O IN2_Interrupt_0
  create_bd_pin -dir O IN2_Interrupt_1
  create_bd_pin -dir O IN2_Interrupt_2
  create_bd_pin -dir O IN2_Interrupt_3
  create_bd_pin -dir O IN2_Interrupt_ctrl0
  create_bd_pin -dir O IN2_Interrupt_ctrl1
  create_bd_pin -dir O IN2_Interrupt_ctrl2
  create_bd_pin -dir O IN2_Interrupt_ctrl13
  create_bd_pin -dir I -from 0 -to 0 In14
  create_bd_pin -dir I -from 0 -to 0 In15
  create_bd_pin -dir O OUT2_Interrupt_0
  create_bd_pin -dir O OUT2_Interrupt_1
  create_bd_pin -dir O OUT2_Interrupt_2
  create_bd_pin -dir O OUT2_Interrupt_3
  create_bd_pin -dir O OUT2_Interrupt_ctrl0
  create_bd_pin -dir O OUT2_Interrupt_ctrl1
  create_bd_pin -dir O OUT2_Interrupt_ctrl2
  create_bd_pin -dir O OUT2_Interrupt_ctrl3
  create_bd_pin -dir O -from 0 -to 0 Res
  create_bd_pin -dir O -from 0 -to 0 Res1
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir O busy2
  create_bd_pin -dir O busy3
  create_bd_pin -dir I -from 0 -to 0 intr_from_ps
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir O -type intr mm2s_introut
  create_bd_pin -dir I -type rst processor_rst
  create_bd_pin -dir O -type intr s2mm_introut
  create_bd_pin -dir O -from 0 -to 0 sfp_tx_dis
  create_bd_pin -dir O tx_0

  # Create instance: Network_arbitter_sim_0, and set properties
  set Network_arbitter_sim_0 [ create_bd_cell -type ip -vlnv user.org:user:Network_arbitter_simple:1.0 Network_arbitter_sim_0 ]

  # Create instance: Q_DATA_IN, and set properties
  set Q_DATA_IN [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_4Writer_1Reader_large_v1_0:1.0 Q_DATA_IN ]

  # Create instance: Q_DATA_OUT, and set properties
  set Q_DATA_OUT [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_1Writer_4Reader_large_v1_0:1.0 Q_DATA_OUT ]

  # Create instance: Q_IN_2, and set properties
  set Q_IN_2 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_4Writer_1Reader_v1_0:1.0 Q_IN_2 ]

  # Create instance: Q_OUT_2, and set properties
  set Q_OUT_2 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_MailBox_1Writer_4Reader_v1_0:1.0 Q_OUT_2 ]

  # Create instance: axi_dma_eth_0, and set properties
  set axi_dma_eth_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_eth_0 ]
  set_property -dict [ list \
   CONFIG.c_include_mm2s_dre {1} \
   CONFIG.c_include_s2mm_dre {1} \
   CONFIG.c_sg_length_width {16} \
   CONFIG.c_sg_use_stsapp_length {1} \
 ] $axi_dma_eth_0

  # Create instance: axi_ethernet_0, and set properties
  set axi_ethernet_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_0 ]
  set_property -dict [ list \
   CONFIG.PHYADDR {2} \
   CONFIG.PHY_TYPE {1000BaseX} \
   CONFIG.RXCSUM {Full} \
   CONFIG.RXMEM {8k} \
   CONFIG.Statistics_Reset {true} \
   CONFIG.TXCSUM {Full} \
   CONFIG.TXMEM {8k} \
   CONFIG.gtlocation {X0Y4} \
   CONFIG.gtrefclkrate {156.25} \
 ] $axi_ethernet_0

  # Create instance: axi_fifo_mm_s_0, and set properties
  set axi_fifo_mm_s_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0 ]
  set_property -dict [ list \
   CONFIG.C_HAS_AXIS_TKEEP {true} \
   CONFIG.C_RX_FIFO_DEPTH {8192} \
   CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
   CONFIG.C_RX_FIFO_PF_THRESHOLD {8000} \
   CONFIG.C_TX_FIFO_DEPTH {8192} \
   CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
   CONFIG.C_TX_FIFO_PF_THRESHOLD {8000} \
   CONFIG.C_USE_RX_CUT_THROUGH {true} \
   CONFIG.C_USE_TX_CUT_THROUGH {1} \
 ] $axi_fifo_mm_s_0

  # Create instance: axi_timer_mb5, and set properties
  set axi_timer_mb5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_mb5 ]

  # Create instance: axi_uartlite_2, and set properties
  set axi_uartlite_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2 ]
  set_property -dict [ list \
   CONFIG.C_S_AXI_ACLK_FREQ_HZ {99990005} \
 ] $axi_uartlite_2

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [ list \
   CONFIG.CLKOUT1_JITTER {132.698} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} \
   CONFIG.USE_LOCKED {false} \
   CONFIG.USE_RESET {false} \
 ] $clk_wiz_0

  # Create instance: microblaze_5, and set properties
  set microblaze_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_5 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_USE_WRITEBACK {1} \
   CONFIG.C_DCACHE_VICTIMS {0} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_DIV_ZERO_EXCEPTION {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_ICACHE_LINE_LEN {4} \
   CONFIG.C_ICACHE_STREAMS {0} \
   CONFIG.C_ICACHE_VICTIMS {0} \
   CONFIG.C_ILL_OPCODE_EXCEPTION {1} \
   CONFIG.C_I_AXI {0} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_MMU_DTLB_SIZE {2} \
   CONFIG.C_MMU_ITLB_SIZE {1} \
   CONFIG.C_MMU_ZONES {2} \
   CONFIG.C_M_AXI_D_BUS_EXCEPTION {1} \
   CONFIG.C_M_AXI_I_BUS_EXCEPTION {1} \
   CONFIG.C_NUMBER_OF_PC_BRK {2} \
   CONFIG.C_OPCODE_0x0_ILLEGAL {1} \
   CONFIG.C_PVR {0} \
   CONFIG.C_UNALIGNED_EXCEPTIONS {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MMU {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
   CONFIG.G_TEMPLATE_LIST {9} \
   CONFIG.G_USE_EXCEPTIONS {1} \
 ] $microblaze_5

  # Create instance: microblaze_5_axi_periph, and set properties
  set microblaze_5_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_5_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {19} \
 ] $microblaze_5_axi_periph

  # Create instance: microblaze_5_local_memory
  create_hier_cell_microblaze_5_local_memory $hier_obj microblaze_5_local_memory

  # Create instance: microblaze_5_xlconcat, and set properties
  set microblaze_5_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_5_xlconcat ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {16} \
 ] $microblaze_5_xlconcat

  # Create instance: microblaze_axi_intc, and set properties
  set microblaze_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_axi_intc

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_0

  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_1

  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_2

  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_3

  # Create instance: util_vector_logic_4, and set properties
  set util_vector_logic_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_4 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_4

  # Create instance: util_vector_logic_5, and set properties
  set util_vector_logic_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_5 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $util_vector_logic_5

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins mgt_clk] [get_bd_intf_pins axi_ethernet_0/mgt_clk]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins sfp] [get_bd_intf_pins axi_ethernet_0/sfp]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M14_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M15_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data0_AXI_1 [get_bd_intf_pins DATA_IN_S0_data0_AXI] [get_bd_intf_pins Q_DATA_IN/S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data1_AXI_1 [get_bd_intf_pins DATA_IN_S0_data1_AXI] [get_bd_intf_pins Q_DATA_IN/S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data2_AXI_1 [get_bd_intf_pins DATA_IN_S0_data2_AXI] [get_bd_intf_pins Q_DATA_IN/S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data3_AXI_1 [get_bd_intf_pins DATA_IN_S0_data3_AXI] [get_bd_intf_pins Q_DATA_IN/S0_data3_AXI]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl0_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl0_axi] [get_bd_intf_pins Q_DATA_IN/s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl2_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl2_axi] [get_bd_intf_pins Q_DATA_IN/s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl3_axi_1 [get_bd_intf_pins DATA_IN_s_ctrl3_axi] [get_bd_intf_pins Q_DATA_IN/s_ctrl3_axi]
  connect_bd_intf_net -intf_net DATA_INs_ctrl1_axi_1 [get_bd_intf_pins DATA_INs_ctrl1_axi] [get_bd_intf_pins Q_DATA_IN/s_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data0_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data0_AXI] [get_bd_intf_pins Q_DATA_OUT/S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data1_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data1_AXI] [get_bd_intf_pins Q_DATA_OUT/S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data2_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data2_AXI] [get_bd_intf_pins Q_DATA_OUT/S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data3_AXI_1 [get_bd_intf_pins DATA_OUT_S0_data3_AXI] [get_bd_intf_pins Q_DATA_OUT/S0_data3_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl0_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl0_axi] [get_bd_intf_pins Q_DATA_OUT/s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl1_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl1_axi] [get_bd_intf_pins Q_DATA_OUT/s_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl2_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl2_axi] [get_bd_intf_pins Q_DATA_OUT/s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl3_axi_1 [get_bd_intf_pins DATA_OUT_s_ctrl3_axi] [get_bd_intf_pins Q_DATA_OUT/s_ctrl3_axi]
  connect_bd_intf_net -intf_net Network_arbitter_sim_0_O_s_axis_txc [get_bd_intf_pins Network_arbitter_sim_0/O_s_axis_txc] [get_bd_intf_pins axi_ethernet_0/s_axis_txc]
  connect_bd_intf_net -intf_net Network_arbitter_sim_0_O_s_axis_txd [get_bd_intf_pins Network_arbitter_sim_0/O_s_axis_txd] [get_bd_intf_pins axi_ethernet_0/s_axis_txd]
  connect_bd_intf_net -intf_net Network_arbitter_sim_0_T_m_axis_rxd [get_bd_intf_pins Network_arbitter_sim_0/T_m_axis_rxd] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
  connect_bd_intf_net -intf_net Network_arbitter_sim_0_U_m_axis_rxd [get_bd_intf_pins Network_arbitter_sim_0/U_m_axis_rxd] [get_bd_intf_pins axi_dma_eth_0/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net Network_arbitter_sim_0_U_m_axis_rxs [get_bd_intf_pins Network_arbitter_sim_0/U_m_axis_rxs] [get_bd_intf_pins axi_dma_eth_0/S_AXIS_STS]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_dma_eth_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_dma_eth_0_M_AXIS_CNTRL [get_bd_intf_pins Network_arbitter_sim_0/U_s_axis_txc] [get_bd_intf_pins axi_dma_eth_0/M_AXIS_CNTRL]
  connect_bd_intf_net -intf_net axi_dma_eth_0_M_AXIS_MM2S [get_bd_intf_pins Network_arbitter_sim_0/U_s_axis_txd] [get_bd_intf_pins axi_dma_eth_0/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_dma_eth_0_M_AXI_MM2S [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins axi_dma_eth_0/M_AXI_MM2S]
  connect_bd_intf_net -intf_net axi_dma_eth_0_M_AXI_S2MM [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins axi_dma_eth_0/M_AXI_S2MM]
  connect_bd_intf_net -intf_net axi_dma_eth_0_M_AXI_SG [get_bd_intf_pins M_AXI_SG] [get_bd_intf_pins axi_dma_eth_0/M_AXI_SG]
  connect_bd_intf_net -intf_net axi_ethernet_0_m_axis_rxd [get_bd_intf_pins Network_arbitter_sim_0/O_m_axis_rxd] [get_bd_intf_pins axi_ethernet_0/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_0_m_axis_rxs [get_bd_intf_pins Network_arbitter_sim_0/O_m_axis_rxs] [get_bd_intf_pins axi_ethernet_0/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_fifo_mm_s_0_AXI_STR_TXC [get_bd_intf_pins Network_arbitter_sim_0/T_s_axis_txc] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXC]
  connect_bd_intf_net -intf_net axi_fifo_mm_s_0_AXI_STR_TXD [get_bd_intf_pins Network_arbitter_sim_0/T_s_axis_txd] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD]
  connect_bd_intf_net -intf_net mdm_1_MBDEBUG_4 [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_5/DEBUG]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M12_AXI [get_bd_intf_pins IN2_S0_data1_AXI] [get_bd_intf_pins Q_IN_2/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M13_AXI [get_bd_intf_pins IN2_s_ctrl1_axi] [get_bd_intf_pins Q_IN_2/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M16_AXI [get_bd_intf_pins OUT2_S0_data1_AXI] [get_bd_intf_pins Q_OUT_2/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M17_AXI [get_bd_intf_pins OUT2_s_ctrl1_axi] [get_bd_intf_pins Q_OUT_2/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M12_AXI [get_bd_intf_pins IN2_S0_data2_AXI] [get_bd_intf_pins Q_IN_2/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M13_AXI [get_bd_intf_pins IN2_s_ctrl2_axi] [get_bd_intf_pins Q_IN_2/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M16_AXI [get_bd_intf_pins OUT2_S0_data2_AXI] [get_bd_intf_pins Q_OUT_2/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M17_AXI [get_bd_intf_pins OUT2_s_ctrl2_axi] [get_bd_intf_pins Q_OUT_2/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_4_M_AXI_DP [get_bd_intf_pins microblaze_5/M_AXI_DP] [get_bd_intf_pins microblaze_5_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M00_AXI [get_bd_intf_pins microblaze_5_axi_periph/M00_AXI] [get_bd_intf_pins microblaze_axi_intc/s_axi]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_2/S_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M02_AXI [get_bd_intf_pins axi_timer_mb5/S_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M06_AXI [get_bd_intf_pins Q_IN_2/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M07_AXI [get_bd_intf_pins Q_IN_2/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_5_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_4_axi_periph_M10_AXI [get_bd_intf_pins Q_OUT_2/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net microblaze_4_dlmb_1 [get_bd_intf_pins microblaze_5/DLMB] [get_bd_intf_pins microblaze_5_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_4_ilmb_1 [get_bd_intf_pins microblaze_5/ILMB] [get_bd_intf_pins microblaze_5_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_4_interrupt [get_bd_intf_pins microblaze_5/INTERRUPT] [get_bd_intf_pins microblaze_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M03_AXI [get_bd_intf_pins Q_DATA_IN/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M04_AXI [get_bd_intf_pins Q_DATA_IN/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_5_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M05_AXI [get_bd_intf_pins Q_OUT_2/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_5_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M08_AXI [get_bd_intf_pins Q_DATA_OUT/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M09_AXI [get_bd_intf_pins Q_DATA_OUT/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_5_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M11_AXI [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M12_AXI [get_bd_intf_pins axi_ethernet_0/s_axi] [get_bd_intf_pins microblaze_5_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M13_AXI [get_bd_intf_pins Network_arbitter_sim_0/s_ctrl0_axi] [get_bd_intf_pins microblaze_5_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M16_AXI [get_bd_intf_pins microblaze_5_axi_periph/M16_AXI] [get_bd_intf_pins microblaze_5_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M17_AXI [get_bd_intf_pins microblaze_5_axi_periph/M17_AXI] [get_bd_intf_pins microblaze_5_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_5_axi_periph_M18_AXI [get_bd_intf_pins M18_AXI] [get_bd_intf_pins microblaze_5_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M13_AXI [get_bd_intf_pins IN2_S0_data0_AXI] [get_bd_intf_pins Q_IN_2/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M14_AXI [get_bd_intf_pins IN2_s_ctrl0_axi] [get_bd_intf_pins Q_IN_2/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M17_AXI [get_bd_intf_pins OUT2_S0_data0_AXI] [get_bd_intf_pins Q_OUT_2/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M18_AXI [get_bd_intf_pins OUT2_s_ctrl0_axi] [get_bd_intf_pins Q_OUT_2/s_ctrl0_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins IN2_S0_data3_AXI] [get_bd_intf_pins Q_IN_2/S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins IN2_s_ctrl3_axi] [get_bd_intf_pins Q_IN_2/s_ctrl3_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins OUT2_S0_data3_AXI] [get_bd_intf_pins Q_OUT_2/S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M09_AXI [get_bd_intf_pins OUT2_s_ctrl3_axi] [get_bd_intf_pins Q_OUT_2/s_ctrl3_axi]

  # Create port connections
  connect_bd_net -net In14_1 [get_bd_pins In14] [get_bd_pins microblaze_5_xlconcat/In14]
  connect_bd_net -net In15_1 [get_bd_pins In15] [get_bd_pins microblaze_5_xlconcat/In15]
  connect_bd_net -net Network_arbitter_sim_0_O_axi_rxd_aresetn [get_bd_pins Network_arbitter_sim_0/O_axi_rxd_aresetn] [get_bd_pins axi_ethernet_0/axi_rxd_arstn]
  connect_bd_net -net Network_arbitter_sim_0_O_axi_rxs_aresetn [get_bd_pins Network_arbitter_sim_0/O_axi_rxs_aresetn] [get_bd_pins axi_ethernet_0/axi_rxs_arstn]
  connect_bd_net -net Network_arbitter_sim_0_O_axi_txc_aresetn [get_bd_pins Network_arbitter_sim_0/O_axi_txc_aresetn] [get_bd_pins axi_ethernet_0/axi_txc_arstn]
  connect_bd_net -net Network_arbitter_sim_0_O_axi_txd_aresetn [get_bd_pins Network_arbitter_sim_0/O_axi_txd_aresetn] [get_bd_pins axi_ethernet_0/axi_txd_arstn]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_0 [get_bd_pins DATA_OUT_Interrupt_0] [get_bd_pins Q_DATA_OUT/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_1 [get_bd_pins DATA_OUT_Interrupt_1] [get_bd_pins Q_DATA_OUT/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_2 [get_bd_pins DATA_OUT_Interrupt_2] [get_bd_pins Q_DATA_OUT/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_3 [get_bd_pins DATA_OUT_Interrupt_3] [get_bd_pins Q_DATA_OUT/Interrupt_3]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl0 [get_bd_pins DATA_OUT_Interrupt_ctrl0] [get_bd_pins Q_DATA_OUT/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl1 [get_bd_pins DATA_OUT_Interrupt_ctrl1] [get_bd_pins Q_DATA_OUT/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl2 [get_bd_pins DATA_OUT_Interrupt_ctrl2] [get_bd_pins Q_DATA_OUT/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl3 [get_bd_pins DATA_OUT_Interrupt_ctrl3] [get_bd_pins Q_DATA_OUT/Interrupt_ctrl3]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl_fixed [get_bd_pins Q_DATA_OUT/Interrupt_ctrl_fixed] [get_bd_pins microblaze_5_xlconcat/In4]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_fixed [get_bd_pins Q_DATA_OUT/Interrupt_fixed] [get_bd_pins microblaze_5_xlconcat/In3]
  connect_bd_net -net Q_DATA_IN_Interrupt_0 [get_bd_pins DATA_IN_Interrupt_0] [get_bd_pins Q_DATA_IN/Interrupt_0]
  connect_bd_net -net Q_DATA_IN_Interrupt_1 [get_bd_pins DATA_IN_Interrupt_1] [get_bd_pins Q_DATA_IN/Interrupt_1]
  connect_bd_net -net Q_DATA_IN_Interrupt_2 [get_bd_pins DATA_IN_Interrupt_2] [get_bd_pins Q_DATA_IN/Interrupt_2]
  connect_bd_net -net Q_DATA_IN_Interrupt_3 [get_bd_pins DATA_IN_Interrupt_3] [get_bd_pins Q_DATA_IN/Interrupt_3]
  connect_bd_net -net Q_DATA_IN_Interrupt_ctrl0 [get_bd_pins DATA_IN_Interrupt_ctrl0] [get_bd_pins Q_DATA_IN/Interrupt_ctrl0]
  connect_bd_net -net Q_DATA_IN_Interrupt_ctrl1 [get_bd_pins DATA_IN_Interrupt_ctrl1] [get_bd_pins Q_DATA_IN/Interrupt_ctrl1]
  connect_bd_net -net Q_DATA_IN_Interrupt_ctrl2 [get_bd_pins DATA_IN_Interrupt_ctrl2] [get_bd_pins Q_DATA_IN/Interrupt_ctrl2]
  connect_bd_net -net Q_DATA_IN_Interrupt_ctrl3 [get_bd_pins DATA_IN_Interrupt_ctrl3] [get_bd_pins Q_DATA_IN/Interrupt_ctrl3]
  connect_bd_net -net Q_DATA_IN_Interrupt_ctrl_fixed [get_bd_pins Q_DATA_IN/Interrupt_ctrl_fixed] [get_bd_pins microblaze_5_xlconcat/In6]
  connect_bd_net -net Q_DATA_IN_Interrupt_fixed [get_bd_pins Q_DATA_IN/Interrupt_fixed] [get_bd_pins microblaze_5_xlconcat/In5]
  connect_bd_net -net Q_DATA_IN_busy0 [get_bd_pins busy0] [get_bd_pins Q_DATA_IN/busy0]
  connect_bd_net -net Q_DATA_IN_busy1 [get_bd_pins Q_DATA_IN/busy1] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net Q_DATA_IN_busy2 [get_bd_pins Q_DATA_IN/busy2] [get_bd_pins util_vector_logic_5/Op1]
  connect_bd_net -net Q_DATA_OUT_busy0 [get_bd_pins busy1] [get_bd_pins Q_DATA_OUT/busy0]
  connect_bd_net -net Q_DATA_OUT_busy1 [get_bd_pins Q_DATA_OUT/busy1] [get_bd_pins util_vector_logic_1/Op2]
  connect_bd_net -net Q_DATA_OUT_busy2 [get_bd_pins Q_DATA_OUT/busy2] [get_bd_pins util_vector_logic_5/Op2]
  connect_bd_net -net Q_IN_2_busy0 [get_bd_pins busy3] [get_bd_pins Q_IN_2/busy0]
  connect_bd_net -net Q_IN_2_busy1 [get_bd_pins Q_IN_2/busy1] [get_bd_pins util_vector_logic_0/Op2]
  connect_bd_net -net Q_IN_2_busy2 [get_bd_pins Q_IN_2/busy2] [get_bd_pins util_vector_logic_4/Op2]
  connect_bd_net -net Q_OUT_2_busy0 [get_bd_pins busy2] [get_bd_pins Q_OUT_2/busy0]
  connect_bd_net -net Q_OUT_2_busy1 [get_bd_pins Q_OUT_2/busy1] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net Q_OUT_2_busy2 [get_bd_pins Q_OUT_2/busy2] [get_bd_pins util_vector_logic_4/Op1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_0 [get_bd_pins IN2_Interrupt_0] [get_bd_pins Q_IN_2/Interrupt_0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_1 [get_bd_pins IN2_Interrupt_1] [get_bd_pins Q_IN_2/Interrupt_1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_2 [get_bd_pins IN2_Interrupt_2] [get_bd_pins Q_IN_2/Interrupt_2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_3 [get_bd_pins IN2_Interrupt_3] [get_bd_pins Q_IN_2/Interrupt_3]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl0 [get_bd_pins IN2_Interrupt_ctrl0] [get_bd_pins Q_IN_2/Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl1 [get_bd_pins IN2_Interrupt_ctrl1] [get_bd_pins Q_IN_2/Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl2 [get_bd_pins IN2_Interrupt_ctrl2] [get_bd_pins Q_IN_2/Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl3 [get_bd_pins IN2_Interrupt_ctrl13] [get_bd_pins Q_IN_2/Interrupt_ctrl3]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl_fixed [get_bd_pins Q_IN_2/Interrupt_ctrl_fixed] [get_bd_pins microblaze_5_xlconcat/In8]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_fixed [get_bd_pins Q_IN_2/Interrupt_fixed] [get_bd_pins microblaze_5_xlconcat/In7]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_0 [get_bd_pins OUT2_Interrupt_0] [get_bd_pins Q_OUT_2/Interrupt_0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_1 [get_bd_pins OUT2_Interrupt_1] [get_bd_pins Q_OUT_2/Interrupt_1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_2 [get_bd_pins OUT2_Interrupt_2] [get_bd_pins Q_OUT_2/Interrupt_2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_3 [get_bd_pins OUT2_Interrupt_3] [get_bd_pins Q_OUT_2/Interrupt_3]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl0 [get_bd_pins OUT2_Interrupt_ctrl0] [get_bd_pins Q_OUT_2/Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl1 [get_bd_pins OUT2_Interrupt_ctrl1] [get_bd_pins Q_OUT_2/Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl2 [get_bd_pins OUT2_Interrupt_ctrl2] [get_bd_pins Q_OUT_2/Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl3 [get_bd_pins OUT2_Interrupt_ctrl3] [get_bd_pins Q_OUT_2/Interrupt_ctrl3]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl_fixed [get_bd_pins Q_OUT_2/Interrupt_ctrl_fixed] [get_bd_pins microblaze_5_xlconcat/In10]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_fixed [get_bd_pins Q_OUT_2/Interrupt_fixed] [get_bd_pins microblaze_5_xlconcat/In9]
  connect_bd_net -net axi_dma_eth_0_mm2s_cntrl_reset_out_n [get_bd_pins Network_arbitter_sim_0/U_axi_txc_aresetn] [get_bd_pins axi_dma_eth_0/mm2s_cntrl_reset_out_n]
  connect_bd_net -net axi_dma_eth_0_mm2s_introut [get_bd_pins mm2s_introut] [get_bd_pins axi_dma_eth_0/mm2s_introut]
  connect_bd_net -net axi_dma_eth_0_mm2s_prmry_reset_out_n [get_bd_pins Network_arbitter_sim_0/U_axi_txd_aresetn] [get_bd_pins axi_dma_eth_0/mm2s_prmry_reset_out_n]
  connect_bd_net -net axi_dma_eth_0_s2mm_introut [get_bd_pins s2mm_introut] [get_bd_pins axi_dma_eth_0/s2mm_introut]
  connect_bd_net -net axi_dma_eth_0_s2mm_prmry_reset_out_n [get_bd_pins Network_arbitter_sim_0/U_axi_rxd_aresetn] [get_bd_pins axi_dma_eth_0/s2mm_prmry_reset_out_n]
  connect_bd_net -net axi_dma_eth_0_s2mm_sts_reset_out_n [get_bd_pins Network_arbitter_sim_0/U_axi_rxs_aresetn] [get_bd_pins axi_dma_eth_0/s2mm_sts_reset_out_n]
  connect_bd_net -net axi_ethernet_0_interrupt [get_bd_pins axi_ethernet_0/interrupt] [get_bd_pins microblaze_5_xlconcat/In12]
  connect_bd_net -net axi_ethernet_0_mac_irq [get_bd_pins axi_ethernet_0/mac_irq] [get_bd_pins microblaze_5_xlconcat/In13]
  connect_bd_net -net axi_fifo_mm_s_0_interrupt [get_bd_pins axi_fifo_mm_s_0/interrupt] [get_bd_pins microblaze_5_xlconcat/In11]
  connect_bd_net -net axi_fifo_mm_s_0_mm2s_cntrl_reset_out_n [get_bd_pins Network_arbitter_sim_0/T_axi_txc_aresetn] [get_bd_pins axi_fifo_mm_s_0/mm2s_cntrl_reset_out_n]
  connect_bd_net -net axi_fifo_mm_s_0_mm2s_prmry_reset_out_n [get_bd_pins Network_arbitter_sim_0/T_axi_txd_aresetn] [get_bd_pins axi_fifo_mm_s_0/mm2s_prmry_reset_out_n]
  connect_bd_net -net axi_fifo_mm_s_0_s2mm_prmry_reset_out_n [get_bd_pins Network_arbitter_sim_0/T_axi_rxd_aresetn] [get_bd_pins Network_arbitter_sim_0/T_axi_rxs_aresetn] [get_bd_pins axi_fifo_mm_s_0/s2mm_prmry_reset_out_n]
  connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_mb5/interrupt] [get_bd_pins microblaze_5_xlconcat/In0]
  connect_bd_net -net axi_uartlite_2_interrupt [get_bd_pins axi_uartlite_2/interrupt] [get_bd_pins microblaze_5_xlconcat/In1]
  connect_bd_net -net axi_uartlite_2_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_2/tx]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_ethernet_0/ref_clk] [get_bd_pins clk_wiz_0/clk_out1]
  connect_bd_net -net microblaze_4_intr [get_bd_pins microblaze_5_xlconcat/dout] [get_bd_pins microblaze_axi_intc/intr]
  connect_bd_net -net microblaze_5_local_memory_locked_out [get_bd_pins locked_out] [get_bd_pins microblaze_5_local_memory/locked_out]
  connect_bd_net -net microblaze_5_local_memory_locked_out1 [get_bd_pins locked_out1] [get_bd_pins microblaze_5_local_memory/locked_out1]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins ACLK] [get_bd_pins Network_arbitter_sim_0/S_CLK] [get_bd_pins Network_arbitter_sim_0/s_ctrl0_axi_aclk] [get_bd_pins Q_DATA_IN/S0_data0_AXI_ACLK] [get_bd_pins Q_DATA_IN/S0_data1_AXI_ACLK] [get_bd_pins Q_DATA_IN/S0_data2_AXI_ACLK] [get_bd_pins Q_DATA_IN/S0_data3_AXI_ACLK] [get_bd_pins Q_DATA_IN/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_DATA_IN/S_CLK] [get_bd_pins Q_DATA_IN/s_ctrl0_axi_aclk] [get_bd_pins Q_DATA_IN/s_ctrl1_axi_aclk] [get_bd_pins Q_DATA_IN/s_ctrl2_axi_aclk] [get_bd_pins Q_DATA_IN/s_ctrl3_axi_aclk] [get_bd_pins Q_DATA_IN/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_DATA_OUT/S0_data0_AXI_ACLK] [get_bd_pins Q_DATA_OUT/S0_data1_AXI_ACLK] [get_bd_pins Q_DATA_OUT/S0_data2_AXI_ACLK] [get_bd_pins Q_DATA_OUT/S0_data3_AXI_ACLK] [get_bd_pins Q_DATA_OUT/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_DATA_OUT/S_CLK] [get_bd_pins Q_DATA_OUT/s_ctrl0_axi_aclk] [get_bd_pins Q_DATA_OUT/s_ctrl1_axi_aclk] [get_bd_pins Q_DATA_OUT/s_ctrl2_axi_aclk] [get_bd_pins Q_DATA_OUT/s_ctrl3_axi_aclk] [get_bd_pins Q_DATA_OUT/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_IN_2/S0_data0_AXI_ACLK] [get_bd_pins Q_IN_2/S0_data1_AXI_ACLK] [get_bd_pins Q_IN_2/S0_data2_AXI_ACLK] [get_bd_pins Q_IN_2/S0_data3_AXI_ACLK] [get_bd_pins Q_IN_2/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_IN_2/S_CLK] [get_bd_pins Q_IN_2/s_ctrl0_axi_aclk] [get_bd_pins Q_IN_2/s_ctrl1_axi_aclk] [get_bd_pins Q_IN_2/s_ctrl2_axi_aclk] [get_bd_pins Q_IN_2/s_ctrl3_axi_aclk] [get_bd_pins Q_IN_2/s_ctrl_fixed_axi_aclk] [get_bd_pins Q_OUT_2/S0_data0_AXI_ACLK] [get_bd_pins Q_OUT_2/S0_data1_AXI_ACLK] [get_bd_pins Q_OUT_2/S0_data2_AXI_ACLK] [get_bd_pins Q_OUT_2/S0_data3_AXI_ACLK] [get_bd_pins Q_OUT_2/S1_data_fixed_AXI_ACLK] [get_bd_pins Q_OUT_2/S_CLK] [get_bd_pins Q_OUT_2/s_ctrl0_axi_aclk] [get_bd_pins Q_OUT_2/s_ctrl1_axi_aclk] [get_bd_pins Q_OUT_2/s_ctrl2_axi_aclk] [get_bd_pins Q_OUT_2/s_ctrl3_axi_aclk] [get_bd_pins Q_OUT_2/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_dma_eth_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_eth_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_eth_0/m_axi_sg_aclk] [get_bd_pins axi_dma_eth_0/s_axi_lite_aclk] [get_bd_pins axi_ethernet_0/axis_clk] [get_bd_pins axi_ethernet_0/s_axi_lite_clk] [get_bd_pins axi_fifo_mm_s_0/s_axi_aclk] [get_bd_pins axi_timer_mb5/s_axi_aclk] [get_bd_pins axi_uartlite_2/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins microblaze_5/Clk] [get_bd_pins microblaze_5_axi_periph/ACLK] [get_bd_pins microblaze_5_axi_periph/M00_ACLK] [get_bd_pins microblaze_5_axi_periph/M01_ACLK] [get_bd_pins microblaze_5_axi_periph/M02_ACLK] [get_bd_pins microblaze_5_axi_periph/M03_ACLK] [get_bd_pins microblaze_5_axi_periph/M04_ACLK] [get_bd_pins microblaze_5_axi_periph/M05_ACLK] [get_bd_pins microblaze_5_axi_periph/M06_ACLK] [get_bd_pins microblaze_5_axi_periph/M07_ACLK] [get_bd_pins microblaze_5_axi_periph/M08_ACLK] [get_bd_pins microblaze_5_axi_periph/M09_ACLK] [get_bd_pins microblaze_5_axi_periph/M10_ACLK] [get_bd_pins microblaze_5_axi_periph/M11_ACLK] [get_bd_pins microblaze_5_axi_periph/M12_ACLK] [get_bd_pins microblaze_5_axi_periph/M13_ACLK] [get_bd_pins microblaze_5_axi_periph/M14_ACLK] [get_bd_pins microblaze_5_axi_periph/M15_ACLK] [get_bd_pins microblaze_5_axi_periph/M16_ACLK] [get_bd_pins microblaze_5_axi_periph/M17_ACLK] [get_bd_pins microblaze_5_axi_periph/M18_ACLK] [get_bd_pins microblaze_5_axi_periph/S00_ACLK] [get_bd_pins microblaze_5_local_memory/LMB_Clk] [get_bd_pins microblaze_5_local_memory/s00_axi_aclk_0] [get_bd_pins microblaze_axi_intc/processor_clk] [get_bd_pins microblaze_axi_intc/s_axi_aclk]
  connect_bd_net -net rst_ps8_0_99M_bus_struct_reset [get_bd_pins SYS_Rst] [get_bd_pins microblaze_5_local_memory/SYS_Rst]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins processor_rst] [get_bd_pins microblaze_5/Reset] [get_bd_pins microblaze_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins Network_arbitter_sim_0/S_ARESETN] [get_bd_pins Network_arbitter_sim_0/s_ctrl0_axi_aresetn] [get_bd_pins Q_DATA_IN/S0_data0_AXI_ARESETN] [get_bd_pins Q_DATA_IN/S0_data1_AXI_ARESETN] [get_bd_pins Q_DATA_IN/S0_data2_AXI_ARESETN] [get_bd_pins Q_DATA_IN/S0_data3_AXI_ARESETN] [get_bd_pins Q_DATA_IN/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_DATA_IN/S_ARESETN] [get_bd_pins Q_DATA_IN/s_ctrl0_axi_aresetn] [get_bd_pins Q_DATA_IN/s_ctrl1_axi_aresetn] [get_bd_pins Q_DATA_IN/s_ctrl2_axi_aresetn] [get_bd_pins Q_DATA_IN/s_ctrl3_axi_aresetn] [get_bd_pins Q_DATA_IN/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_DATA_OUT/S0_data0_AXI_ARESETN] [get_bd_pins Q_DATA_OUT/S0_data1_AXI_ARESETN] [get_bd_pins Q_DATA_OUT/S0_data2_AXI_ARESETN] [get_bd_pins Q_DATA_OUT/S0_data3_AXI_ARESETN] [get_bd_pins Q_DATA_OUT/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_DATA_OUT/S_ARESETN] [get_bd_pins Q_DATA_OUT/s_ctrl0_axi_aresetn] [get_bd_pins Q_DATA_OUT/s_ctrl1_axi_aresetn] [get_bd_pins Q_DATA_OUT/s_ctrl2_axi_aresetn] [get_bd_pins Q_DATA_OUT/s_ctrl3_axi_aresetn] [get_bd_pins Q_DATA_OUT/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_IN_2/S0_data0_AXI_ARESETN] [get_bd_pins Q_IN_2/S0_data1_AXI_ARESETN] [get_bd_pins Q_IN_2/S0_data2_AXI_ARESETN] [get_bd_pins Q_IN_2/S0_data3_AXI_ARESETN] [get_bd_pins Q_IN_2/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_IN_2/S_ARESETN] [get_bd_pins Q_IN_2/s_ctrl0_axi_aresetn] [get_bd_pins Q_IN_2/s_ctrl1_axi_aresetn] [get_bd_pins Q_IN_2/s_ctrl2_axi_aresetn] [get_bd_pins Q_IN_2/s_ctrl3_axi_aresetn] [get_bd_pins Q_IN_2/s_ctrl_fixed_axi_aresetn] [get_bd_pins Q_OUT_2/S0_data0_AXI_ARESETN] [get_bd_pins Q_OUT_2/S0_data1_AXI_ARESETN] [get_bd_pins Q_OUT_2/S0_data2_AXI_ARESETN] [get_bd_pins Q_OUT_2/S0_data3_AXI_ARESETN] [get_bd_pins Q_OUT_2/S1_data_fixed_AXI_ARESETN] [get_bd_pins Q_OUT_2/S_ARESETN] [get_bd_pins Q_OUT_2/s_ctrl0_axi_aresetn] [get_bd_pins Q_OUT_2/s_ctrl1_axi_aresetn] [get_bd_pins Q_OUT_2/s_ctrl2_axi_aresetn] [get_bd_pins Q_OUT_2/s_ctrl3_axi_aresetn] [get_bd_pins Q_OUT_2/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_dma_eth_0/axi_resetn] [get_bd_pins axi_ethernet_0/s_axi_lite_resetn] [get_bd_pins axi_fifo_mm_s_0/s_axi_aresetn] [get_bd_pins axi_timer_mb5/s_axi_aresetn] [get_bd_pins axi_uartlite_2/s_axi_aresetn] [get_bd_pins microblaze_5_axi_periph/ARESETN] [get_bd_pins microblaze_5_axi_periph/M00_ARESETN] [get_bd_pins microblaze_5_axi_periph/M01_ARESETN] [get_bd_pins microblaze_5_axi_periph/M02_ARESETN] [get_bd_pins microblaze_5_axi_periph/M03_ARESETN] [get_bd_pins microblaze_5_axi_periph/M04_ARESETN] [get_bd_pins microblaze_5_axi_periph/M05_ARESETN] [get_bd_pins microblaze_5_axi_periph/M06_ARESETN] [get_bd_pins microblaze_5_axi_periph/M07_ARESETN] [get_bd_pins microblaze_5_axi_periph/M08_ARESETN] [get_bd_pins microblaze_5_axi_periph/M09_ARESETN] [get_bd_pins microblaze_5_axi_periph/M10_ARESETN] [get_bd_pins microblaze_5_axi_periph/M11_ARESETN] [get_bd_pins microblaze_5_axi_periph/M12_ARESETN] [get_bd_pins microblaze_5_axi_periph/M13_ARESETN] [get_bd_pins microblaze_5_axi_periph/M14_ARESETN] [get_bd_pins microblaze_5_axi_periph/M15_ARESETN] [get_bd_pins microblaze_5_axi_periph/M16_ARESETN] [get_bd_pins microblaze_5_axi_periph/M17_ARESETN] [get_bd_pins microblaze_5_axi_periph/M18_ARESETN] [get_bd_pins microblaze_5_axi_periph/S00_ARESETN] [get_bd_pins microblaze_5_local_memory/s00_axi_aresetn_0] [get_bd_pins microblaze_axi_intc/s_axi_aresetn]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_2/Op2]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_2/Res]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins Res1] [get_bd_pins util_vector_logic_3/Res]
  connect_bd_net -net util_vector_logic_4_Res [get_bd_pins util_vector_logic_3/Op2] [get_bd_pins util_vector_logic_4/Res]
  connect_bd_net -net util_vector_logic_5_Res [get_bd_pins util_vector_logic_3/Op1] [get_bd_pins util_vector_logic_5/Res]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins sfp_tx_dis] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 [get_bd_pins intr_from_ps] [get_bd_pins microblaze_5_xlconcat/In2]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: enclave1_subsys
proc create_hier_cell_enclave1_subsys { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_enclave1_subsys() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M19_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M20_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M21_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M22_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M23_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M24_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M25_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M29_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl1_axi


  # Create pins
  create_bd_pin -dir I -type rst AXI_ARESETN
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir I -from 0 -to 0 In4
  create_bd_pin -dir I -from 0 -to 0 In5
  create_bd_pin -dir I -from 0 -to 0 In6
  create_bd_pin -dir I -from 0 -to 0 In7
  create_bd_pin -dir I -from 0 -to 0 In8
  create_bd_pin -dir I -from 0 -to 0 In10
  create_bd_pin -dir I -from 0 -to 0 In11
  create_bd_pin -dir I -from 0 -to 0 In12
  create_bd_pin -dir I -from 0 -to 0 In13
  create_bd_pin -dir I -from 0 -to 0 In14
  create_bd_pin -dir I -from 0 -to 0 In15
  create_bd_pin -dir I -from 0 -to 0 In16
  create_bd_pin -dir I -from 0 -to 0 In17
  create_bd_pin -dir I -from 0 -to 0 In18
  create_bd_pin -dir I -from 0 -to 0 In19
  create_bd_pin -dir I -from 0 -to 0 In20
  create_bd_pin -dir I -from 0 -to 0 In21
  create_bd_pin -dir I -from 0 -to 0 In22
  create_bd_pin -dir I -from 0 -to 0 In23
  create_bd_pin -dir I -from 0 -to 0 In24
  create_bd_pin -dir I -from 0 -to 0 In25
  create_bd_pin -dir O Interrupt_0
  create_bd_pin -dir O Interrupt_1
  create_bd_pin -dir O -type intr Interrupt_2
  create_bd_pin -dir O Interrupt_ctrl0
  create_bd_pin -dir O Interrupt_ctrl1
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst Rst
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir I -type rst mb_reset
  create_bd_pin -dir O tx_0

  # Create instance: Octopos_MailBox_3Wri_1, and set properties
  set Octopos_MailBox_3Wri_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:Octopos_MailBox_3Writer_1Reader:1.0 Octopos_MailBox_3Wri_1 ]

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]

  # Create instance: enclave1_ps_mailbox, and set properties
  set enclave1_ps_mailbox [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 enclave1_ps_mailbox ]
  set_property -dict [ list \
   CONFIG.C_MAILBOX_DEPTH {64} \
 ] $enclave1_ps_mailbox

  # Create instance: fit_timer_1, and set properties
  set fit_timer_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_1 ]
  set_property -dict [ list \
   CONFIG.C_INACCURACY {999} \
   CONFIG.C_NO_CLOCKS {1000000} \
 ] $fit_timer_1

  # Create instance: microblaze_3, and set properties
  set microblaze_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_3 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
 ] $microblaze_3

  # Create instance: microblaze_3_axi_intc, and set properties
  set microblaze_3_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_3_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_3_axi_intc

  # Create instance: microblaze_3_axi_periph, and set properties
  set microblaze_3_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_3_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {30} \
 ] $microblaze_3_axi_periph

  # Create instance: microblaze_3_local_memory
  create_hier_cell_microblaze_3_local_memory $hier_obj microblaze_3_local_memory

  # Create instance: microblaze_3_xlconcat, and set properties
  set microblaze_3_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_3_xlconcat ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {26} \
 ] $microblaze_3_xlconcat

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M18_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M19_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M20_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M20_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M21_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M21_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M22_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M22_AXI]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M23_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M23_AXI]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M24_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M24_AXI]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M25_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M25_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M06_AXI [get_bd_intf_pins S0_data1_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_1/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M07_AXI [get_bd_intf_pins s_ctrl1_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_1/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_dp [get_bd_intf_pins microblaze_3/M_AXI_DP] [get_bd_intf_pins microblaze_3_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M03_AXI [get_bd_intf_pins enclave1_ps_mailbox/S1_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M06_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_1/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M07_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_1/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_3_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M09_AXI [get_bd_intf_pins M09_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M15_AXI [get_bd_intf_pins M15_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M17_AXI [get_bd_intf_pins M17_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M26_AXI [get_bd_intf_pins microblaze_3_axi_periph/M26_AXI] [get_bd_intf_pins microblaze_3_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M27_AXI [get_bd_intf_pins microblaze_3_axi_periph/M27_AXI] [get_bd_intf_pins microblaze_3_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M28_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M28_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M29_AXI [get_bd_intf_pins M29_AXI] [get_bd_intf_pins microblaze_3_axi_periph/M29_AXI]
  connect_bd_intf_net -intf_net microblaze_3_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_3/DEBUG]
  connect_bd_intf_net -intf_net microblaze_3_dlmb_1 [get_bd_intf_pins microblaze_3/DLMB] [get_bd_intf_pins microblaze_3_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_3_ilmb_1 [get_bd_intf_pins microblaze_3/ILMB] [get_bd_intf_pins microblaze_3_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_3_intc_axi [get_bd_intf_pins microblaze_3_axi_intc/s_axi] [get_bd_intf_pins microblaze_3_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_3_interrupt [get_bd_intf_pins microblaze_3/INTERRUPT] [get_bd_intf_pins microblaze_3_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M02_AXI [get_bd_intf_pins S0_AXI] [get_bd_intf_pins enclave1_ps_mailbox/S0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M09_AXI [get_bd_intf_pins S0_data0_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_1/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M10_AXI [get_bd_intf_pins s_ctrl0_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_1/s_ctrl0_axi]

  # Create port connections
  connect_bd_net -net In18_1 [get_bd_pins In18] [get_bd_pins microblaze_3_xlconcat/In18]
  connect_bd_net -net In19_1 [get_bd_pins In19] [get_bd_pins microblaze_3_xlconcat/In19]
  connect_bd_net -net In20_1 [get_bd_pins In20] [get_bd_pins microblaze_3_xlconcat/In20]
  connect_bd_net -net In21_1 [get_bd_pins In21] [get_bd_pins microblaze_3_xlconcat/In21]
  connect_bd_net -net In22_1 [get_bd_pins In22] [get_bd_pins microblaze_3_xlconcat/In22]
  connect_bd_net -net In23_1 [get_bd_pins In23] [get_bd_pins microblaze_3_xlconcat/In23]
  connect_bd_net -net In24_1 [get_bd_pins In24] [get_bd_pins microblaze_3_xlconcat/In24]
  connect_bd_net -net In25_1 [get_bd_pins In25] [get_bd_pins microblaze_3_xlconcat/In25]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_2 [get_bd_pins In5] [get_bd_pins microblaze_3_xlconcat/In5]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl2 [get_bd_pins In6] [get_bd_pins microblaze_3_xlconcat/In6]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_2 [get_bd_pins In7] [get_bd_pins microblaze_3_xlconcat/In7]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl2 [get_bd_pins In8] [get_bd_pins microblaze_3_xlconcat/In8]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_0 [get_bd_pins Interrupt_0] [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_1 [get_bd_pins Interrupt_1] [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl0 [get_bd_pins Interrupt_ctrl0] [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl1 [get_bd_pins Interrupt_ctrl1] [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl_fixed [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_ctrl_fixed] [get_bd_pins microblaze_3_xlconcat/In1]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_fixed [get_bd_pins Octopos_MailBox_3Wri_1/Interrupt_fixed] [get_bd_pins microblaze_3_xlconcat/In0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_busy0 [get_bd_pins busy0] [get_bd_pins Octopos_MailBox_3Wri_1/busy0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_busy1 [get_bd_pins busy1] [get_bd_pins Octopos_MailBox_3Wri_1/busy1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_1 [get_bd_pins In3] [get_bd_pins microblaze_3_xlconcat/In3]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl1 [get_bd_pins In4] [get_bd_pins microblaze_3_xlconcat/In4]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_2 [get_bd_pins In12] [get_bd_pins microblaze_3_xlconcat/In12]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl2 [get_bd_pins In13] [get_bd_pins microblaze_3_xlconcat/In13]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_2 [get_bd_pins In10] [get_bd_pins microblaze_3_xlconcat/In10]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl2 [get_bd_pins In11] [get_bd_pins microblaze_3_xlconcat/In11]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_2 [get_bd_pins In14] [get_bd_pins microblaze_3_xlconcat/In14]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl2 [get_bd_pins In15] [get_bd_pins microblaze_3_xlconcat/In15]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_2 [get_bd_pins In16] [get_bd_pins microblaze_3_xlconcat/In16]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl2 [get_bd_pins In17] [get_bd_pins microblaze_3_xlconcat/In17]
  connect_bd_net -net Rst_1 [get_bd_pins Rst] [get_bd_pins fit_timer_1/Rst]
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins microblaze_3_local_memory/SYS_Rst]
  connect_bd_net -net axi_uartlite_0_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_0/tx]
  connect_bd_net -net enclave1_ps_mailbox_Interrupt_0 [get_bd_pins Interrupt_2] [get_bd_pins enclave1_ps_mailbox/Interrupt_0]
  connect_bd_net -net enclave1_ps_mailbox_Interrupt_1 [get_bd_pins enclave1_ps_mailbox/Interrupt_1] [get_bd_pins microblaze_3_xlconcat/In2]
  connect_bd_net -net fit_timer_1_Interrupt [get_bd_pins fit_timer_1/Interrupt] [get_bd_pins microblaze_3_xlconcat/In9]
  connect_bd_net -net microblaze_3_intr [get_bd_pins microblaze_3_axi_intc/intr] [get_bd_pins microblaze_3_xlconcat/dout]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins LMB_Clk] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data0_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data1_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data2_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_1/S1_data_fixed_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_1/S_CLK] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl0_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl1_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl2_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins enclave1_ps_mailbox/S0_AXI_ACLK] [get_bd_pins enclave1_ps_mailbox/S1_AXI_ACLK] [get_bd_pins fit_timer_1/Clk] [get_bd_pins microblaze_3/Clk] [get_bd_pins microblaze_3_axi_intc/processor_clk] [get_bd_pins microblaze_3_axi_intc/s_axi_aclk] [get_bd_pins microblaze_3_axi_periph/ACLK] [get_bd_pins microblaze_3_axi_periph/M00_ACLK] [get_bd_pins microblaze_3_axi_periph/M01_ACLK] [get_bd_pins microblaze_3_axi_periph/M02_ACLK] [get_bd_pins microblaze_3_axi_periph/M03_ACLK] [get_bd_pins microblaze_3_axi_periph/M04_ACLK] [get_bd_pins microblaze_3_axi_periph/M05_ACLK] [get_bd_pins microblaze_3_axi_periph/M06_ACLK] [get_bd_pins microblaze_3_axi_periph/M07_ACLK] [get_bd_pins microblaze_3_axi_periph/M08_ACLK] [get_bd_pins microblaze_3_axi_periph/M09_ACLK] [get_bd_pins microblaze_3_axi_periph/M10_ACLK] [get_bd_pins microblaze_3_axi_periph/M11_ACLK] [get_bd_pins microblaze_3_axi_periph/M12_ACLK] [get_bd_pins microblaze_3_axi_periph/M13_ACLK] [get_bd_pins microblaze_3_axi_periph/M14_ACLK] [get_bd_pins microblaze_3_axi_periph/M15_ACLK] [get_bd_pins microblaze_3_axi_periph/M16_ACLK] [get_bd_pins microblaze_3_axi_periph/M17_ACLK] [get_bd_pins microblaze_3_axi_periph/M18_ACLK] [get_bd_pins microblaze_3_axi_periph/M19_ACLK] [get_bd_pins microblaze_3_axi_periph/M20_ACLK] [get_bd_pins microblaze_3_axi_periph/M21_ACLK] [get_bd_pins microblaze_3_axi_periph/M22_ACLK] [get_bd_pins microblaze_3_axi_periph/M23_ACLK] [get_bd_pins microblaze_3_axi_periph/M24_ACLK] [get_bd_pins microblaze_3_axi_periph/M25_ACLK] [get_bd_pins microblaze_3_axi_periph/M26_ACLK] [get_bd_pins microblaze_3_axi_periph/M27_ACLK] [get_bd_pins microblaze_3_axi_periph/M28_ACLK] [get_bd_pins microblaze_3_axi_periph/M29_ACLK] [get_bd_pins microblaze_3_axi_periph/S00_ACLK] [get_bd_pins microblaze_3_local_memory/LMB_Clk] [get_bd_pins microblaze_3_local_memory/s00_axi_aclk_0]
  connect_bd_net -net proc_sys_reset_0_mb_reset [get_bd_pins mb_reset] [get_bd_pins microblaze_3/Reset] [get_bd_pins microblaze_3_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data0_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data1_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/S0_data2_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/S1_data_fixed_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/S_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl0_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl1_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl2_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_1/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins enclave1_ps_mailbox/S0_AXI_ARESETN] [get_bd_pins enclave1_ps_mailbox/S1_AXI_ARESETN] [get_bd_pins microblaze_3_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_3_axi_periph/ARESETN] [get_bd_pins microblaze_3_axi_periph/M00_ARESETN] [get_bd_pins microblaze_3_axi_periph/M01_ARESETN] [get_bd_pins microblaze_3_axi_periph/M02_ARESETN] [get_bd_pins microblaze_3_axi_periph/M03_ARESETN] [get_bd_pins microblaze_3_axi_periph/M04_ARESETN] [get_bd_pins microblaze_3_axi_periph/M05_ARESETN] [get_bd_pins microblaze_3_axi_periph/M06_ARESETN] [get_bd_pins microblaze_3_axi_periph/M07_ARESETN] [get_bd_pins microblaze_3_axi_periph/M08_ARESETN] [get_bd_pins microblaze_3_axi_periph/M09_ARESETN] [get_bd_pins microblaze_3_axi_periph/M10_ARESETN] [get_bd_pins microblaze_3_axi_periph/M11_ARESETN] [get_bd_pins microblaze_3_axi_periph/M12_ARESETN] [get_bd_pins microblaze_3_axi_periph/M13_ARESETN] [get_bd_pins microblaze_3_axi_periph/M14_ARESETN] [get_bd_pins microblaze_3_axi_periph/M15_ARESETN] [get_bd_pins microblaze_3_axi_periph/M16_ARESETN] [get_bd_pins microblaze_3_axi_periph/M17_ARESETN] [get_bd_pins microblaze_3_axi_periph/M18_ARESETN] [get_bd_pins microblaze_3_axi_periph/M19_ARESETN] [get_bd_pins microblaze_3_axi_periph/M20_ARESETN] [get_bd_pins microblaze_3_axi_periph/M21_ARESETN] [get_bd_pins microblaze_3_axi_periph/M22_ARESETN] [get_bd_pins microblaze_3_axi_periph/M23_ARESETN] [get_bd_pins microblaze_3_axi_periph/M24_ARESETN] [get_bd_pins microblaze_3_axi_periph/M25_ARESETN] [get_bd_pins microblaze_3_axi_periph/M26_ARESETN] [get_bd_pins microblaze_3_axi_periph/M27_ARESETN] [get_bd_pins microblaze_3_axi_periph/M28_ARESETN] [get_bd_pins microblaze_3_axi_periph/M29_ARESETN] [get_bd_pins microblaze_3_axi_periph/S00_ARESETN] [get_bd_pins microblaze_3_local_memory/s00_axi_aresetn_0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: enclave0_subsys
proc create_hier_cell_enclave0_subsys { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_enclave0_subsys() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M19_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M20_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M21_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M22_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M23_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M24_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M25_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M29_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_data1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl0_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_ctrl1_axi


  # Create pins
  create_bd_pin -dir I -type rst AXI_ARESETN
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir I -from 0 -to 0 In4
  create_bd_pin -dir I -from 0 -to 0 In5
  create_bd_pin -dir I -from 0 -to 0 In6
  create_bd_pin -dir I -from 0 -to 0 In7
  create_bd_pin -dir I -from 0 -to 0 In8
  create_bd_pin -dir I -from 0 -to 0 In10
  create_bd_pin -dir I -from 0 -to 0 In11
  create_bd_pin -dir I -from 0 -to 0 In12
  create_bd_pin -dir I -from 0 -to 0 In13
  create_bd_pin -dir I -from 0 -to 0 In14
  create_bd_pin -dir I -from 0 -to 0 In15
  create_bd_pin -dir I -from 0 -to 0 In16
  create_bd_pin -dir I -from 0 -to 0 In17
  create_bd_pin -dir I -from 0 -to 0 In19
  create_bd_pin -dir I -from 0 -to 0 In20
  create_bd_pin -dir I -from 0 -to 0 In21
  create_bd_pin -dir I -from 0 -to 0 In22
  create_bd_pin -dir I -from 0 -to 0 In23
  create_bd_pin -dir I -from 0 -to 0 In24
  create_bd_pin -dir I -from 0 -to 0 In25
  create_bd_pin -dir I -from 0 -to 0 In26
  create_bd_pin -dir O -type intr Interrupt_0
  create_bd_pin -dir O Interrupt_1
  create_bd_pin -dir O Interrupt_2
  create_bd_pin -dir O Interrupt_ctrl0
  create_bd_pin -dir O Interrupt_ctrl1
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst Rst
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O busy0
  create_bd_pin -dir O busy1
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir I -type rst mb_reset
  create_bd_pin -dir O tx_0

  # Create instance: Octopos_MailBox_3Wri_2, and set properties
  set Octopos_MailBox_3Wri_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:Octopos_MailBox_3Writer_1Reader:1.0 Octopos_MailBox_3Wri_2 ]

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]

  # Create instance: enclave0_ps_mailbox, and set properties
  set enclave0_ps_mailbox [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 enclave0_ps_mailbox ]
  set_property -dict [ list \
   CONFIG.C_MAILBOX_DEPTH {64} \
 ] $enclave0_ps_mailbox

  # Create instance: fit_timer_0, and set properties
  set fit_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_0 ]
  set_property -dict [ list \
   CONFIG.C_INACCURACY {999} \
   CONFIG.C_NO_CLOCKS {1000000} \
 ] $fit_timer_0

  # Create instance: fit_timer_1, and set properties
  set fit_timer_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_1 ]
  set_property -dict [ list \
   CONFIG.C_NO_CLOCKS {100000} \
 ] $fit_timer_1

  # Create instance: microblaze_2, and set properties
  set microblaze_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_2 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
 ] $microblaze_2

  # Create instance: microblaze_2_axi_intc, and set properties
  set microblaze_2_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_2_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_2_axi_intc

  # Create instance: microblaze_2_axi_periph, and set properties
  set microblaze_2_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_2_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {30} \
 ] $microblaze_2_axi_periph

  # Create instance: microblaze_2_local_memory
  create_hier_cell_microblaze_2_local_memory $hier_obj microblaze_2_local_memory

  # Create instance: performance_timer, and set properties
  set performance_timer [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 performance_timer ]
  set_property -dict [ list \
   CONFIG.C_INACCURACY {999} \
   CONFIG.C_NO_CLOCKS {100000000} \
 ] $performance_timer

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {28} \
 ] $xlconcat_1

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M18_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M19_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M20_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M20_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M21_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M21_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M22_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M22_AXI]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M23_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M23_AXI]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M24_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M24_AXI]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M25_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M25_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_dp [get_bd_intf_pins microblaze_2/M_AXI_DP] [get_bd_intf_pins microblaze_2_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M03_AXI [get_bd_intf_pins enclave0_ps_mailbox/S1_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M06_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M07_AXI [get_bd_intf_pins M07_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M08_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_2/S1_data_fixed_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M09_AXI [get_bd_intf_pins Octopos_MailBox_3Wri_2/s_ctrl_fixed_axi] [get_bd_intf_pins microblaze_2_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M15_AXI [get_bd_intf_pins M15_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M17_AXI [get_bd_intf_pins M17_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M26_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M26_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M27_AXI [get_bd_intf_pins microblaze_2_axi_periph/M27_AXI] [get_bd_intf_pins microblaze_2_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M28_AXI [get_bd_intf_pins microblaze_2_axi_periph/M28_AXI] [get_bd_intf_pins microblaze_2_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M29_AXI [get_bd_intf_pins M29_AXI] [get_bd_intf_pins microblaze_2_axi_periph/M29_AXI]
  connect_bd_intf_net -intf_net microblaze_2_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_2/DEBUG]
  connect_bd_intf_net -intf_net microblaze_2_dlmb_1 [get_bd_intf_pins microblaze_2/DLMB] [get_bd_intf_pins microblaze_2_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_2_ilmb_1 [get_bd_intf_pins microblaze_2/ILMB] [get_bd_intf_pins microblaze_2_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_2_intc_axi [get_bd_intf_pins microblaze_2_axi_intc/s_axi] [get_bd_intf_pins microblaze_2_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_2_interrupt [get_bd_intf_pins microblaze_2/INTERRUPT] [get_bd_intf_pins microblaze_2_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M08_AXI [get_bd_intf_pins S0_data1_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_2/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M09_AXI [get_bd_intf_pins s_ctrl1_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_2/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M01_AXI [get_bd_intf_pins S0_AXI] [get_bd_intf_pins enclave0_ps_mailbox/S0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M07_AXI [get_bd_intf_pins S0_data0_AXI] [get_bd_intf_pins Octopos_MailBox_3Wri_2/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M08_AXI [get_bd_intf_pins s_ctrl0_axi] [get_bd_intf_pins Octopos_MailBox_3Wri_2/s_ctrl0_axi]

  # Create port connections
  connect_bd_net -net In19_0_1 [get_bd_pins In19] [get_bd_pins xlconcat_1/In19]
  connect_bd_net -net In20_0_1 [get_bd_pins In20] [get_bd_pins xlconcat_1/In20]
  connect_bd_net -net In21_1 [get_bd_pins In21] [get_bd_pins xlconcat_1/In21]
  connect_bd_net -net In22_1 [get_bd_pins In22] [get_bd_pins xlconcat_1/In22]
  connect_bd_net -net In23_1 [get_bd_pins In23] [get_bd_pins xlconcat_1/In23]
  connect_bd_net -net In24_1 [get_bd_pins In24] [get_bd_pins xlconcat_1/In24]
  connect_bd_net -net In25_1 [get_bd_pins In25] [get_bd_pins xlconcat_1/In25]
  connect_bd_net -net In26_1 [get_bd_pins In26] [get_bd_pins xlconcat_1/In26]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_1 [get_bd_pins In5] [get_bd_pins xlconcat_1/In5]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl1 [get_bd_pins In6] [get_bd_pins xlconcat_1/In6]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_1 [get_bd_pins In7] [get_bd_pins xlconcat_1/In7]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl1 [get_bd_pins In8] [get_bd_pins xlconcat_1/In8]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_1 [get_bd_pins In3] [get_bd_pins xlconcat_1/In3]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl1 [get_bd_pins In4] [get_bd_pins xlconcat_1/In4]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_0 [get_bd_pins Interrupt_1] [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_1 [get_bd_pins Interrupt_2] [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl0 [get_bd_pins Interrupt_ctrl0] [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl1 [get_bd_pins Interrupt_ctrl1] [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl_fixed [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_ctrl_fixed] [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_fixed [get_bd_pins Octopos_MailBox_3Wri_2/Interrupt_fixed] [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net Octopos_MailBox_3Wri_2_busy0 [get_bd_pins busy0] [get_bd_pins Octopos_MailBox_3Wri_2/busy0]
  connect_bd_net -net Octopos_MailBox_3Wri_2_busy1 [get_bd_pins busy1] [get_bd_pins Octopos_MailBox_3Wri_2/busy1]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_1 [get_bd_pins In12] [get_bd_pins xlconcat_1/In12]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl1 [get_bd_pins In13] [get_bd_pins xlconcat_1/In13]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_1 [get_bd_pins In10] [get_bd_pins xlconcat_1/In10]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl1 [get_bd_pins In11] [get_bd_pins xlconcat_1/In11]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_1 [get_bd_pins In14] [get_bd_pins xlconcat_1/In14]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl1 [get_bd_pins In15] [get_bd_pins xlconcat_1/In15]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_1 [get_bd_pins In16] [get_bd_pins xlconcat_1/In16]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl1 [get_bd_pins In17] [get_bd_pins xlconcat_1/In17]
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins microblaze_2_local_memory/SYS_Rst]
  connect_bd_net -net axi_uartlite_0_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_0/tx]
  connect_bd_net -net enclave0_ps_mailbox_Interrupt_0 [get_bd_pins Interrupt_0] [get_bd_pins enclave0_ps_mailbox/Interrupt_0]
  connect_bd_net -net enclave0_ps_mailbox_Interrupt_1 [get_bd_pins enclave0_ps_mailbox/Interrupt_1] [get_bd_pins xlconcat_1/In2]
  connect_bd_net -net fit_timer_0_Interrupt [get_bd_pins fit_timer_0/Interrupt] [get_bd_pins xlconcat_1/In9]
  connect_bd_net -net fit_timer_1_Interrupt [get_bd_pins fit_timer_1/Interrupt] [get_bd_pins xlconcat_1/In27]
  connect_bd_net -net fit_timer_3_Interrupt [get_bd_pins performance_timer/Interrupt] [get_bd_pins xlconcat_1/In18]
  connect_bd_net -net microblaze_2_local_memory_locked_out [get_bd_pins locked_out] [get_bd_pins microblaze_2_local_memory/locked_out]
  connect_bd_net -net microblaze_2_local_memory_locked_out1 [get_bd_pins locked_out1] [get_bd_pins microblaze_2_local_memory/locked_out1]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins LMB_Clk] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data0_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data1_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data2_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_2/S1_data_fixed_AXI_ACLK] [get_bd_pins Octopos_MailBox_3Wri_2/S_CLK] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl0_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl1_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl2_axi_aclk] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl_fixed_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins enclave0_ps_mailbox/S0_AXI_ACLK] [get_bd_pins enclave0_ps_mailbox/S1_AXI_ACLK] [get_bd_pins fit_timer_0/Clk] [get_bd_pins fit_timer_1/Clk] [get_bd_pins microblaze_2/Clk] [get_bd_pins microblaze_2_axi_intc/processor_clk] [get_bd_pins microblaze_2_axi_intc/s_axi_aclk] [get_bd_pins microblaze_2_axi_periph/ACLK] [get_bd_pins microblaze_2_axi_periph/M00_ACLK] [get_bd_pins microblaze_2_axi_periph/M01_ACLK] [get_bd_pins microblaze_2_axi_periph/M02_ACLK] [get_bd_pins microblaze_2_axi_periph/M03_ACLK] [get_bd_pins microblaze_2_axi_periph/M04_ACLK] [get_bd_pins microblaze_2_axi_periph/M05_ACLK] [get_bd_pins microblaze_2_axi_periph/M06_ACLK] [get_bd_pins microblaze_2_axi_periph/M07_ACLK] [get_bd_pins microblaze_2_axi_periph/M08_ACLK] [get_bd_pins microblaze_2_axi_periph/M09_ACLK] [get_bd_pins microblaze_2_axi_periph/M10_ACLK] [get_bd_pins microblaze_2_axi_periph/M11_ACLK] [get_bd_pins microblaze_2_axi_periph/M12_ACLK] [get_bd_pins microblaze_2_axi_periph/M13_ACLK] [get_bd_pins microblaze_2_axi_periph/M14_ACLK] [get_bd_pins microblaze_2_axi_periph/M15_ACLK] [get_bd_pins microblaze_2_axi_periph/M16_ACLK] [get_bd_pins microblaze_2_axi_periph/M17_ACLK] [get_bd_pins microblaze_2_axi_periph/M18_ACLK] [get_bd_pins microblaze_2_axi_periph/M19_ACLK] [get_bd_pins microblaze_2_axi_periph/M20_ACLK] [get_bd_pins microblaze_2_axi_periph/M21_ACLK] [get_bd_pins microblaze_2_axi_periph/M22_ACLK] [get_bd_pins microblaze_2_axi_periph/M23_ACLK] [get_bd_pins microblaze_2_axi_periph/M24_ACLK] [get_bd_pins microblaze_2_axi_periph/M25_ACLK] [get_bd_pins microblaze_2_axi_periph/M26_ACLK] [get_bd_pins microblaze_2_axi_periph/M27_ACLK] [get_bd_pins microblaze_2_axi_periph/M28_ACLK] [get_bd_pins microblaze_2_axi_periph/M29_ACLK] [get_bd_pins microblaze_2_axi_periph/S00_ACLK] [get_bd_pins microblaze_2_local_memory/LMB_Clk] [get_bd_pins microblaze_2_local_memory/s00_axi_aclk_0] [get_bd_pins performance_timer/Clk]
  connect_bd_net -net proc_sys_reset_1_mb_reset [get_bd_pins mb_reset] [get_bd_pins microblaze_2/Reset] [get_bd_pins microblaze_2_axi_intc/processor_rst]
  connect_bd_net -net proc_sys_reset_1_peripheral_reset [get_bd_pins Rst] [get_bd_pins fit_timer_0/Rst] [get_bd_pins performance_timer/Rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data0_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data1_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/S0_data2_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/S1_data_fixed_AXI_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/S_ARESETN] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl0_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl1_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl2_axi_aresetn] [get_bd_pins Octopos_MailBox_3Wri_2/s_ctrl_fixed_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins enclave0_ps_mailbox/S0_AXI_ARESETN] [get_bd_pins enclave0_ps_mailbox/S1_AXI_ARESETN] [get_bd_pins fit_timer_1/Rst] [get_bd_pins microblaze_2_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_2_axi_periph/ARESETN] [get_bd_pins microblaze_2_axi_periph/M00_ARESETN] [get_bd_pins microblaze_2_axi_periph/M01_ARESETN] [get_bd_pins microblaze_2_axi_periph/M02_ARESETN] [get_bd_pins microblaze_2_axi_periph/M03_ARESETN] [get_bd_pins microblaze_2_axi_periph/M04_ARESETN] [get_bd_pins microblaze_2_axi_periph/M05_ARESETN] [get_bd_pins microblaze_2_axi_periph/M06_ARESETN] [get_bd_pins microblaze_2_axi_periph/M07_ARESETN] [get_bd_pins microblaze_2_axi_periph/M08_ARESETN] [get_bd_pins microblaze_2_axi_periph/M09_ARESETN] [get_bd_pins microblaze_2_axi_periph/M10_ARESETN] [get_bd_pins microblaze_2_axi_periph/M11_ARESETN] [get_bd_pins microblaze_2_axi_periph/M12_ARESETN] [get_bd_pins microblaze_2_axi_periph/M13_ARESETN] [get_bd_pins microblaze_2_axi_periph/M14_ARESETN] [get_bd_pins microblaze_2_axi_periph/M15_ARESETN] [get_bd_pins microblaze_2_axi_periph/M16_ARESETN] [get_bd_pins microblaze_2_axi_periph/M17_ARESETN] [get_bd_pins microblaze_2_axi_periph/M18_ARESETN] [get_bd_pins microblaze_2_axi_periph/M19_ARESETN] [get_bd_pins microblaze_2_axi_periph/M20_ARESETN] [get_bd_pins microblaze_2_axi_periph/M21_ARESETN] [get_bd_pins microblaze_2_axi_periph/M22_ARESETN] [get_bd_pins microblaze_2_axi_periph/M23_ARESETN] [get_bd_pins microblaze_2_axi_periph/M24_ARESETN] [get_bd_pins microblaze_2_axi_periph/M25_ARESETN] [get_bd_pins microblaze_2_axi_periph/M26_ARESETN] [get_bd_pins microblaze_2_axi_periph/M27_ARESETN] [get_bd_pins microblaze_2_axi_periph/M28_ARESETN] [get_bd_pins microblaze_2_axi_periph/M29_ARESETN] [get_bd_pins microblaze_2_axi_periph/S00_ARESETN] [get_bd_pins microblaze_2_local_memory/s00_axi_aresetn_0]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins microblaze_2_axi_intc/intr] [get_bd_pins xlconcat_1/dout]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /enclave0_subsys] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.07834",
   "Default View_TopLeft":"1839,888",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DEBUG -pg 1 -lvl 0 -x -20 -y 1010 -defaultsOSRD
preplace port M01_AXI -pg 1 -lvl 8 -x 2590 -y 1700 -defaultsOSRD
preplace port M02_AXI -pg 1 -lvl 8 -x 2590 -y 1720 -defaultsOSRD
preplace port M04_AXI -pg 1 -lvl 8 -x 2590 -y 1740 -defaultsOSRD
preplace port M05_AXI -pg 1 -lvl 8 -x 2590 -y 1760 -defaultsOSRD
preplace port M06_AXI -pg 1 -lvl 8 -x 2590 -y 1780 -defaultsOSRD
preplace port M07_AXI -pg 1 -lvl 8 -x 2590 -y 1800 -defaultsOSRD
preplace port M10_AXI -pg 1 -lvl 8 -x 2590 -y 1820 -defaultsOSRD
preplace port M11_AXI -pg 1 -lvl 8 -x 2590 -y 1840 -defaultsOSRD
preplace port M12_AXI -pg 1 -lvl 8 -x 2590 -y 1860 -defaultsOSRD
preplace port M13_AXI -pg 1 -lvl 8 -x 2590 -y 1880 -defaultsOSRD
preplace port M14_AXI -pg 1 -lvl 8 -x 2590 -y 2050 -defaultsOSRD
preplace port M15_AXI -pg 1 -lvl 8 -x 2590 -y 2070 -defaultsOSRD
preplace port M16_AXI -pg 1 -lvl 8 -x 2590 -y 2090 -defaultsOSRD
preplace port M17_AXI -pg 1 -lvl 8 -x 2590 -y 2210 -defaultsOSRD
preplace port M18_AXI -pg 1 -lvl 8 -x 2590 -y 2110 -defaultsOSRD
preplace port M19_AXI -pg 1 -lvl 8 -x 2590 -y 2130 -defaultsOSRD
preplace port M20_AXI -pg 1 -lvl 8 -x 2590 -y 2150 -defaultsOSRD
preplace port M21_AXI -pg 1 -lvl 8 -x 2590 -y 2170 -defaultsOSRD
preplace port M22_AXI -pg 1 -lvl 8 -x 2590 -y 2190 -defaultsOSRD
preplace port M23_AXI -pg 1 -lvl 8 -x 2590 -y 2320 -defaultsOSRD
preplace port M24_AXI -pg 1 -lvl 8 -x 2590 -y 2340 -defaultsOSRD
preplace port M25_AXI -pg 1 -lvl 8 -x 2590 -y 2360 -defaultsOSRD
preplace port S0_AXI -pg 1 -lvl 0 -x -20 -y 700 -defaultsOSRD
preplace port S0_data0_AXI -pg 1 -lvl 0 -x -20 -y 930 -defaultsOSRD
preplace port S0_data1_AXI -pg 1 -lvl 0 -x -20 -y 1100 -defaultsOSRD
preplace port s_ctrl0_axi -pg 1 -lvl 0 -x -20 -y 1120 -defaultsOSRD
preplace port s_ctrl1_axi -pg 1 -lvl 0 -x -20 -y 1140 -defaultsOSRD
preplace port M29_AXI -pg 1 -lvl 8 -x 2590 -y 2380 -defaultsOSRD
preplace port AXI_ARESETN -pg 1 -lvl 0 -x -20 -y 950 -defaultsOSRD
preplace port Interrupt_0 -pg 1 -lvl 8 -x 2590 -y 1630 -defaultsOSRD
preplace port Interrupt_1 -pg 1 -lvl 8 -x 2590 -y 1130 -defaultsOSRD
preplace port Interrupt_2 -pg 1 -lvl 8 -x 2590 -y 1170 -defaultsOSRD
preplace port Interrupt_ctrl0 -pg 1 -lvl 8 -x 2590 -y 1150 -defaultsOSRD
preplace port Interrupt_ctrl1 -pg 1 -lvl 8 -x 2590 -y 1190 -defaultsOSRD
preplace port LMB_Clk -pg 1 -lvl 0 -x -20 -y 720 -defaultsOSRD
preplace port Rst -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port SYS_Rst -pg 1 -lvl 0 -x -20 -y 2680 -defaultsOSRD
preplace port locked_out -pg 1 -lvl 8 -x 2590 -y 1960 -defaultsOSRD
preplace port locked_out1 -pg 1 -lvl 8 -x 2590 -y 1980 -defaultsOSRD
preplace port mb_reset -pg 1 -lvl 0 -x -20 -y 970 -defaultsOSRD
preplace port tx_0 -pg 1 -lvl 8 -x 2590 -y 2250 -defaultsOSRD
preplace port busy0 -pg 1 -lvl 8 -x 2590 -y 1210 -defaultsOSRD
preplace port busy1 -pg 1 -lvl 8 -x 2590 -y 1230 -defaultsOSRD
preplace portBus In3 -pg 1 -lvl 0 -x -20 -y 110 -defaultsOSRD
preplace portBus In4 -pg 1 -lvl 0 -x -20 -y 130 -defaultsOSRD
preplace portBus In5 -pg 1 -lvl 0 -x -20 -y 150 -defaultsOSRD
preplace portBus In6 -pg 1 -lvl 0 -x -20 -y 170 -defaultsOSRD
preplace portBus In7 -pg 1 -lvl 0 -x -20 -y 190 -defaultsOSRD
preplace portBus In8 -pg 1 -lvl 0 -x -20 -y 210 -defaultsOSRD
preplace portBus In10 -pg 1 -lvl 0 -x -20 -y 250 -defaultsOSRD
preplace portBus In11 -pg 1 -lvl 0 -x -20 -y 270 -defaultsOSRD
preplace portBus In12 -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace portBus In13 -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace portBus In14 -pg 1 -lvl 0 -x -20 -y 330 -defaultsOSRD
preplace portBus In15 -pg 1 -lvl 0 -x -20 -y 350 -defaultsOSRD
preplace portBus In16 -pg 1 -lvl 0 -x -20 -y 370 -defaultsOSRD
preplace portBus In17 -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus In19 -pg 1 -lvl 0 -x -20 -y 430 -defaultsOSRD
preplace portBus In20 -pg 1 -lvl 0 -x -20 -y 450 -defaultsOSRD
preplace portBus In21 -pg 1 -lvl 0 -x -20 -y 470 -defaultsOSRD
preplace portBus In22 -pg 1 -lvl 0 -x -20 -y 490 -defaultsOSRD
preplace portBus In23 -pg 1 -lvl 0 -x -20 -y 510 -defaultsOSRD
preplace portBus In24 -pg 1 -lvl 0 -x -20 -y 530 -defaultsOSRD
preplace portBus In25 -pg 1 -lvl 0 -x -20 -y 550 -defaultsOSRD
preplace portBus In26 -pg 1 -lvl 0 -x -20 -y 570 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2310 -y 2260 -defaultsOSRD
preplace inst enclave0_ps_mailbox -pg 1 -lvl 7 -x 2310 -y 1640 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 1 -x 130 -y 770 -defaultsOSRD
preplace inst microblaze_2 -pg 1 -lvl 5 -x 1340 -y 1020 -defaultsOSRD
preplace inst microblaze_2_axi_intc -pg 1 -lvl 3 -x 690 -y 810 -defaultsOSRD
preplace inst microblaze_2_axi_periph -pg 1 -lvl 6 -x 1760 -y 2000 -defaultsOSRD
preplace inst microblaze_2_local_memory -pg 1 -lvl 7 -x 2310 -y 1970 -defaultsOSRD
preplace inst performance_timer -pg 1 -lvl 1 -x 130 -y 630 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 2 -x 410 -y 310 -defaultsOSRD
preplace inst Octopos_MailBox_3Wri_2 -pg 1 -lvl 7 -x 2310 -y 1200 -defaultsOSRD
preplace inst fit_timer_1 -pg 1 -lvl 4 -x 960 -y 540 -defaultsOSRD
preplace netloc In19_0_1 1 0 2 10J 420 NJ
preplace netloc In20_0_1 1 0 2 10J 440 NJ
preplace netloc In21_1 1 0 2 10J 460 NJ
preplace netloc In22_1 1 0 2 10J 480 NJ
preplace netloc In23_1 1 0 2 10J 500 NJ
preplace netloc In24_1 1 0 2 10J 520 NJ
preplace netloc In25_1 1 0 2 10J 540 NJ
preplace netloc In26_1 1 0 2 10J 560 NJ
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_1 1 0 2 10J 140 NJ
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl1 1 0 2 10J 160 NJ
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_1 1 0 2 10J 180 NJ
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_ctrl1 1 0 2 10J 200 NJ
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_1 1 0 2 10J 100 NJ
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_ctrl1 1 0 2 10J 120 NJ
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_0 1 7 1 2560J 1050n
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_1 1 7 1 2540J 1090n
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl0 1 7 1 2550J 1070n
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl1 1 7 1 2530J 1110n
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl_fixed 1 1 7 270 640 NJ 640 NJ 640 N 640 NJ 640 NJ 640 2520
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_fixed 1 1 7 250 660 NJ 660 NJ 660 N 660 NJ 660 NJ 660 2500
preplace netloc Q_STORAGE_DATA_IN_Interrupt_1 1 0 2 10J 280 NJ
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl1 1 0 2 10J 300 NJ
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_1 1 0 2 10J 240 NJ
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl1 1 0 2 10J 260 NJ
preplace netloc Q_STORAGE_IN_2_Interrupt_1 1 0 2 10J 320 NJ
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl1 1 0 2 10J 340 NJ
preplace netloc Q_STORAGE_OUT_2_Interrupt_1 1 0 2 10J 360 NJ
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl1 1 0 2 10J 380 NJ
preplace netloc SYS_Rst_1 1 0 7 NJ 2680 NJ 2680 NJ 2680 NJ 2680 1080 1300 NJ 1300 2040J
preplace netloc axi_uartlite_0_tx 1 7 1 2540J 2250n
preplace netloc enclave0_ps_mailbox_Interrupt_0 1 7 1 NJ 1630
preplace netloc enclave0_ps_mailbox_Interrupt_1 1 1 7 260 930 NJ 930 820J 910 N 910 NJ 910 2100J 890 2510
preplace netloc fit_timer_0_Interrupt 1 1 1 240 220n
preplace netloc fit_timer_3_Interrupt 1 1 1 230 400n
preplace netloc microblaze_2_local_memory_locked_out 1 7 1 NJ 1960
preplace netloc microblaze_2_local_memory_locked_out1 1 7 1 NJ 1980
preplace netloc microblaze_6_Clk 1 0 7 10 840 NJ 840 520 690 820 690 1080 1140 1580 1160 2030
preplace netloc proc_sys_reset_1_mb_reset 1 0 5 NJ 970 NJ 970 540 1000 NJ 1000 1060
preplace netloc proc_sys_reset_1_peripheral_reset 1 0 1 0 640n
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 0 7 NJ 950 240J 830 530 700 830J 700 1090 900 1590 1130 1990
preplace netloc xlconcat_1_dout 1 2 1 540 310n
preplace netloc Octopos_MailBox_3Wri_2_busy1 1 7 1 N 1230
preplace netloc fit_timer_1_Interrupt 1 1 4 280 650 NJ 650 NJ 650 1100
preplace netloc Octopos_MailBox_3Wri_2_busy0 1 7 1 N 1210
preplace netloc microblaze_2_debug 1 0 5 NJ 1010 NJ 1010 NJ 1010 NJ 1010 N
preplace netloc microblaze_3_axi_periph_M09_AXI 1 0 7 NJ 1140 NJ 1140 NJ 1140 NJ 1140 1070 1120 1610J 1050 NJ
preplace netloc microblaze_2_axi_periph_M11_AXI 1 6 2 2010J 1820 2530J
preplace netloc microblaze_6_axi_periph_M08_AXI 1 0 7 NJ 1120 NJ 1120 NJ 1120 NJ 1120 1060 1110 1580J 1030 NJ
preplace netloc microblaze_2_axi_periph_M14_AXI 1 6 2 2010J 2090 2510J
preplace netloc microblaze_2_axi_periph_M06_AXI 1 6 2 1960J 1780 NJ
preplace netloc Conn2 1 6 2 1940J 2130 NJ
preplace netloc microblaze_2_dlmb_1 1 5 2 NJ 1000 2080
preplace netloc microblaze_2_axi_periph_M09_AXI 1 6 1 1950 1090n
preplace netloc microblaze_2_axi_periph_M10_AXI 1 6 2 2000J 1810 2550J
preplace netloc microblaze_2_ilmb_1 1 5 2 NJ 1020 2060
preplace netloc microblaze_2_axi_periph_M12_AXI 1 6 2 2020J 1830 2510J
preplace netloc Conn8 1 6 2 1930J 2360 NJ
preplace netloc Conn3 1 6 2 1930J 2140 2550J
preplace netloc Conn5 1 6 2 NJ 2150 2530J
preplace netloc microblaze_2_axi_periph_M08_AXI 1 6 1 1930 1010n
preplace netloc microblaze_6_axi_periph_M07_AXI 1 0 7 NJ 930 230J 940 NJ 940 NJ 940 1060 930 NJ 930 2060J
preplace netloc microblaze_2_axi_dp 1 5 1 1600 1040n
preplace netloc microblaze_3_axi_periph_M08_AXI 1 0 7 0J 920 NJ 920 NJ 920 NJ 920 N 920 NJ 920 2080J
preplace netloc microblaze_2_axi_periph_M04_AXI 1 6 2 NJ 1790 2540J
preplace netloc microblaze_2_axi_periph_M03_AXI 1 6 1 1920 1610n
preplace netloc microblaze_2_intc_axi 1 2 5 550 670 NJ 670 N 670 NJ 670 1910
preplace netloc microblaze_2_interrupt 1 3 2 N 810 1070
preplace netloc microblaze_2_axi_periph_M05_AXI 1 6 2 1940J 1770 2560J
preplace netloc microblaze_2_axi_periph_M02_AXI 1 6 2 2050J 1760 2520J
preplace netloc microblaze_2_axi_periph_M16_AXI 1 6 2 1980J 2100 2550J
preplace netloc microblaze_2_axi_periph_M15_AXI 1 6 2 1970J 2120 2530J
preplace netloc microblaze_2_axi_periph_M29_AXI 1 6 2 1910J 2380 NJ
preplace netloc microblaze_2_axi_periph_M28_AXI 1 6 1 2100 1960n
preplace netloc microblaze_2_axi_periph_M13_AXI 1 6 2 2050J 1840 2500J
preplace netloc microblaze_2_axi_periph_M01_AXI 1 6 2 2070J 1750 2510J
preplace netloc microblaze_2_axi_periph_M26_AXI 1 6 1 1970 2230n
preplace netloc microblaze_2_axi_periph_M27_AXI 1 6 1 2090 1940n
preplace netloc microblaze_6_axi_periph_M01_AXI 1 0 7 NJ 700 250J 680 NJ 680 NJ 680 1100 890 NJ 890 2090J
preplace netloc microblaze_2_axi_periph_M17_AXI 1 6 2 1950J 2160 2510J
preplace netloc Conn6 1 6 2 1910J 2180 2500J
preplace netloc Conn7 1 6 2 1950J 2340 NJ
preplace netloc Conn4 1 6 2 1920J 2170 NJ
preplace netloc microblaze_2_axi_periph_M07_AXI 1 6 2 1970J 1800 NJ
preplace netloc Conn1 1 6 2 1960J 2110 NJ
levelinfo -pg 1 -20 130 410 690 960 1340 1760 2310 2590
pagesize -pg 1 -db -bbox -sgen -170 -20 2750 2700
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TPM_subsys
proc create_hier_cell_TPM_subsys { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TPM_subsys() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S0_AXI6


  # Create pins
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir I -type clk Clk
  create_bd_pin -dir I -type rst Reset
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir I tpm_rx
  create_bd_pin -dir O tpm_tx

  # Create instance: axi_uartlite_tpm, and set properties
  set axi_uartlite_tpm [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_tpm ]

  # Create instance: mailbox_TPM_Enclave0, and set properties
  set mailbox_TPM_Enclave0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_Enclave0 ]

  # Create instance: mailbox_TPM_Enclave1, and set properties
  set mailbox_TPM_Enclave1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_Enclave1 ]

  # Create instance: mailbox_TPM_Net, and set properties
  set mailbox_TPM_Net [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_Net ]

  # Create instance: mailbox_TPM_OS, and set properties
  set mailbox_TPM_OS [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_OS ]

  # Create instance: mailbox_TPM_Storage, and set properties
  set mailbox_TPM_Storage [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_Storage ]

  # Create instance: mailbox_TPM_keyboard, and set properties
  set mailbox_TPM_keyboard [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_keyboard ]

  # Create instance: mailbox_TPM_serial, and set properties
  set mailbox_TPM_serial [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_TPM_serial ]

  # Create instance: microblaze_0_axi_periph, and set properties
  set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {9} \
 ] $microblaze_0_axi_periph

  # Create instance: microblaze_0_local_memory
  create_hier_cell_microblaze_0_local_memory $hier_obj microblaze_0_local_memory

  # Create instance: microblaze_7, and set properties
  set microblaze_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_7 ]
  set_property -dict [ list \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
 ] $microblaze_7

  # Create interface connections
  connect_bd_intf_net -intf_net S0_AXI1_1 [get_bd_intf_pins S0_AXI1] [get_bd_intf_pins mailbox_TPM_Enclave1/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI2_1 [get_bd_intf_pins S0_AXI2] [get_bd_intf_pins mailbox_TPM_keyboard/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI3_1 [get_bd_intf_pins S0_AXI3] [get_bd_intf_pins mailbox_TPM_Net/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI4_1 [get_bd_intf_pins S0_AXI4] [get_bd_intf_pins mailbox_TPM_OS/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI5_1 [get_bd_intf_pins S0_AXI5] [get_bd_intf_pins mailbox_TPM_serial/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI6_1 [get_bd_intf_pins S0_AXI6] [get_bd_intf_pins mailbox_TPM_Storage/S0_AXI]
  connect_bd_intf_net -intf_net S0_AXI_1 [get_bd_intf_pins S0_AXI] [get_bd_intf_pins mailbox_TPM_Enclave0/S0_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI] [get_bd_intf_pins microblaze_7/M_AXI_DP]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_uartlite_tpm/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins mailbox_TPM_Enclave0/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins mailbox_TPM_Enclave1/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins mailbox_TPM_keyboard/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M05_AXI [get_bd_intf_pins mailbox_TPM_Net/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M06_AXI [get_bd_intf_pins mailbox_TPM_OS/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins mailbox_TPM_serial/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M08_AXI [get_bd_intf_pins mailbox_TPM_Storage/S1_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_7/DEBUG]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0_local_memory/DLMB] [get_bd_intf_pins microblaze_7/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0_local_memory/ILMB] [get_bd_intf_pins microblaze_7/ILMB]

  # Create port connections
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_uartlite_tpm/s_axi_aresetn] [get_bd_pins mailbox_TPM_Enclave0/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_Enclave0/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_Enclave1/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_Enclave1/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_Net/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_Net/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_OS/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_OS/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_Storage/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_Storage/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_keyboard/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_keyboard/S1_AXI_ARESETN] [get_bd_pins mailbox_TPM_serial/S0_AXI_ARESETN] [get_bd_pins mailbox_TPM_serial/S1_AXI_ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/M08_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]
  connect_bd_net -net Reset_1 [get_bd_pins Reset] [get_bd_pins microblaze_7/Reset]
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins Clk] [get_bd_pins axi_uartlite_tpm/s_axi_aclk] [get_bd_pins mailbox_TPM_Enclave0/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_Enclave0/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_Enclave1/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_Enclave1/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_Net/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_Net/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_OS/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_OS/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_Storage/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_Storage/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_keyboard/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_keyboard/S1_AXI_ACLK] [get_bd_pins mailbox_TPM_serial/S0_AXI_ACLK] [get_bd_pins mailbox_TPM_serial/S1_AXI_ACLK] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/M08_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/pl_clk0] [get_bd_pins microblaze_7/Clk]
  connect_bd_net -net tpm_rx_net [get_bd_pins tpm_rx] [get_bd_pins axi_uartlite_tpm/rx]
  connect_bd_net -net tpm_tx_net [get_bd_pins tpm_tx] [get_bd_pins axi_uartlite_tpm/tx]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: OS_subsys
proc create_hier_cell_OS_subsys { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_OS_subsys() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M24_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M25_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M26_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M27_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M28_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M29_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M30_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M31_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M39_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S1_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S1_AXI1


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 In0
  create_bd_pin -dir I -from 0 -to 0 In1
  create_bd_pin -dir I -from 0 -to 0 In2
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir I -from 0 -to 0 In4
  create_bd_pin -dir I -from 0 -to 0 In5
  create_bd_pin -dir I -from 0 -to 0 In6
  create_bd_pin -dir I -from 0 -to 0 In7
  create_bd_pin -dir I -from 0 -to 0 In8
  create_bd_pin -dir I -from 0 -to 0 In9
  create_bd_pin -dir I -from 0 -to 0 In10
  create_bd_pin -dir I -from 0 -to 0 In11
  create_bd_pin -dir I -from 0 -to 0 In12
  create_bd_pin -dir I -from 0 -to 0 In13
  create_bd_pin -dir I -from 0 -to 0 In14
  create_bd_pin -dir I -from 0 -to 0 In15
  create_bd_pin -dir I -from 0 -to 0 In16
  create_bd_pin -dir I -from 0 -to 0 In17
  create_bd_pin -dir I -from 0 -to 0 In21
  create_bd_pin -dir I -from 0 -to 0 In23
  create_bd_pin -dir I -from 0 -to 0 In24
  create_bd_pin -dir I -from 0 -to 0 In25
  create_bd_pin -dir I -from 0 -to 0 In26
  create_bd_pin -dir I -from 0 -to 0 In27
  create_bd_pin -dir I -from 0 -to 0 In28
  create_bd_pin -dir I -from 0 -to 0 In29
  create_bd_pin -dir I -from 0 -to 0 In30
  create_bd_pin -dir O -type intr Interrupt_1
  create_bd_pin -dir O -type intr Interrupt_2
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst Rst
  create_bd_pin -dir I -type rst S0_AXI_ARESETN
  create_bd_pin -dir I -type rst SYS_Rst
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset1
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset2
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset3
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset4
  create_bd_pin -dir O -from 0 -to 0 -type rst bus_struct_reset5
  create_bd_pin -dir I domain1_busy
  create_bd_pin -dir I domain1_busy1
  create_bd_pin -dir I domain2_busy
  create_bd_pin -dir I domain2_busy1
  create_bd_pin -dir I domain2_busy2
  create_bd_pin -dir I -from 0 -to 0 domain2_busy3
  create_bd_pin -dir I -from 0 -to 0 domain2_busy4
  create_bd_pin -dir I -from 0 -to 0 domain3_busy
  create_bd_pin -dir I -from 0 -to 0 domain3_busy1
  create_bd_pin -dir I domain4_busy
  create_bd_pin -dir I domain4_busy1
  create_bd_pin -dir I domain5_busy
  create_bd_pin -dir I domain5_busy1
  create_bd_pin -dir I -type rst in_reset_n
  create_bd_pin -dir O locked_out
  create_bd_pin -dir O locked_out1
  create_bd_pin -dir I mailbox0_busy_n
  create_bd_pin -dir I mailbox0_busy_n1
  create_bd_pin -dir I mailbox0_busy_n2
  create_bd_pin -dir I mailbox0_busy_n3
  create_bd_pin -dir I mailbox0_busy_n4
  create_bd_pin -dir I mailbox0_busy_n5
  create_bd_pin -dir I mailbox1_busy_n
  create_bd_pin -dir I mailbox1_busy_n1
  create_bd_pin -dir I mailbox2_busy_n
  create_bd_pin -dir I mailbox2_busy_n1
  create_bd_pin -dir I mailbox3_busy_n
  create_bd_pin -dir I mailbox3_busy_n1
  create_bd_pin -dir I -type rst mb_debug_sys_rst
  create_bd_pin -dir O -type rst mb_reset
  create_bd_pin -dir O -type rst mb_reset1
  create_bd_pin -dir O -type rst mb_reset2
  create_bd_pin -dir O -type rst mb_reset3
  create_bd_pin -dir O -type rst mb_reset4
  create_bd_pin -dir O -type rst mb_reset5
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn2
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn3
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn4
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn5
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset1
  create_bd_pin -dir I -type rst processor_rst
  create_bd_pin -dir O tx_0

  # Create instance: Q_OSU, and set properties
  set Q_OSU [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 Q_OSU ]
  set_property -dict [ list \
   CONFIG.C_MAILBOX_DEPTH {64} \
 ] $Q_OSU

  # Create instance: Q_UNTRUSTED, and set properties
  set Q_UNTRUSTED [ create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 Q_UNTRUSTED ]
  set_property -dict [ list \
   CONFIG.C_MAILBOX_DEPTH {64} \
 ] $Q_UNTRUSTED

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]

  # Create instance: axi_uartlite_3, and set properties
  set axi_uartlite_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_3 ]
  set_property -dict [ list \
   CONFIG.C_S_AXI_ACLK_FREQ_HZ {99990005} \
 ] $axi_uartlite_3

  # Create instance: fit_timer_0, and set properties
  set fit_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_0 ]
  set_property -dict [ list \
   CONFIG.C_NO_CLOCKS {100000} \
 ] $fit_timer_0

  # Create instance: fit_timer_2, and set properties
  set fit_timer_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_2 ]
  set_property -dict [ list \
   CONFIG.C_INACCURACY {999} \
   CONFIG.C_NO_CLOCKS {100000000} \
 ] $fit_timer_2

  # Create instance: microblaze_6, and set properties
  set microblaze_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_6 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_CACHE_BYTE_SIZE {8192} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DCACHE_BYTE_SIZE {8192} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
   CONFIG.C_USE_BARREL {1} \
   CONFIG.C_USE_DCACHE {0} \
   CONFIG.C_USE_DIV {1} \
   CONFIG.C_USE_HW_MUL {1} \
   CONFIG.C_USE_ICACHE {0} \
   CONFIG.C_USE_MSR_INSTR {1} \
   CONFIG.C_USE_PCMP_INSTR {1} \
 ] $microblaze_6

  # Create instance: microblaze_6_axi_intc, and set properties
  set microblaze_6_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_6_axi_intc ]
  set_property -dict [ list \
   CONFIG.C_HAS_FAST {1} \
 ] $microblaze_6_axi_intc

  # Create instance: microblaze_6_axi_periph, and set properties
  set microblaze_6_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_6_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {40} \
 ] $microblaze_6_axi_periph

  # Create instance: microblaze_6_local_memory
  create_hier_cell_microblaze_6_local_memory $hier_obj microblaze_6_local_memory

  # Create instance: microblaze_6_xlconcat, and set properties
  set microblaze_6_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_6_xlconcat ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {32} \
 ] $microblaze_6_xlconcat

  # Create instance: proc_sys_reset_enclave0, and set properties
  set proc_sys_reset_enclave0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_enclave0 ]

  # Create instance: proc_sys_reset_enclave1, and set properties
  set proc_sys_reset_enclave1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_enclave1 ]

  # Create instance: proc_sys_reset_ethernet, and set properties
  set proc_sys_reset_ethernet [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_ethernet ]

  # Create instance: proc_sys_reset_serial_in, and set properties
  set proc_sys_reset_serial_in [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_serial_in ]

  # Create instance: proc_sys_reset_serial_out, and set properties
  set proc_sys_reset_serial_out [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_serial_out ]

  # Create instance: proc_sys_reset_storage, and set properties
  set proc_sys_reset_storage [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_storage ]

  # Create instance: reset_module_enclave0, and set properties
  set reset_module_enclave0 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_enclave0 ]

  # Create instance: reset_module_enclave1, and set properties
  set reset_module_enclave1 [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_enclave1 ]

  # Create instance: reset_module_ethernet, and set properties
  set reset_module_ethernet [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_ethernet ]

  # Create instance: reset_module_serial_in, and set properties
  set reset_module_serial_in [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_serial_in ]

  # Create instance: reset_module_serial_out, and set properties
  set reset_module_serial_out [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_serial_out ]

  # Create instance: reset_module_storage, and set properties
  set reset_module_storage [ create_bd_cell -type ip -vlnv user.org:user:Octopos_reset_module_v1_0:1.0 reset_module_storage ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_0

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_1

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]

  # Create instance: xlconstant_3, and set properties
  set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_3

  # Create instance: xlconstant_4, and set properties
  set xlconstant_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_4 ]

  # Create instance: xlconstant_5, and set properties
  set xlconstant_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_5 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_5

  # Create instance: xlconstant_6, and set properties
  set xlconstant_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_6 ]

  # Create instance: xlconstant_7, and set properties
  set xlconstant_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_7 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_7

  # Create instance: xlconstant_8, and set properties
  set xlconstant_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_8 ]

  # Create instance: xlconstant_9, and set properties
  set xlconstant_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_9 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_9

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M24_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M24_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M25_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M25_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M26_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M26_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M27_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M27_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M28_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M28_AXI]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M29_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M29_AXI]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M30_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M30_AXI]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M31_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M31_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_dp [get_bd_intf_pins microblaze_6/M_AXI_DP] [get_bd_intf_pins microblaze_6_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M03_AXI [get_bd_intf_pins M03_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M06_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M07_AXI [get_bd_intf_pins M07_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M09_AXI [get_bd_intf_pins M09_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M15_AXI [get_bd_intf_pins M15_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M17_AXI [get_bd_intf_pins M17_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M18_AXI [get_bd_intf_pins M18_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M19_AXI [get_bd_intf_pins axi_uartlite_3/S_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M20_AXI [get_bd_intf_pins Q_OSU/S0_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M20_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M21_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M21_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M22_AXI [get_bd_intf_pins microblaze_6_axi_periph/M22_AXI] [get_bd_intf_pins reset_module_enclave1/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M23_AXI [get_bd_intf_pins Q_UNTRUSTED/S0_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M23_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M32_AXI [get_bd_intf_pins microblaze_6_axi_periph/M32_AXI] [get_bd_intf_pins microblaze_6_local_memory/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M33_AXI [get_bd_intf_pins microblaze_6_axi_periph/M33_AXI] [get_bd_intf_pins microblaze_6_local_memory/s00_axi1]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M34_AXI [get_bd_intf_pins microblaze_6_axi_periph/M34_AXI] [get_bd_intf_pins reset_module_ethernet/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M35_AXI [get_bd_intf_pins microblaze_6_axi_periph/M35_AXI] [get_bd_intf_pins reset_module_storage/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M36_AXI [get_bd_intf_pins microblaze_6_axi_periph/M36_AXI] [get_bd_intf_pins reset_module_serial_in/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M37_AXI [get_bd_intf_pins microblaze_6_axi_periph/M37_AXI] [get_bd_intf_pins reset_module_serial_out/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M38_AXI [get_bd_intf_pins microblaze_6_axi_periph/M38_AXI] [get_bd_intf_pins reset_module_enclave0/s00_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M39_AXI [get_bd_intf_pins M39_AXI] [get_bd_intf_pins microblaze_6_axi_periph/M39_AXI]
  connect_bd_intf_net -intf_net microblaze_6_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins microblaze_6/DEBUG]
  connect_bd_intf_net -intf_net microblaze_6_dlmb_1 [get_bd_intf_pins microblaze_6/DLMB] [get_bd_intf_pins microblaze_6_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_6_ilmb_1 [get_bd_intf_pins microblaze_6/ILMB] [get_bd_intf_pins microblaze_6_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_6_intc_axi [get_bd_intf_pins microblaze_6_axi_intc/s_axi] [get_bd_intf_pins microblaze_6_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_6_interrupt [get_bd_intf_pins microblaze_6/INTERRUPT] [get_bd_intf_pins microblaze_6_axi_intc/interrupt]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins S1_AXI1] [get_bd_intf_pins Q_OSU/S1_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins S1_AXI] [get_bd_intf_pins Q_UNTRUSTED/S1_AXI]

  # Create port connections
  connect_bd_net -net In23_0_1 [get_bd_pins In23] [get_bd_pins microblaze_6_xlconcat/In23]
  connect_bd_net -net In24_0_1 [get_bd_pins In24] [get_bd_pins microblaze_6_xlconcat/In24]
  connect_bd_net -net In25_1 [get_bd_pins In25] [get_bd_pins microblaze_6_xlconcat/In25]
  connect_bd_net -net In26_1 [get_bd_pins In26] [get_bd_pins microblaze_6_xlconcat/In26]
  connect_bd_net -net In27_1 [get_bd_pins In27] [get_bd_pins microblaze_6_xlconcat/In27]
  connect_bd_net -net In28_1 [get_bd_pins In28] [get_bd_pins microblaze_6_xlconcat/In28]
  connect_bd_net -net In29_1 [get_bd_pins In29] [get_bd_pins microblaze_6_xlconcat/In29]
  connect_bd_net -net In30_1 [get_bd_pins In30] [get_bd_pins microblaze_6_xlconcat/In30]
  connect_bd_net -net M31_ARESETN_1 [get_bd_pins S0_AXI_ARESETN] [get_bd_pins Q_OSU/S0_AXI_ARESETN] [get_bd_pins Q_OSU/S1_AXI_ARESETN] [get_bd_pins Q_UNTRUSTED/S0_AXI_ARESETN] [get_bd_pins Q_UNTRUSTED/S1_AXI_ARESETN] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_uartlite_3/s_axi_aresetn] [get_bd_pins microblaze_6_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_6_axi_periph/ARESETN] [get_bd_pins microblaze_6_axi_periph/M00_ARESETN] [get_bd_pins microblaze_6_axi_periph/M01_ARESETN] [get_bd_pins microblaze_6_axi_periph/M02_ARESETN] [get_bd_pins microblaze_6_axi_periph/M03_ARESETN] [get_bd_pins microblaze_6_axi_periph/M04_ARESETN] [get_bd_pins microblaze_6_axi_periph/M05_ARESETN] [get_bd_pins microblaze_6_axi_periph/M06_ARESETN] [get_bd_pins microblaze_6_axi_periph/M07_ARESETN] [get_bd_pins microblaze_6_axi_periph/M08_ARESETN] [get_bd_pins microblaze_6_axi_periph/M09_ARESETN] [get_bd_pins microblaze_6_axi_periph/M10_ARESETN] [get_bd_pins microblaze_6_axi_periph/M11_ARESETN] [get_bd_pins microblaze_6_axi_periph/M12_ARESETN] [get_bd_pins microblaze_6_axi_periph/M13_ARESETN] [get_bd_pins microblaze_6_axi_periph/M14_ARESETN] [get_bd_pins microblaze_6_axi_periph/M15_ARESETN] [get_bd_pins microblaze_6_axi_periph/M16_ARESETN] [get_bd_pins microblaze_6_axi_periph/M17_ARESETN] [get_bd_pins microblaze_6_axi_periph/M18_ARESETN] [get_bd_pins microblaze_6_axi_periph/M19_ARESETN] [get_bd_pins microblaze_6_axi_periph/M20_ARESETN] [get_bd_pins microblaze_6_axi_periph/M21_ARESETN] [get_bd_pins microblaze_6_axi_periph/M22_ARESETN] [get_bd_pins microblaze_6_axi_periph/M23_ARESETN] [get_bd_pins microblaze_6_axi_periph/M24_ARESETN] [get_bd_pins microblaze_6_axi_periph/M25_ARESETN] [get_bd_pins microblaze_6_axi_periph/M26_ARESETN] [get_bd_pins microblaze_6_axi_periph/M27_ARESETN] [get_bd_pins microblaze_6_axi_periph/M28_ARESETN] [get_bd_pins microblaze_6_axi_periph/M29_ARESETN] [get_bd_pins microblaze_6_axi_periph/M30_ARESETN] [get_bd_pins microblaze_6_axi_periph/M31_ARESETN] [get_bd_pins microblaze_6_axi_periph/M32_ARESETN] [get_bd_pins microblaze_6_axi_periph/M33_ARESETN] [get_bd_pins microblaze_6_axi_periph/M34_ARESETN] [get_bd_pins microblaze_6_axi_periph/M35_ARESETN] [get_bd_pins microblaze_6_axi_periph/M36_ARESETN] [get_bd_pins microblaze_6_axi_periph/M37_ARESETN] [get_bd_pins microblaze_6_axi_periph/M38_ARESETN] [get_bd_pins microblaze_6_axi_periph/M39_ARESETN] [get_bd_pins microblaze_6_axi_periph/S00_ARESETN] [get_bd_pins microblaze_6_local_memory/s00_axi_aresetn_0] [get_bd_pins reset_module_enclave0/s00_axi_aresetn] [get_bd_pins reset_module_enclave1/in_reset_n] [get_bd_pins reset_module_enclave1/s00_axi_aresetn] [get_bd_pins reset_module_ethernet/s00_axi_aresetn] [get_bd_pins reset_module_serial_in/s00_axi_aresetn] [get_bd_pins reset_module_serial_out/s00_axi_aresetn] [get_bd_pins reset_module_storage/s00_axi_aresetn]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_0 [get_bd_pins In4] [get_bd_pins microblaze_6_xlconcat/In4]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl0 [get_bd_pins In5] [get_bd_pins microblaze_6_xlconcat/In5]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_0 [get_bd_pins In2] [get_bd_pins microblaze_6_xlconcat/In2]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl0 [get_bd_pins In3] [get_bd_pins microblaze_6_xlconcat/In3]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_0 [get_bd_pins In8] [get_bd_pins microblaze_6_xlconcat/In8]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl0 [get_bd_pins In9] [get_bd_pins microblaze_6_xlconcat/In9]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_0 [get_bd_pins In6] [get_bd_pins microblaze_6_xlconcat/In6]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl0 [get_bd_pins In7] [get_bd_pins microblaze_6_xlconcat/In7]
  connect_bd_net -net Octopos_reset_module_enclave1_out_reset_n [get_bd_pins proc_sys_reset_enclave1/ext_reset_in] [get_bd_pins reset_module_enclave1/out_reset_n]
  connect_bd_net -net Octopos_reset_module_serial_in_out_reset_n [get_bd_pins proc_sys_reset_serial_in/ext_reset_in] [get_bd_pins reset_module_serial_in/out_reset_n]
  connect_bd_net -net Octopos_reset_module_serial_out_out_reset_n [get_bd_pins proc_sys_reset_serial_out/ext_reset_in] [get_bd_pins reset_module_serial_out/out_reset_n]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_0 [get_bd_pins In10] [get_bd_pins microblaze_6_xlconcat/In10]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl0 [get_bd_pins In11] [get_bd_pins microblaze_6_xlconcat/In11]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_0 [get_bd_pins In12] [get_bd_pins microblaze_6_xlconcat/In12]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl0 [get_bd_pins In13] [get_bd_pins microblaze_6_xlconcat/In13]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_0 [get_bd_pins In16] [get_bd_pins microblaze_6_xlconcat/In16]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl0 [get_bd_pins In17] [get_bd_pins microblaze_6_xlconcat/In17]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_0 [get_bd_pins In14] [get_bd_pins microblaze_6_xlconcat/In14]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl0 [get_bd_pins In15] [get_bd_pins microblaze_6_xlconcat/In15]
  connect_bd_net -net Q_UNTRUSTED_Interrupt_0 [get_bd_pins Q_UNTRUSTED/Interrupt_0] [get_bd_pins microblaze_6_xlconcat/In22]
  connect_bd_net -net Q_UNTRUSTED_Interrupt_1 [get_bd_pins Interrupt_1] [get_bd_pins Q_UNTRUSTED/Interrupt_1]
  connect_bd_net -net axi_uartlite_3_interrupt [get_bd_pins axi_uartlite_3/interrupt] [get_bd_pins microblaze_6_xlconcat/In19]
  connect_bd_net -net axi_uartlite_3_tx [get_bd_pins tx_0] [get_bd_pins axi_uartlite_3/tx]
  connect_bd_net -net domain1_busy1_1 [get_bd_pins domain1_busy1] [get_bd_pins reset_module_enclave1/domain1_busy]
  connect_bd_net -net domain1_busy_1 [get_bd_pins domain1_busy] [get_bd_pins reset_module_enclave0/domain1_busy]
  connect_bd_net -net domain2_busy1_1 [get_bd_pins domain2_busy1] [get_bd_pins reset_module_serial_in/domain2_busy]
  connect_bd_net -net domain2_busy2_1 [get_bd_pins domain2_busy2] [get_bd_pins reset_module_serial_out/domain2_busy]
  connect_bd_net -net domain2_busy3_1 [get_bd_pins domain2_busy3] [get_bd_pins reset_module_enclave0/domain2_busy]
  connect_bd_net -net domain2_busy4_1 [get_bd_pins domain2_busy4] [get_bd_pins reset_module_enclave1/domain2_busy]
  connect_bd_net -net domain2_busy_1 [get_bd_pins domain2_busy] [get_bd_pins reset_module_ethernet/domain2_busy]
  connect_bd_net -net domain3_busy1_1 [get_bd_pins domain3_busy1] [get_bd_pins reset_module_enclave1/domain3_busy]
  connect_bd_net -net domain3_busy_1 [get_bd_pins domain3_busy] [get_bd_pins reset_module_enclave0/domain3_busy]
  connect_bd_net -net domain4_busy1_1 [get_bd_pins domain4_busy1] [get_bd_pins reset_module_enclave1/domain4_busy]
  connect_bd_net -net domain4_busy_1 [get_bd_pins domain4_busy] [get_bd_pins reset_module_enclave0/domain4_busy]
  connect_bd_net -net domain5_busy1_1 [get_bd_pins domain5_busy1] [get_bd_pins reset_module_enclave1/domain5_busy]
  connect_bd_net -net domain5_busy_1 [get_bd_pins domain5_busy] [get_bd_pins reset_module_enclave0/domain5_busy]
  connect_bd_net -net enclave0_ps_mailbox_Interrupt_0 [get_bd_pins In0] [get_bd_pins microblaze_6_xlconcat/In0]
  connect_bd_net -net enclave1_ps_mailbox_Interrupt_0 [get_bd_pins In1] [get_bd_pins microblaze_6_xlconcat/In1]
  connect_bd_net -net fit_timer_0_Interrupt [get_bd_pins fit_timer_0/Interrupt] [get_bd_pins microblaze_6_xlconcat/In31]
  connect_bd_net -net fit_timer_2_Interrupt [get_bd_pins fit_timer_2/Interrupt] [get_bd_pins microblaze_6_xlconcat/In18]
  connect_bd_net -net in_reset_n_1 [get_bd_pins in_reset_n] [get_bd_pins reset_module_enclave0/in_reset_n] [get_bd_pins reset_module_ethernet/in_reset_n] [get_bd_pins reset_module_serial_in/in_reset_n] [get_bd_pins reset_module_serial_out/in_reset_n] [get_bd_pins reset_module_storage/in_reset_n]
  connect_bd_net -net mailbox0_busy_n1_1 [get_bd_pins mailbox0_busy_n1] [get_bd_pins reset_module_storage/mailbox0_busy_n]
  connect_bd_net -net mailbox0_busy_n2_1 [get_bd_pins mailbox0_busy_n2] [get_bd_pins reset_module_serial_in/mailbox0_busy_n]
  connect_bd_net -net mailbox0_busy_n3_1 [get_bd_pins mailbox0_busy_n3] [get_bd_pins reset_module_serial_out/mailbox0_busy_n]
  connect_bd_net -net mailbox0_busy_n4_1 [get_bd_pins mailbox0_busy_n4] [get_bd_pins reset_module_enclave0/mailbox0_busy_n]
  connect_bd_net -net mailbox0_busy_n5_1 [get_bd_pins mailbox0_busy_n5] [get_bd_pins reset_module_enclave1/mailbox0_busy_n]
  connect_bd_net -net mailbox0_busy_n_1 [get_bd_pins mailbox0_busy_n] [get_bd_pins reset_module_ethernet/mailbox0_busy_n]
  connect_bd_net -net mailbox1_busy_n1_1 [get_bd_pins mailbox1_busy_n1] [get_bd_pins reset_module_storage/mailbox1_busy_n]
  connect_bd_net -net mailbox1_busy_n_1 [get_bd_pins mailbox1_busy_n] [get_bd_pins reset_module_ethernet/mailbox1_busy_n]
  connect_bd_net -net mailbox2_busy_n1_1 [get_bd_pins mailbox2_busy_n1] [get_bd_pins reset_module_storage/mailbox2_busy_n]
  connect_bd_net -net mailbox2_busy_n_1 [get_bd_pins mailbox2_busy_n] [get_bd_pins reset_module_ethernet/mailbox2_busy_n]
  connect_bd_net -net mailbox3_busy_n1_1 [get_bd_pins mailbox3_busy_n1] [get_bd_pins reset_module_storage/mailbox3_busy_n]
  connect_bd_net -net mailbox3_busy_n_1 [get_bd_pins mailbox3_busy_n] [get_bd_pins reset_module_ethernet/mailbox3_busy_n]
  connect_bd_net -net mailbox_0_Interrupt_0 [get_bd_pins Q_OSU/Interrupt_0] [get_bd_pins microblaze_6_xlconcat/In20]
  connect_bd_net -net mailbox_0_Interrupt_1 [get_bd_pins Interrupt_2] [get_bd_pins Q_OSU/Interrupt_1]
  connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mb_debug_sys_rst] [get_bd_pins proc_sys_reset_enclave0/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_enclave1/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_ethernet/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_serial_in/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_serial_out/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_storage/mb_debug_sys_rst]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins LMB_Clk] [get_bd_pins Q_OSU/S0_AXI_ACLK] [get_bd_pins Q_OSU/S1_AXI_ACLK] [get_bd_pins Q_UNTRUSTED/S0_AXI_ACLK] [get_bd_pins Q_UNTRUSTED/S1_AXI_ACLK] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_uartlite_3/s_axi_aclk] [get_bd_pins fit_timer_0/Clk] [get_bd_pins fit_timer_2/Clk] [get_bd_pins microblaze_6/Clk] [get_bd_pins microblaze_6_axi_intc/processor_clk] [get_bd_pins microblaze_6_axi_intc/s_axi_aclk] [get_bd_pins microblaze_6_axi_periph/ACLK] [get_bd_pins microblaze_6_axi_periph/M00_ACLK] [get_bd_pins microblaze_6_axi_periph/M01_ACLK] [get_bd_pins microblaze_6_axi_periph/M02_ACLK] [get_bd_pins microblaze_6_axi_periph/M03_ACLK] [get_bd_pins microblaze_6_axi_periph/M04_ACLK] [get_bd_pins microblaze_6_axi_periph/M05_ACLK] [get_bd_pins microblaze_6_axi_periph/M06_ACLK] [get_bd_pins microblaze_6_axi_periph/M07_ACLK] [get_bd_pins microblaze_6_axi_periph/M08_ACLK] [get_bd_pins microblaze_6_axi_periph/M09_ACLK] [get_bd_pins microblaze_6_axi_periph/M10_ACLK] [get_bd_pins microblaze_6_axi_periph/M11_ACLK] [get_bd_pins microblaze_6_axi_periph/M12_ACLK] [get_bd_pins microblaze_6_axi_periph/M13_ACLK] [get_bd_pins microblaze_6_axi_periph/M14_ACLK] [get_bd_pins microblaze_6_axi_periph/M15_ACLK] [get_bd_pins microblaze_6_axi_periph/M16_ACLK] [get_bd_pins microblaze_6_axi_periph/M17_ACLK] [get_bd_pins microblaze_6_axi_periph/M18_ACLK] [get_bd_pins microblaze_6_axi_periph/M19_ACLK] [get_bd_pins microblaze_6_axi_periph/M20_ACLK] [get_bd_pins microblaze_6_axi_periph/M21_ACLK] [get_bd_pins microblaze_6_axi_periph/M22_ACLK] [get_bd_pins microblaze_6_axi_periph/M23_ACLK] [get_bd_pins microblaze_6_axi_periph/M24_ACLK] [get_bd_pins microblaze_6_axi_periph/M25_ACLK] [get_bd_pins microblaze_6_axi_periph/M26_ACLK] [get_bd_pins microblaze_6_axi_periph/M27_ACLK] [get_bd_pins microblaze_6_axi_periph/M28_ACLK] [get_bd_pins microblaze_6_axi_periph/M29_ACLK] [get_bd_pins microblaze_6_axi_periph/M30_ACLK] [get_bd_pins microblaze_6_axi_periph/M31_ACLK] [get_bd_pins microblaze_6_axi_periph/M32_ACLK] [get_bd_pins microblaze_6_axi_periph/M33_ACLK] [get_bd_pins microblaze_6_axi_periph/M34_ACLK] [get_bd_pins microblaze_6_axi_periph/M35_ACLK] [get_bd_pins microblaze_6_axi_periph/M36_ACLK] [get_bd_pins microblaze_6_axi_periph/M37_ACLK] [get_bd_pins microblaze_6_axi_periph/M38_ACLK] [get_bd_pins microblaze_6_axi_periph/M39_ACLK] [get_bd_pins microblaze_6_axi_periph/S00_ACLK] [get_bd_pins microblaze_6_local_memory/LMB_Clk] [get_bd_pins microblaze_6_local_memory/s00_axi_aclk_0] [get_bd_pins proc_sys_reset_enclave0/slowest_sync_clk] [get_bd_pins proc_sys_reset_enclave1/slowest_sync_clk] [get_bd_pins proc_sys_reset_ethernet/slowest_sync_clk] [get_bd_pins proc_sys_reset_serial_in/slowest_sync_clk] [get_bd_pins proc_sys_reset_serial_out/slowest_sync_clk] [get_bd_pins proc_sys_reset_storage/slowest_sync_clk] [get_bd_pins reset_module_enclave0/s00_axi_aclk] [get_bd_pins reset_module_enclave0/system_sync_clk] [get_bd_pins reset_module_enclave1/s00_axi_aclk] [get_bd_pins reset_module_enclave1/system_sync_clk] [get_bd_pins reset_module_ethernet/s00_axi_aclk] [get_bd_pins reset_module_ethernet/system_sync_clk] [get_bd_pins reset_module_serial_in/s00_axi_aclk] [get_bd_pins reset_module_serial_in/system_sync_clk] [get_bd_pins reset_module_serial_out/s00_axi_aclk] [get_bd_pins reset_module_serial_out/system_sync_clk] [get_bd_pins reset_module_storage/s00_axi_aclk] [get_bd_pins reset_module_storage/system_sync_clk]
  connect_bd_net -net microblaze_6_intr [get_bd_pins microblaze_6_axi_intc/intr] [get_bd_pins microblaze_6_xlconcat/dout]
  connect_bd_net -net microblaze_6_local_memory_locked_out [get_bd_pins locked_out] [get_bd_pins microblaze_6_local_memory/locked_out]
  connect_bd_net -net microblaze_6_local_memory_locked_out1 [get_bd_pins locked_out1] [get_bd_pins microblaze_6_local_memory/locked_out1]
  connect_bd_net -net proc_sys_reset_enclave0_bus_struct_reset [get_bd_pins bus_struct_reset4] [get_bd_pins proc_sys_reset_enclave0/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_enclave0_mb_reset [get_bd_pins mb_reset4] [get_bd_pins proc_sys_reset_enclave0/mb_reset]
  connect_bd_net -net proc_sys_reset_enclave0_peripheral_aresetn [get_bd_pins peripheral_aresetn4] [get_bd_pins proc_sys_reset_enclave0/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_enclave0_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins proc_sys_reset_enclave0/peripheral_reset]
  connect_bd_net -net proc_sys_reset_enclave1_bus_struct_reset [get_bd_pins bus_struct_reset5] [get_bd_pins proc_sys_reset_enclave1/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_enclave1_mb_reset [get_bd_pins mb_reset5] [get_bd_pins proc_sys_reset_enclave1/mb_reset]
  connect_bd_net -net proc_sys_reset_enclave1_peripheral_aresetn [get_bd_pins peripheral_aresetn5] [get_bd_pins proc_sys_reset_enclave1/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_enclave1_peripheral_reset [get_bd_pins peripheral_reset1] [get_bd_pins proc_sys_reset_enclave1/peripheral_reset]
  connect_bd_net -net proc_sys_reset_ethernet_bus_struct_reset [get_bd_pins bus_struct_reset] [get_bd_pins proc_sys_reset_ethernet/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_ethernet_mb_reset [get_bd_pins mb_reset] [get_bd_pins proc_sys_reset_ethernet/mb_reset]
  connect_bd_net -net proc_sys_reset_ethernet_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins proc_sys_reset_ethernet/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_serial_in_bus_struct_reset [get_bd_pins bus_struct_reset2] [get_bd_pins proc_sys_reset_serial_in/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_serial_in_mb_reset [get_bd_pins mb_reset2] [get_bd_pins proc_sys_reset_serial_in/mb_reset]
  connect_bd_net -net proc_sys_reset_serial_in_peripheral_aresetn [get_bd_pins peripheral_aresetn2] [get_bd_pins proc_sys_reset_serial_in/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_serial_out_bus_struct_reset [get_bd_pins bus_struct_reset3] [get_bd_pins proc_sys_reset_serial_out/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_serial_out_mb_reset [get_bd_pins mb_reset3] [get_bd_pins proc_sys_reset_serial_out/mb_reset]
  connect_bd_net -net proc_sys_reset_serial_out_peripheral_aresetn [get_bd_pins peripheral_aresetn3] [get_bd_pins proc_sys_reset_serial_out/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_storage_bus_struct_reset [get_bd_pins bus_struct_reset1] [get_bd_pins proc_sys_reset_storage/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_storage_mb_reset [get_bd_pins mb_reset1] [get_bd_pins proc_sys_reset_storage/mb_reset]
  connect_bd_net -net proc_sys_reset_storage_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins proc_sys_reset_storage/peripheral_aresetn]
  connect_bd_net -net reset_module_enclave0_out_reset_n [get_bd_pins proc_sys_reset_enclave0/ext_reset_in] [get_bd_pins reset_module_enclave0/out_reset_n]
  connect_bd_net -net reset_module_ethernet_out_reset_n [get_bd_pins proc_sys_reset_ethernet/ext_reset_in] [get_bd_pins reset_module_ethernet/out_reset_n]
  connect_bd_net -net reset_module_storage_out_reset_n [get_bd_pins proc_sys_reset_storage/ext_reset_in] [get_bd_pins reset_module_storage/out_reset_n]
  connect_bd_net -net rst_ps8_0_99M_bus_struct_reset [get_bd_pins SYS_Rst] [get_bd_pins microblaze_6_local_memory/SYS_Rst]
  connect_bd_net -net rst_ps8_0_99M_mb_reset [get_bd_pins processor_rst] [get_bd_pins microblaze_6/Reset] [get_bd_pins microblaze_6_axi_intc/processor_rst]
  connect_bd_net -net rst_ps8_0_99M_peripheral_reset [get_bd_pins Rst] [get_bd_pins fit_timer_0/Rst] [get_bd_pins fit_timer_2/Rst]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins reset_module_ethernet/domain0_busy] [get_bd_pins reset_module_ethernet/domain1_busy] [get_bd_pins reset_module_ethernet/domain3_busy] [get_bd_pins reset_module_ethernet/domain4_busy] [get_bd_pins reset_module_ethernet/domain5_busy] [get_bd_pins reset_module_ethernet/domain6_busy] [get_bd_pins reset_module_ethernet/domain7_busy] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins reset_module_storage/domain0_busy] [get_bd_pins reset_module_storage/domain1_busy] [get_bd_pins reset_module_storage/domain2_busy] [get_bd_pins reset_module_storage/domain3_busy] [get_bd_pins reset_module_storage/domain4_busy] [get_bd_pins reset_module_storage/domain5_busy] [get_bd_pins reset_module_storage/domain6_busy] [get_bd_pins reset_module_storage/domain7_busy] [get_bd_pins xlconstant_1/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins reset_module_serial_in/mailbox1_busy_n] [get_bd_pins reset_module_serial_in/mailbox2_busy_n] [get_bd_pins reset_module_serial_in/mailbox3_busy_n] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_3_dout [get_bd_pins reset_module_serial_in/domain0_busy] [get_bd_pins reset_module_serial_in/domain1_busy] [get_bd_pins reset_module_serial_in/domain3_busy] [get_bd_pins reset_module_serial_in/domain4_busy] [get_bd_pins reset_module_serial_in/domain5_busy] [get_bd_pins reset_module_serial_in/domain6_busy] [get_bd_pins reset_module_serial_in/domain7_busy] [get_bd_pins xlconstant_3/dout]
  connect_bd_net -net xlconstant_4_dout [get_bd_pins reset_module_serial_out/mailbox1_busy_n] [get_bd_pins reset_module_serial_out/mailbox2_busy_n] [get_bd_pins reset_module_serial_out/mailbox3_busy_n] [get_bd_pins xlconstant_4/dout]
  connect_bd_net -net xlconstant_5_dout [get_bd_pins reset_module_serial_out/domain0_busy] [get_bd_pins reset_module_serial_out/domain1_busy] [get_bd_pins reset_module_serial_out/domain3_busy] [get_bd_pins reset_module_serial_out/domain4_busy] [get_bd_pins reset_module_serial_out/domain5_busy] [get_bd_pins reset_module_serial_out/domain6_busy] [get_bd_pins reset_module_serial_out/domain7_busy] [get_bd_pins xlconstant_5/dout]
  connect_bd_net -net xlconstant_6_dout [get_bd_pins reset_module_enclave0/mailbox1_busy_n] [get_bd_pins reset_module_enclave0/mailbox2_busy_n] [get_bd_pins reset_module_enclave0/mailbox3_busy_n] [get_bd_pins xlconstant_6/dout]
  connect_bd_net -net xlconstant_7_dout [get_bd_pins reset_module_enclave0/domain0_busy] [get_bd_pins reset_module_enclave0/domain6_busy] [get_bd_pins reset_module_enclave0/domain7_busy] [get_bd_pins xlconstant_7/dout]
  connect_bd_net -net xlconstant_8_dout [get_bd_pins reset_module_enclave1/mailbox1_busy_n] [get_bd_pins reset_module_enclave1/mailbox2_busy_n] [get_bd_pins reset_module_enclave1/mailbox3_busy_n] [get_bd_pins xlconstant_8/dout]
  connect_bd_net -net xlconstant_9_dout [get_bd_pins reset_module_enclave1/domain0_busy] [get_bd_pins reset_module_enclave1/domain6_busy] [get_bd_pins reset_module_enclave1/domain7_busy] [get_bd_pins xlconstant_9/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ipi_channel7 [get_bd_pins In21] [get_bd_pins microblaze_6_xlconcat/In21]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /OS_subsys] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.790959",
   "Default View_TopLeft":"-627,925",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DEBUG -pg 1 -lvl 0 -x -270 -y 1250 -defaultsOSRD
preplace port M01_AXI -pg 1 -lvl 12 -x 6700 -y 1620 -defaultsOSRD
preplace port M02_AXI -pg 1 -lvl 12 -x 6700 -y 1640 -defaultsOSRD
preplace port M03_AXI -pg 1 -lvl 12 -x 6700 -y 1660 -defaultsOSRD
preplace port M04_AXI -pg 1 -lvl 12 -x 6700 -y 1680 -defaultsOSRD
preplace port M05_AXI -pg 1 -lvl 12 -x 6700 -y 1700 -defaultsOSRD
preplace port M06_AXI -pg 1 -lvl 12 -x 6700 -y 1720 -defaultsOSRD
preplace port M07_AXI -pg 1 -lvl 12 -x 6700 -y 1740 -defaultsOSRD
preplace port M08_AXI -pg 1 -lvl 12 -x 6700 -y 1760 -defaultsOSRD
preplace port M09_AXI -pg 1 -lvl 12 -x 6700 -y 1780 -defaultsOSRD
preplace port M10_AXI -pg 1 -lvl 12 -x 6700 -y 1800 -defaultsOSRD
preplace port M11_AXI -pg 1 -lvl 12 -x 6700 -y 1820 -defaultsOSRD
preplace port M12_AXI -pg 1 -lvl 12 -x 6700 -y 1840 -defaultsOSRD
preplace port M13_AXI -pg 1 -lvl 12 -x 6700 -y 1860 -defaultsOSRD
preplace port M14_AXI -pg 1 -lvl 12 -x 6700 -y 1880 -defaultsOSRD
preplace port M15_AXI -pg 1 -lvl 12 -x 6700 -y 1900 -defaultsOSRD
preplace port M16_AXI -pg 1 -lvl 12 -x 6700 -y 1920 -defaultsOSRD
preplace port M17_AXI -pg 1 -lvl 12 -x 6700 -y 1940 -defaultsOSRD
preplace port M18_AXI -pg 1 -lvl 12 -x 6700 -y 1960 -defaultsOSRD
preplace port M24_AXI -pg 1 -lvl 12 -x 6700 -y 2080 -defaultsOSRD
preplace port M25_AXI -pg 1 -lvl 12 -x 6700 -y 2100 -defaultsOSRD
preplace port M26_AXI -pg 1 -lvl 12 -x 6700 -y 2120 -defaultsOSRD
preplace port M27_AXI -pg 1 -lvl 12 -x 6700 -y 2140 -defaultsOSRD
preplace port M28_AXI -pg 1 -lvl 12 -x 6700 -y 2160 -defaultsOSRD
preplace port M29_AXI -pg 1 -lvl 12 -x 6700 -y 2180 -defaultsOSRD
preplace port M30_AXI -pg 1 -lvl 12 -x 6700 -y 2200 -defaultsOSRD
preplace port M31_AXI -pg 1 -lvl 12 -x 6700 -y 2220 -defaultsOSRD
preplace port S1_AXI -pg 1 -lvl 0 -x -270 -y 760 -defaultsOSRD
preplace port S1_AXI1 -pg 1 -lvl 0 -x -270 -y 990 -defaultsOSRD
preplace port M39_AXI -pg 1 -lvl 12 -x 6700 -y 340 -defaultsOSRD
preplace port Interrupt_1 -pg 1 -lvl 12 -x 6700 -y 1010 -defaultsOSRD
preplace port Interrupt_2 -pg 1 -lvl 12 -x 6700 -y 1030 -defaultsOSRD
preplace port LMB_Clk -pg 1 -lvl 0 -x -270 -y 680 -defaultsOSRD
preplace port Rst -pg 1 -lvl 0 -x -270 -y 700 -defaultsOSRD
preplace port S0_AXI_ARESETN -pg 1 -lvl 0 -x -270 -y 1030 -defaultsOSRD
preplace port SYS_Rst -pg 1 -lvl 0 -x -270 -y 1010 -defaultsOSRD
preplace port locked_out -pg 1 -lvl 12 -x 6700 -y 1230 -defaultsOSRD
preplace port locked_out1 -pg 1 -lvl 12 -x 6700 -y 1250 -defaultsOSRD
preplace port processor_rst -pg 1 -lvl 0 -x -270 -y 1180 -defaultsOSRD
preplace port tx_0 -pg 1 -lvl 12 -x 6700 -y 2460 -defaultsOSRD
preplace port in_reset_n -pg 1 -lvl 0 -x -270 -y 800 -defaultsOSRD
preplace port mb_debug_sys_rst -pg 1 -lvl 0 -x -270 -y 910 -defaultsOSRD
preplace port mb_reset -pg 1 -lvl 12 -x 6700 -y 740 -defaultsOSRD
preplace port mailbox0_busy_n -pg 1 -lvl 0 -x -270 -y 650 -defaultsOSRD
preplace port mailbox1_busy_n -pg 1 -lvl 0 -x -270 -y 890 -defaultsOSRD
preplace port mailbox2_busy_n -pg 1 -lvl 0 -x -270 -y 720 -defaultsOSRD
preplace port mailbox3_busy_n -pg 1 -lvl 0 -x -270 -y 740 -defaultsOSRD
preplace port domain2_busy -pg 1 -lvl 0 -x -270 -y 820 -defaultsOSRD
preplace port mb_reset1 -pg 1 -lvl 12 -x 6700 -y 1280 -defaultsOSRD
preplace port mailbox0_busy_n1 -pg 1 -lvl 0 -x -270 -y 840 -defaultsOSRD
preplace port mailbox1_busy_n1 -pg 1 -lvl 0 -x -270 -y 860 -defaultsOSRD
preplace port mailbox2_busy_n1 -pg 1 -lvl 0 -x -270 -y 930 -defaultsOSRD
preplace port mailbox3_busy_n1 -pg 1 -lvl 0 -x -270 -y 950 -defaultsOSRD
preplace port mb_reset2 -pg 1 -lvl 12 -x 6700 -y 1500 -defaultsOSRD
preplace port mailbox0_busy_n2 -pg 1 -lvl 0 -x -270 -y 970 -defaultsOSRD
preplace port domain2_busy1 -pg 1 -lvl 0 -x -270 -y 1050 -defaultsOSRD
preplace port mb_reset3 -pg 1 -lvl 12 -x 6700 -y 1600 -defaultsOSRD
preplace port mailbox0_busy_n3 -pg 1 -lvl 0 -x -270 -y 1070 -defaultsOSRD
preplace port domain2_busy2 -pg 1 -lvl 0 -x -270 -y 1090 -defaultsOSRD
preplace port mb_reset4 -pg 1 -lvl 12 -x 6700 -y 2350 -defaultsOSRD
preplace port mailbox0_busy_n4 -pg 1 -lvl 0 -x -270 -y 1110 -defaultsOSRD
preplace port domain1_busy -pg 1 -lvl 0 -x -270 -y -20 -defaultsOSRD
preplace port domain4_busy -pg 1 -lvl 0 -x -270 -y 1130 -defaultsOSRD
preplace port domain5_busy -pg 1 -lvl 0 -x -270 -y 0 -defaultsOSRD
preplace port domain1_busy1 -pg 1 -lvl 0 -x -270 -y 2820 -defaultsOSRD
preplace port mb_reset5 -pg 1 -lvl 12 -x 6700 -y 2660 -defaultsOSRD
preplace port domain4_busy1 -pg 1 -lvl 0 -x -270 -y 2890 -defaultsOSRD
preplace port domain5_busy1 -pg 1 -lvl 0 -x -270 -y 2910 -defaultsOSRD
preplace port mailbox0_busy_n5 -pg 1 -lvl 0 -x -270 -y 2930 -defaultsOSRD
preplace portBus In0 -pg 1 -lvl 0 -x -270 -y 50 -defaultsOSRD
preplace portBus In1 -pg 1 -lvl 0 -x -270 -y 70 -defaultsOSRD
preplace portBus In2 -pg 1 -lvl 0 -x -270 -y 90 -defaultsOSRD
preplace portBus In3 -pg 1 -lvl 0 -x -270 -y 110 -defaultsOSRD
preplace portBus In4 -pg 1 -lvl 0 -x -270 -y 130 -defaultsOSRD
preplace portBus In5 -pg 1 -lvl 0 -x -270 -y 150 -defaultsOSRD
preplace portBus In6 -pg 1 -lvl 0 -x -270 -y 170 -defaultsOSRD
preplace portBus In7 -pg 1 -lvl 0 -x -270 -y 190 -defaultsOSRD
preplace portBus In8 -pg 1 -lvl 0 -x -270 -y 210 -defaultsOSRD
preplace portBus In9 -pg 1 -lvl 0 -x -270 -y 230 -defaultsOSRD
preplace portBus In10 -pg 1 -lvl 0 -x -270 -y 250 -defaultsOSRD
preplace portBus In11 -pg 1 -lvl 0 -x -270 -y 270 -defaultsOSRD
preplace portBus In12 -pg 1 -lvl 0 -x -270 -y 290 -defaultsOSRD
preplace portBus In13 -pg 1 -lvl 0 -x -270 -y 310 -defaultsOSRD
preplace portBus In14 -pg 1 -lvl 0 -x -270 -y 330 -defaultsOSRD
preplace portBus In15 -pg 1 -lvl 0 -x -270 -y 350 -defaultsOSRD
preplace portBus In16 -pg 1 -lvl 0 -x -270 -y 370 -defaultsOSRD
preplace portBus In17 -pg 1 -lvl 0 -x -270 -y 390 -defaultsOSRD
preplace portBus In21 -pg 1 -lvl 0 -x -270 -y 470 -defaultsOSRD
preplace portBus In23 -pg 1 -lvl 0 -x -270 -y 510 -defaultsOSRD
preplace portBus In24 -pg 1 -lvl 0 -x -270 -y 530 -defaultsOSRD
preplace portBus In25 -pg 1 -lvl 0 -x -270 -y 550 -defaultsOSRD
preplace portBus In26 -pg 1 -lvl 0 -x -270 -y 570 -defaultsOSRD
preplace portBus In27 -pg 1 -lvl 0 -x -270 -y 590 -defaultsOSRD
preplace portBus In28 -pg 1 -lvl 0 -x -270 -y 610 -defaultsOSRD
preplace portBus In29 -pg 1 -lvl 0 -x -270 -y 630 -defaultsOSRD
preplace portBus In30 -pg 1 -lvl 0 -x -270 -y 780 -defaultsOSRD
preplace portBus bus_struct_reset -pg 1 -lvl 12 -x 6700 -y 760 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 12 -x 6700 -y 820 -defaultsOSRD
preplace portBus bus_struct_reset1 -pg 1 -lvl 12 -x 6700 -y 1300 -defaultsOSRD
preplace portBus peripheral_aresetn1 -pg 1 -lvl 12 -x 6700 -y 1360 -defaultsOSRD
preplace portBus bus_struct_reset2 -pg 1 -lvl 12 -x 6700 -y 1520 -defaultsOSRD
preplace portBus peripheral_aresetn2 -pg 1 -lvl 12 -x 6700 -y 1580 -defaultsOSRD
preplace portBus bus_struct_reset3 -pg 1 -lvl 12 -x 6700 -y 1980 -defaultsOSRD
preplace portBus peripheral_aresetn3 -pg 1 -lvl 12 -x 6700 -y 2030 -defaultsOSRD
preplace portBus bus_struct_reset4 -pg 1 -lvl 12 -x 6700 -y 2370 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 12 -x 6700 -y 2390 -defaultsOSRD
preplace portBus peripheral_aresetn4 -pg 1 -lvl 12 -x 6700 -y 2430 -defaultsOSRD
preplace portBus domain2_busy3 -pg 1 -lvl 0 -x -270 -y -40 -defaultsOSRD
preplace portBus domain3_busy -pg 1 -lvl 0 -x -270 -y -60 -defaultsOSRD
preplace portBus bus_struct_reset5 -pg 1 -lvl 12 -x 6700 -y 2680 -defaultsOSRD
preplace portBus peripheral_reset1 -pg 1 -lvl 12 -x 6700 -y 2700 -defaultsOSRD
preplace portBus peripheral_aresetn5 -pg 1 -lvl 12 -x 6700 -y 2740 -defaultsOSRD
preplace portBus domain2_busy4 -pg 1 -lvl 0 -x -270 -y 2850 -defaultsOSRD
preplace portBus domain3_busy1 -pg 1 -lvl 0 -x -270 -y 2870 -defaultsOSRD
preplace inst Q_OSU -pg 1 -lvl 6 -x 2990 -y 1020 -defaultsOSRD
preplace inst Q_UNTRUSTED -pg 1 -lvl 6 -x 2990 -y 790 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2990 -y 2300 -defaultsOSRD
preplace inst axi_uartlite_3 -pg 1 -lvl 6 -x 2990 -y 2460 -defaultsOSRD
preplace inst fit_timer_2 -pg 1 -lvl 1 -x 120 -y 690 -defaultsOSRD
preplace inst microblaze_6 -pg 1 -lvl 4 -x 1650 -y 1160 -defaultsOSRD
preplace inst microblaze_6_axi_intc -pg 1 -lvl 3 -x 1210 -y 1130 -defaultsOSRD
preplace inst microblaze_6_axi_periph -pg 1 -lvl 5 -x 2080 -y 1930 -defaultsOSRD
preplace inst microblaze_6_local_memory -pg 1 -lvl 6 -x 2990 -y 1240 -defaultsOSRD
preplace inst microblaze_6_xlconcat -pg 1 -lvl 2 -x 600 -y 350 -defaultsOSRD
preplace inst proc_sys_reset_ethernet -pg 1 -lvl 11 -x 6110 -y 770 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 3710 -y 600 -defaultsOSRD
preplace inst proc_sys_reset_storage -pg 1 -lvl 11 -x 6110 -y 1320 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 4010 -y 1300 -defaultsOSRD
preplace inst proc_sys_reset_serial_in -pg 1 -lvl 11 -x 6110 -y 1510 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 9 -x 4430 -y 1210 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 9 -x 4430 -y 1730 -defaultsOSRD
preplace inst proc_sys_reset_serial_out -pg 1 -lvl 11 -x 6110 -y 1690 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 9 -x 4430 -y 1970 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 9 -x 4430 -y 2080 -defaultsOSRD
preplace inst proc_sys_reset_enclave0 -pg 1 -lvl 11 -x 6110 -y 2390 -defaultsOSRD
preplace inst proc_sys_reset_enclave1 -pg 1 -lvl 11 -x 6110 -y 2700 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 9 -x 4430 -y 2330 -defaultsOSRD
preplace inst xlconstant_7 -pg 1 -lvl 9 -x 4430 -y 2430 -defaultsOSRD
preplace inst xlconstant_8 -pg 1 -lvl 9 -x 4430 -y 2610 -defaultsOSRD
preplace inst xlconstant_9 -pg 1 -lvl 9 -x 4430 -y 2710 -defaultsOSRD
preplace inst reset_module_ethernet -pg 1 -lvl 10 -x 5510 -y 580 -defaultsOSRD
preplace inst reset_module_storage -pg 1 -lvl 10 -x 5510 -y 1050 -defaultsOSRD
preplace inst reset_module_serial_in -pg 1 -lvl 10 -x 5510 -y 1470 -defaultsOSRD
preplace inst reset_module_serial_out -pg 1 -lvl 10 -x 5510 -y 1890 -defaultsOSRD
preplace inst reset_module_enclave0 -pg 1 -lvl 10 -x 5510 -y 2310 -defaultsOSRD
preplace inst reset_module_enclave1 -pg 1 -lvl 10 -x 5510 -y 2730 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 2 -x 600 -y 1290 -defaultsOSRD
preplace netloc In23_0_1 1 0 2 -240J 500 NJ
preplace netloc In24_0_1 1 0 2 -240J 520 NJ
preplace netloc In25_1 1 0 2 -250J 540 NJ
preplace netloc In26_1 1 0 2 -240J 550 290J
preplace netloc In27_1 1 0 2 -250J 580 NJ
preplace netloc In28_1 1 0 2 -220J 590 270J
preplace netloc In29_1 1 0 2 -200J 600 250J
preplace netloc In30_1 1 0 2 -190J 610 230J
preplace netloc M31_ARESETN_1 1 0 10 NJ 1030 NJ 1030 840 1010 NJ 1010 1930 2830 2740 630 3210 690 N 690 N 690 4930
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_0 1 0 2 -240J 120 NJ
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl0 1 0 2 -240J 140 NJ
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_0 1 0 2 -240J 80 NJ
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_ctrl0 1 0 2 -240J 100 NJ
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_0 1 0 2 NJ 210 300J
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_ctrl0 1 0 2 -240J 220 NJ
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_0 1 0 2 -240J 160 NJ
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl0 1 0 2 -240J 180 NJ
preplace netloc Q_STORAGE_DATA_IN_Interrupt_0 1 0 2 -240J 240 NJ
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl0 1 0 2 -240J 260 NJ
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_0 1 0 2 NJ 290 300J
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl0 1 0 2 -240J 300 NJ
preplace netloc Q_STORAGE_IN_2_Interrupt_0 1 0 2 -240J 360 NJ
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl0 1 0 2 -240J 380 NJ
preplace netloc Q_STORAGE_OUT_2_Interrupt_0 1 0 2 -240J 320 NJ
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl0 1 0 2 NJ 350 300J
preplace netloc Q_UNTRUSTED_Interrupt_0 1 1 6 310 720 720J 710 NJ 710 NJ 710 2410J 580 3130
preplace netloc Q_UNTRUSTED_Interrupt_1 1 6 6 NJ 800 N 800 N 800 4770 810 5690 1010 N
preplace netloc axi_uartlite_3_interrupt 1 1 6 300 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 3130
preplace netloc axi_uartlite_3_tx 1 6 6 3280J 350 N 350 N 350 4700 260 N 260 6310
preplace netloc enclave0_ps_mailbox_Interrupt_0 1 0 2 -240J 40 NJ
preplace netloc enclave1_ps_mailbox_Interrupt_0 1 0 2 -240J 60 NJ
preplace netloc fit_timer_2_Interrupt 1 1 1 280 400n
preplace netloc mailbox_0_Interrupt_0 1 1 6 310 -20 NJ -20 NJ -20 NJ -20 2250J 170 3140
preplace netloc mailbox_0_Interrupt_1 1 6 6 3310J 900 N 900 N 900 4890 820 5680 1030 N
preplace netloc microblaze_6_Clk 1 0 11 -230 1170 240J 1170 830 1020 1340 1070 1910 2850 2770 650 3200 700 N 700 N 700 4910 830 5660
preplace netloc microblaze_6_intr 1 2 1 780 350n
preplace netloc microblaze_6_local_memory_locked_out 1 6 6 3230J 240 N 240 N 240 4590 150 N 150 6660
preplace netloc microblaze_6_local_memory_locked_out1 1 6 6 3260J 450 N 450 N 450 4880 360 N 360 6520
preplace netloc rst_ps8_0_99M_bus_struct_reset 1 0 6 -250J 2880 NJ 2880 NJ 2880 NJ 2880 NJ 2880 2800J
preplace netloc rst_ps8_0_99M_mb_reset 1 0 4 NJ 1180 NJ 1180 820 1000 1350J
preplace netloc rst_ps8_0_99M_peripheral_reset 1 0 2 -180J 620 220
preplace netloc zynq_ultra_ps_e_0_ps_pl_irq_ipi_channel7 1 0 2 -240J 460 NJ
preplace netloc in_reset_n_1 1 0 10 NJ 800 NJ 800 750J 680 NJ 680 NJ 680 2320J 530 3240J 500 N 500 N 500 4880
preplace netloc reset_module_ethernet_out_reset_n 1 10 1 5690 580n
preplace netloc mdm_1_debug_sys_rst 1 0 11 -170J 790 NJ 790 840J 750 NJ 750 NJ 750 2550J 620 3180J 750 NJ 750 NJ 750 4810J 800 5670
preplace netloc proc_sys_reset_ethernet_mb_reset 1 11 1 6570 730n
preplace netloc proc_sys_reset_ethernet_bus_struct_reset 1 11 1 6540 750n
preplace netloc proc_sys_reset_ethernet_peripheral_aresetn 1 11 1 6500 810n
preplace netloc mailbox0_busy_n_1 1 0 10 -230J 560 260J 730 710J 690 NJ 690 NJ 690 2340J 540 3250J 510 N 510 N 510 4900
preplace netloc mailbox1_busy_n_1 1 0 10 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 2490J 560 3300J 530 N 530 N 530 4900
preplace netloc mailbox2_busy_n_1 1 0 10 -210J 570 240J 740 730J 700 NJ 700 NJ 700 2380J 570 3310J 540 N 540 N 540 4890
preplace netloc mailbox3_busy_n_1 1 0 10 -250J 770 NJ 770 770J 730 NJ 730 NJ 730 2480J 600 3270J 670 3790 580 N 580 N
preplace netloc domain2_busy_1 1 0 10 NJ 820 NJ 820 820J 720 NJ 720 NJ 720 2450J 590 3310J 660 3800 640 N 640 N
preplace netloc xlconstant_0_dout 1 7 3 N 600 N 600 4920
preplace netloc reset_module_storage_out_reset_n 1 10 1 5650 1050n
preplace netloc proc_sys_reset_storage_bus_struct_reset 1 11 1 N 1300
preplace netloc proc_sys_reset_storage_mb_reset 1 11 1 N 1280
preplace netloc proc_sys_reset_storage_peripheral_aresetn 1 11 1 N 1360
preplace netloc mailbox0_busy_n1_1 1 0 10 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 2440J 550 3290J 520 NJ 520 N 520 4870
preplace netloc mailbox1_busy_n1_1 1 0 10 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 2610J 660 3160J 730 NJ 730 N 730 4790
preplace netloc mailbox2_busy_n1_1 1 0 10 NJ 930 NJ 930 800J 950 NJ 950 NJ 950 2660J 900 3170J 920 NJ 920 N 920 4740
preplace netloc mailbox3_busy_n1_1 1 0 10 -180J 780 NJ 780 810J 740 NJ 740 NJ 740 2520J 610 3220J 710 NJ 710 N 710 4800
preplace netloc xlconstant_1_dout 1 8 2 4100 1150 4940
preplace netloc Octopos_reset_module_serial_in_out_reset_n 1 10 1 5650 1470n
preplace netloc proc_sys_reset_serial_in_bus_struct_reset 1 11 1 6420 1490n
preplace netloc proc_sys_reset_serial_in_mb_reset 1 11 1 6450 1470n
preplace netloc proc_sys_reset_serial_in_peripheral_aresetn 1 11 1 6390 1550n
preplace netloc mailbox0_busy_n2_1 1 0 10 -210J 960 NJ 960 NJ 960 NJ 960 NJ 960 2620J 640 3170J 740 NJ 740 NJ 740 4650
preplace netloc domain2_busy1_1 1 0 10 NJ 1050 NJ 1050 740J 650 NJ 650 NJ 650 2260J 500 3160J 470 NJ 470 NJ 470 4860
preplace netloc xlconstant_2_dout 1 9 1 4510 1210n
preplace netloc xlconstant_3_dout 1 9 1 4510 1490n
preplace netloc Octopos_reset_module_serial_out_out_reset_n 1 10 1 5650 1670n
preplace netloc proc_sys_reset_serial_out_mb_reset 1 11 1 6500 1600n
preplace netloc proc_sys_reset_serial_out_bus_struct_reset 1 11 1 6300 1670n
preplace netloc proc_sys_reset_serial_out_peripheral_aresetn 1 11 1 6290 1730n
preplace netloc mailbox0_busy_n3_1 1 0 10 -190J 970 NJ 970 NJ 970 NJ 970 NJ 970 2650J 670 3190J 680 NJ 680 NJ 680 4680J
preplace netloc domain2_busy2_1 1 0 10 NJ 1090 NJ 1090 760J 660 NJ 660 NJ 660 2280J 510 3190J 480 NJ 480 NJ 480 4780J
preplace netloc xlconstant_4_dout 1 9 1 4890 1850n
preplace netloc xlconstant_5_dout 1 9 1 4920 1910n
preplace netloc reset_module_enclave0_out_reset_n 1 10 1 5650 2310n
preplace netloc proc_sys_reset_enclave0_mb_reset 1 11 1 N 2350
preplace netloc proc_sys_reset_enclave0_bus_struct_reset 1 11 1 N 2370
preplace netloc proc_sys_reset_enclave0_peripheral_reset 1 11 1 N 2390
preplace netloc proc_sys_reset_enclave0_peripheral_aresetn 1 11 1 N 2430
preplace netloc mailbox0_busy_n4_1 1 0 10 -180J 980 NJ 980 NJ 980 NJ 980 NJ 980 2670J 680 3150J 720 NJ 720 NJ 720 4560J
preplace netloc domain1_busy_1 1 0 10 -240J -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 4820J
preplace netloc domain2_busy3_1 1 0 10 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 4750J
preplace netloc domain3_busy_1 1 0 10 -250J -50 NJ -50 NJ -50 NJ -50 NJ -50 NJ -50 NJ -50 NJ -50 NJ -50 4760J
preplace netloc domain4_busy_1 1 0 10 NJ 1130 NJ 1130 790J 670 NJ 670 NJ 670 2300J 520 3210J 490 NJ 490 NJ 490 4610J
preplace netloc domain5_busy_1 1 0 10 -230J -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 4720J
preplace netloc Octopos_reset_module_enclave1_out_reset_n 1 10 1 5690 2680n
preplace netloc domain1_busy1_1 1 0 10 NJ 2820 NJ 2820 NJ 2820 NJ 2820 1890J 2840 2810J 2770 NJ 2770 NJ 2770 NJ 2770 NJ
preplace netloc proc_sys_reset_enclave1_mb_reset 1 11 1 N 2660
preplace netloc proc_sys_reset_enclave1_bus_struct_reset 1 11 1 N 2680
preplace netloc proc_sys_reset_enclave1_peripheral_reset 1 11 1 N 2700
preplace netloc proc_sys_reset_enclave1_peripheral_aresetn 1 11 1 N 2740
preplace netloc domain2_busy4_1 1 0 10 NJ 2850 NJ 2850 NJ 2850 NJ 2850 1890J 2860 2820J 2790 NJ 2790 NJ 2790 NJ 2790 NJ
preplace netloc domain3_busy1_1 1 0 10 NJ 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 2840J 2810 NJ 2810 NJ 2810 NJ 2810 NJ
preplace netloc domain4_busy1_1 1 0 10 NJ 2890 230J 2900 NJ 2900 NJ 2900 NJ 2900 2850J 2830 NJ 2830 NJ 2830 NJ 2830 NJ
preplace netloc domain5_busy1_1 1 0 10 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 4720J
preplace netloc xlconstant_6_dout 1 9 1 4520 2270n
preplace netloc xlconstant_7_dout 1 9 1 4550 2330n
preplace netloc xlconstant_8_dout 1 9 1 4520 2610n
preplace netloc xlconstant_9_dout 1 9 1 4510 2710n
preplace netloc mailbox0_busy_n5_1 1 0 10 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 2830J 2550 NJ 2550 NJ 2550 NJ 2550 4530J
preplace netloc fit_timer_0_Interrupt 1 1 2 320 810 710
preplace netloc microblaze_6_axi_periph_M01_AXI 1 5 7 2250J 260 NJ 260 N 260 N 260 4610 170 N 170 6640
preplace netloc Conn1 1 5 7 2370J 180 3150J 170 N 170 N 170 4520 80 N 80 6580
preplace netloc Conn5 1 5 7 2500J 220 3190J 210 N 210 N 210 4560 120 N 120 6460
preplace netloc microblaze_6_axi_periph_M18_AXI 1 5 7 2640J 430 NJ 430 N 430 N 430 4860 340 N 340 6320
preplace netloc microblaze_6_axi_periph_M17_AXI 1 5 7 2630J 420 NJ 420 N 420 N 420 4850 330 N 330 6330
preplace netloc Conn8 1 5 7 2580J 250 NJ 250 N 250 N 250 4600 160 N 160 6370
preplace netloc microblaze_6_axi_periph_M07_AXI 1 5 7 2360J 320 NJ 320 N 320 N 320 4670 230 N 230 6560
preplace netloc microblaze_6_axi_periph_M03_AXI 1 5 7 2290J 280 NJ 280 N 280 N 280 4630 190 N 190 6620
preplace netloc microblaze_6_interrupt 1 3 1 N 1130
preplace netloc ps8_0_axi_periph_M01_AXI 1 0 6 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc microblaze_6_axi_periph_M38_AXI 1 5 5 2750J 2220 NJ 2220 NJ 2220 NJ 2220 4940
preplace netloc ps8_0_axi_periph_M00_AXI 1 0 6 -250J 1000 NJ 1000 810J 940 NJ 940 NJ 940 2680J
preplace netloc microblaze_6_axi_periph_M05_AXI 1 5 7 2330J 300 NJ 300 N 300 N 300 4650 210 N 210 6600
preplace netloc microblaze_6_axi_periph_M13_AXI 1 5 7 2540J 380 NJ 380 N 380 N 380 4740 290 N 290 6380
preplace netloc microblaze_6_axi_periph_M36_AXI 1 5 5 2790 1360 3310J 1240 NJ 1240 4090J 1270 4570
preplace netloc microblaze_6_axi_periph_M06_AXI 1 5 7 2350J 310 NJ 310 N 310 N 310 4660 220 N 220 6590
preplace netloc Conn7 1 5 7 2560J 240 3210J 230 N 230 N 230 4580 140 N 140 6400
preplace netloc microblaze_6_axi_periph_M39_AXI 1 5 7 2700J 440 NJ 440 NJ 440 NJ 440 4870J 350 NJ 350 6470J
preplace netloc microblaze_6_axi_periph_M11_AXI 1 5 7 2470J 360 NJ 360 N 360 N 360 4710 270 N 270 6440
preplace netloc microblaze_6_axi_periph_M04_AXI 1 5 7 2310J 290 NJ 290 N 290 N 290 4640 200 N 200 6610
preplace netloc microblaze_6_axi_periph_M15_AXI 1 5 7 2590J 400 NJ 400 N 400 N 400 4830 310 N 310 6350
preplace netloc microblaze_6_axi_periph_M08_AXI 1 5 7 2390J 330 NJ 330 N 330 N 330 4680 240 N 240 6530
preplace netloc microblaze_6_axi_periph_M23_AXI 1 5 1 2710 740n
preplace netloc microblaze_6_axi_periph_M16_AXI 1 5 7 2600J 410 NJ 410 N 410 N 410 4840 320 N 320 6340
preplace netloc Conn3 1 5 7 2420J 200 3170J 190 N 190 N 190 4540 100 N 100 6510
preplace netloc microblaze_6_intc_axi 1 2 4 850 640 NJ 640 NJ 640 2230
preplace netloc microblaze_6_axi_periph_M32_AXI 1 5 1 2750 1210n
preplace netloc microblaze_6_axi_periph_M02_AXI 1 5 7 2270J 270 NJ 270 N 270 N 270 4620 180 N 180 6630
preplace netloc microblaze_6_axi_periph_M20_AXI 1 5 1 2720 970n
preplace netloc microblaze_6_axi_periph_M19_AXI 1 5 1 2680 1920n
preplace netloc microblaze_6_axi_periph_M21_AXI 1 5 1 2660 1960n
preplace netloc microblaze_6_axi_periph_M33_AXI 1 5 1 2780 1230n
preplace netloc microblaze_6_dlmb_1 1 4 2 1900J 1030 2670
preplace netloc microblaze_6_axi_periph_M09_AXI 1 5 7 2240J 160 NJ 160 N 160 N 160 4510 70 N 70 6650
preplace netloc microblaze_6_debug 1 0 4 -170J 990 NJ 990 NJ 990 1360J
preplace netloc microblaze_6_axi_periph_M35_AXI 1 5 5 2760 910 NJ 910 NJ 910 N 910 4900
preplace netloc microblaze_6_axi_periph_M22_AXI 1 5 5 2730 1910 NJ 1910 NJ 1910 NJ 1910 4540J
preplace netloc microblaze_6_axi_periph_M34_AXI 1 5 5 2690 460 NJ 460 N 460 N 460 4900
preplace netloc microblaze_6_axi_periph_M14_AXI 1 5 7 2570J 390 NJ 390 N 390 N 390 4780 300 N 300 6360
preplace netloc Conn2 1 5 7 2400J 190 3160J 180 N 180 N 180 4530 90 N 90 6550
preplace netloc microblaze_6_axi_dp 1 4 1 1920 1090n
preplace netloc Conn4 1 5 7 2460J 210 3180J 200 N 200 N 200 4550 110 N 110 6490
preplace netloc microblaze_6_axi_periph_M37_AXI 1 5 5 2340 1670 NJ 1670 NJ 1670 NJ 1670 4520J
preplace netloc microblaze_6_ilmb_1 1 4 2 1890J 1020 2680
preplace netloc Conn6 1 5 7 2530J 230 3200J 220 N 220 N 220 4570 130 N 130 6430
preplace netloc microblaze_6_axi_periph_M10_AXI 1 5 7 2430J 340 NJ 340 N 340 N 340 4690 250 N 250 6480
preplace netloc microblaze_6_axi_periph_M12_AXI 1 5 7 2510J 370 NJ 370 N 370 N 370 4730 280 N 280 6410
levelinfo -pg 1 -270 120 600 1210 1650 2080 2990 3710 4010 4430 5510 6110 6700
pagesize -pg 1 -db -bbox -sgen -470 -500 6930 2950
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set ddr4_sdram [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_sdram ]

  set mgt_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 mgt_clk ]

  set pmod [ create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 pmod ]

  set sfp [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp ]

  set uart2_pl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart2_pl ]


  # Create ports
  set GPIO_LED [ create_bd_port -dir O -from 7 -to 0 GPIO_LED ]
  set sfp_tx_dis [ create_bd_port -dir O -from 0 -to 0 sfp_tx_dis ]
  set tpm_rx [ create_bd_port -dir I tpm_rx ]
  set tpm_tx [ create_bd_port -dir O tpm_tx ]
  set uart_enclv0_tx [ create_bd_port -dir O uart_enclv0_tx ]
  set uart_enclv1_tx [ create_bd_port -dir O uart_enclv1_tx ]
  set uart_network_tx [ create_bd_port -dir O uart_network_tx ]
  set uart_os_tx [ create_bd_port -dir O uart_os_tx ]
  set uart_serial_out_tx [ create_bd_port -dir O uart_serial_out_tx ]
  set uart_storage_tx [ create_bd_port -dir O uart_storage_tx ]

  # Create instance: LED_CONCAT, and set properties
  set LED_CONCAT [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 LED_CONCAT ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $LED_CONCAT

  # Create instance: OS_subsys
  create_hier_cell_OS_subsys [current_bd_instance .] OS_subsys

  # Create instance: TPM_subsys
  create_hier_cell_TPM_subsys [current_bd_instance .] TPM_subsys

  # Create instance: enclave0_subsys
  create_hier_cell_enclave0_subsys [current_bd_instance .] enclave0_subsys

  # Create instance: enclave1_subsys
  create_hier_cell_enclave1_subsys [current_bd_instance .] enclave1_subsys

  # Create instance: ethernet_subsystem
  create_hier_cell_ethernet_subsystem [current_bd_instance .] ethernet_subsystem

  # Create instance: mdm_1, and set properties
  set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_SIZE {32} \
   CONFIG.C_MB_DBG_PORTS {8} \
   CONFIG.C_M_AXI_ADDR_WIDTH {32} \
 ] $mdm_1

  # Create instance: ps_subsystem
  create_hier_cell_ps_subsystem [current_bd_instance .] ps_subsystem

  # Create instance: secure_serial_in
  create_hier_cell_secure_serial_in [current_bd_instance .] secure_serial_in

  # Create instance: secure_serial_out
  create_hier_cell_secure_serial_out [current_bd_instance .] secure_serial_out

  # Create instance: storage_subsystem
  create_hier_cell_storage_subsystem [current_bd_instance .] storage_subsystem

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {1} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net DATA_IN_S0_data0_AXI_1 [get_bd_intf_pins OS_subsys/M24_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_IN_S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data1_AXI_1 [get_bd_intf_pins enclave0_subsys/M18_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_IN_S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data2_AXI_1 [get_bd_intf_pins enclave1_subsys/M18_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_IN_S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_IN_S0_data3_AXI_1 [get_bd_intf_pins ethernet_subsystem/DATA_IN_S0_data3_AXI] [get_bd_intf_pins ps_subsystem/M10_AXI]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl0_axi_1 [get_bd_intf_pins OS_subsys/M25_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_IN_s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl2_axi_1 [get_bd_intf_pins enclave1_subsys/M19_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_IN_s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_IN_s_ctrl3_axi_1 [get_bd_intf_pins ethernet_subsystem/DATA_IN_s_ctrl3_axi] [get_bd_intf_pins ps_subsystem/M11_AXI]
  connect_bd_intf_net -intf_net DATA_INs_ctrl1_axi_1 [get_bd_intf_pins enclave0_subsys/M19_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_INs_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data0_AXI_1 [get_bd_intf_pins OS_subsys/M26_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_S0_data0_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data1_AXI_1 [get_bd_intf_pins enclave0_subsys/M20_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_S0_data1_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data2_AXI_1 [get_bd_intf_pins enclave1_subsys/M20_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_S0_data2_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_S0_data3_AXI_1 [get_bd_intf_pins ethernet_subsystem/DATA_OUT_S0_data3_AXI] [get_bd_intf_pins ps_subsystem/M12_AXI]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl0_axi_1 [get_bd_intf_pins OS_subsys/M27_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_s_ctrl0_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl1_axi_1 [get_bd_intf_pins enclave0_subsys/M21_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_s_ctrl1_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl2_axi_1 [get_bd_intf_pins enclave1_subsys/M21_AXI] [get_bd_intf_pins ethernet_subsystem/DATA_OUT_s_ctrl2_axi]
  connect_bd_intf_net -intf_net DATA_OUT_s_ctrl3_axi_1 [get_bd_intf_pins ethernet_subsystem/DATA_OUT_s_ctrl3_axi] [get_bd_intf_pins ps_subsystem/M13_AXI]
  connect_bd_intf_net -intf_net IN2_S0_data0_AXI_1 [get_bd_intf_pins OS_subsys/M28_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_S0_data0_AXI]
  connect_bd_intf_net -intf_net IN2_S0_data1_AXI_1 [get_bd_intf_pins enclave0_subsys/M22_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_S0_data1_AXI]
  connect_bd_intf_net -intf_net IN2_S0_data2_AXI_1 [get_bd_intf_pins enclave1_subsys/M22_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_S0_data2_AXI]
  connect_bd_intf_net -intf_net IN2_S0_data3_AXI_1 [get_bd_intf_pins ethernet_subsystem/IN2_S0_data3_AXI] [get_bd_intf_pins ps_subsystem/M14_AXI]
  connect_bd_intf_net -intf_net IN2_s_ctrl0_axi_1 [get_bd_intf_pins OS_subsys/M29_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_s_ctrl0_axi]
  connect_bd_intf_net -intf_net IN2_s_ctrl1_axi_1 [get_bd_intf_pins enclave0_subsys/M23_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_s_ctrl1_axi]
  connect_bd_intf_net -intf_net IN2_s_ctrl2_axi_1 [get_bd_intf_pins enclave1_subsys/M23_AXI] [get_bd_intf_pins ethernet_subsystem/IN2_s_ctrl2_axi]
  connect_bd_intf_net -intf_net IN2_s_ctrl3_axi_1 [get_bd_intf_pins ethernet_subsystem/IN2_s_ctrl3_axi] [get_bd_intf_pins ps_subsystem/M15_AXI]
  connect_bd_intf_net -intf_net OS_subsys_M39_AXI [get_bd_intf_pins OS_subsys/M39_AXI] [get_bd_intf_pins TPM_subsys/S0_AXI4]
  connect_bd_intf_net -intf_net OUT2_S0_data0_AXI_1 [get_bd_intf_pins OS_subsys/M30_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_S0_data0_AXI]
  connect_bd_intf_net -intf_net OUT2_S0_data1_AXI_1 [get_bd_intf_pins enclave0_subsys/M24_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_S0_data1_AXI]
  connect_bd_intf_net -intf_net OUT2_S0_data2_AXI_1 [get_bd_intf_pins enclave1_subsys/M24_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_S0_data2_AXI]
  connect_bd_intf_net -intf_net OUT2_S0_data3_AXI_1 [get_bd_intf_pins ethernet_subsystem/OUT2_S0_data3_AXI] [get_bd_intf_pins ps_subsystem/M16_AXI]
  connect_bd_intf_net -intf_net OUT2_s_ctrl0_axi_1 [get_bd_intf_pins OS_subsys/M31_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_s_ctrl0_axi]
  connect_bd_intf_net -intf_net OUT2_s_ctrl1_axi_1 [get_bd_intf_pins enclave0_subsys/M25_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_s_ctrl1_axi]
  connect_bd_intf_net -intf_net OUT2_s_ctrl2_axi_1 [get_bd_intf_pins enclave1_subsys/M25_AXI] [get_bd_intf_pins ethernet_subsystem/OUT2_s_ctrl2_axi]
  connect_bd_intf_net -intf_net OUT2_s_ctrl3_axi_1 [get_bd_intf_pins ethernet_subsystem/OUT2_s_ctrl3_axi] [get_bd_intf_pins ps_subsystem/M17_AXI]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins ethernet_subsystem/S_AXI_LITE] [get_bd_intf_pins ps_subsystem/M18_AXI]
  connect_bd_intf_net -intf_net enclave0_subsys_M29_AXI [get_bd_intf_pins TPM_subsys/S0_AXI] [get_bd_intf_pins enclave0_subsys/M29_AXI]
  connect_bd_intf_net -intf_net enclave1_subsys_M29_AXI [get_bd_intf_pins TPM_subsys/S0_AXI1] [get_bd_intf_pins enclave1_subsys/M29_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_M15_AXI [get_bd_intf_pins ethernet_subsystem/M14_AXI] [get_bd_intf_pins storage_subsystem/S0_data6_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_M16_AXI [get_bd_intf_pins ethernet_subsystem/M15_AXI] [get_bd_intf_pins storage_subsystem/s_ctrl6_axi]
  connect_bd_intf_net -intf_net ethernet_subsystem_M18_AXI [get_bd_intf_pins TPM_subsys/S0_AXI3] [get_bd_intf_pins ethernet_subsystem/M18_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_M_AXI_MM2S [get_bd_intf_pins ethernet_subsystem/M_AXI_MM2S] [get_bd_intf_pins ps_subsystem/S01_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_M_AXI_S2MM [get_bd_intf_pins ethernet_subsystem/M_AXI_S2MM] [get_bd_intf_pins ps_subsystem/S02_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_M_AXI_SG [get_bd_intf_pins ethernet_subsystem/M_AXI_SG] [get_bd_intf_pins ps_subsystem/S00_AXI]
  connect_bd_intf_net -intf_net ethernet_subsystem_sfp_0 [get_bd_intf_ports sfp] [get_bd_intf_pins ethernet_subsystem/sfp]
  connect_bd_intf_net -intf_net mdm_1_MBDEBUG_4 [get_bd_intf_pins mdm_1/MBDEBUG_4] [get_bd_intf_pins storage_subsystem/DEBUG]
  connect_bd_intf_net -intf_net mdm_1_MBDEBUG_6 [get_bd_intf_pins ethernet_subsystem/DEBUG] [get_bd_intf_pins mdm_1/MBDEBUG_6]
  connect_bd_intf_net -intf_net mgt_clk_0_1 [get_bd_intf_ports mgt_clk] [get_bd_intf_pins ethernet_subsystem/mgt_clk]
  connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins secure_serial_out/DEBUG]
  connect_bd_intf_net -intf_net microblaze_0_debug_1 [get_bd_intf_pins TPM_subsys/DEBUG] [get_bd_intf_pins mdm_1/MBDEBUG_7]
  connect_bd_intf_net -intf_net microblaze_1_debug [get_bd_intf_pins mdm_1/MBDEBUG_1] [get_bd_intf_pins secure_serial_in/DEBUG]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M01_AXI [get_bd_intf_pins enclave0_subsys/M01_AXI] [get_bd_intf_pins secure_serial_in/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M02_AXI [get_bd_intf_pins enclave0_subsys/M02_AXI] [get_bd_intf_pins secure_serial_in/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M04_AXI [get_bd_intf_pins enclave0_subsys/M04_AXI] [get_bd_intf_pins secure_serial_out/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M05_AXI [get_bd_intf_pins enclave0_subsys/M05_AXI] [get_bd_intf_pins secure_serial_out/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M06_AXI [get_bd_intf_pins enclave0_subsys/M06_AXI] [get_bd_intf_pins enclave1_subsys/S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M07_AXI [get_bd_intf_pins enclave0_subsys/M07_AXI] [get_bd_intf_pins enclave1_subsys/s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M10_AXI [get_bd_intf_pins enclave0_subsys/M10_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M11_AXI [get_bd_intf_pins enclave0_subsys/M11_AXI] [get_bd_intf_pins storage_subsystem/DATA_INs_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M12_AXI [get_bd_intf_pins enclave0_subsys/M12_AXI] [get_bd_intf_pins storage_subsystem/IN2_S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M13_AXI [get_bd_intf_pins enclave0_subsys/M13_AXI] [get_bd_intf_pins storage_subsystem/IN2_s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M14_AXI [get_bd_intf_pins enclave0_subsys/M14_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M15_AXI [get_bd_intf_pins enclave0_subsys/M15_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M16_AXI [get_bd_intf_pins enclave0_subsys/M16_AXI] [get_bd_intf_pins storage_subsystem/OUT2_S0_data1_AXI]
  connect_bd_intf_net -intf_net microblaze_2_axi_periph_M17_AXI [get_bd_intf_pins enclave0_subsys/M17_AXI] [get_bd_intf_pins storage_subsystem/OUT2_s_ctrl1_axi]
  connect_bd_intf_net -intf_net microblaze_2_debug [get_bd_intf_pins enclave0_subsys/DEBUG] [get_bd_intf_pins mdm_1/MBDEBUG_2]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M01_AXI [get_bd_intf_pins enclave1_subsys/M01_AXI] [get_bd_intf_pins secure_serial_in/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M02_AXI [get_bd_intf_pins enclave1_subsys/M02_AXI] [get_bd_intf_pins secure_serial_in/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M04_AXI [get_bd_intf_pins enclave1_subsys/M04_AXI] [get_bd_intf_pins secure_serial_out/S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M05_AXI [get_bd_intf_pins enclave1_subsys/M05_AXI] [get_bd_intf_pins secure_serial_out/s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M08_AXI [get_bd_intf_pins enclave0_subsys/S0_data1_AXI] [get_bd_intf_pins enclave1_subsys/M08_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M09_AXI [get_bd_intf_pins enclave0_subsys/s_ctrl1_axi] [get_bd_intf_pins enclave1_subsys/M09_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M10_AXI [get_bd_intf_pins enclave1_subsys/M10_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M11_AXI [get_bd_intf_pins enclave1_subsys/M11_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M12_AXI [get_bd_intf_pins enclave1_subsys/M12_AXI] [get_bd_intf_pins storage_subsystem/IN2_S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M13_AXI [get_bd_intf_pins enclave1_subsys/M13_AXI] [get_bd_intf_pins storage_subsystem/IN2_s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M14_AXI [get_bd_intf_pins enclave1_subsys/M14_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M15_AXI [get_bd_intf_pins enclave1_subsys/M15_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M16_AXI [get_bd_intf_pins enclave1_subsys/M16_AXI] [get_bd_intf_pins storage_subsystem/OUT2_S0_data2_AXI]
  connect_bd_intf_net -intf_net microblaze_3_axi_periph_M17_AXI [get_bd_intf_pins enclave1_subsys/M17_AXI] [get_bd_intf_pins storage_subsystem/OUT2_s_ctrl2_axi]
  connect_bd_intf_net -intf_net microblaze_3_debug [get_bd_intf_pins enclave1_subsys/DEBUG] [get_bd_intf_pins mdm_1/MBDEBUG_3]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M01_AXI [get_bd_intf_pins OS_subsys/M01_AXI] [get_bd_intf_pins enclave0_subsys/S0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M02_AXI [get_bd_intf_pins OS_subsys/M02_AXI] [get_bd_intf_pins enclave1_subsys/S0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M03_AXI [get_bd_intf_pins OS_subsys/M03_AXI] [get_bd_intf_pins secure_serial_out/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M04_AXI [get_bd_intf_pins OS_subsys/M04_AXI] [get_bd_intf_pins secure_serial_out/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M05_AXI [get_bd_intf_pins OS_subsys/M05_AXI] [get_bd_intf_pins secure_serial_in/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M06_AXI [get_bd_intf_pins OS_subsys/M06_AXI] [get_bd_intf_pins secure_serial_in/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M07_AXI [get_bd_intf_pins OS_subsys/M07_AXI] [get_bd_intf_pins enclave0_subsys/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M08_AXI [get_bd_intf_pins OS_subsys/M08_AXI] [get_bd_intf_pins enclave0_subsys/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M09_AXI [get_bd_intf_pins OS_subsys/M09_AXI] [get_bd_intf_pins enclave1_subsys/S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M10_AXI [get_bd_intf_pins OS_subsys/M10_AXI] [get_bd_intf_pins enclave1_subsys/s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M11_AXI [get_bd_intf_pins OS_subsys/M11_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M12_AXI [get_bd_intf_pins OS_subsys/M12_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M13_AXI [get_bd_intf_pins OS_subsys/M13_AXI] [get_bd_intf_pins storage_subsystem/IN2_S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M14_AXI [get_bd_intf_pins OS_subsys/M14_AXI] [get_bd_intf_pins storage_subsystem/IN2_s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M15_AXI [get_bd_intf_pins OS_subsys/M15_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M16_AXI [get_bd_intf_pins OS_subsys/M16_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M17_AXI [get_bd_intf_pins OS_subsys/M17_AXI] [get_bd_intf_pins storage_subsystem/OUT2_S0_data0_AXI]
  connect_bd_intf_net -intf_net microblaze_6_axi_periph_M18_AXI [get_bd_intf_pins OS_subsys/M18_AXI] [get_bd_intf_pins storage_subsystem/OUT2_s_ctrl0_axi]
  connect_bd_intf_net -intf_net microblaze_6_debug [get_bd_intf_pins OS_subsys/DEBUG] [get_bd_intf_pins mdm_1/MBDEBUG_5]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins OS_subsys/S1_AXI1] [get_bd_intf_pins ps_subsystem/M00_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins OS_subsys/S1_AXI] [get_bd_intf_pins ps_subsystem/M01_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins ps_subsystem/M02_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins ps_subsystem/M03_AXI] [get_bd_intf_pins storage_subsystem/DATA_IN_s_ctrl3_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins ps_subsystem/M04_AXI] [get_bd_intf_pins storage_subsystem/IN2_S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins ps_subsystem/M05_AXI] [get_bd_intf_pins storage_subsystem/IN2_s_ctrl3_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M06_AXI [get_bd_intf_pins ps_subsystem/M06_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M07_AXI [get_bd_intf_pins ps_subsystem/M07_AXI] [get_bd_intf_pins storage_subsystem/DATA_OUT_s_ctrl3_axi]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins ps_subsystem/M08_AXI] [get_bd_intf_pins storage_subsystem/OUT2_S0_data3_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M09_AXI [get_bd_intf_pins ps_subsystem/M09_AXI] [get_bd_intf_pins storage_subsystem/OUT2_s_ctrl3_axi]
  connect_bd_intf_net -intf_net secure_serial_in_M04_AXI [get_bd_intf_pins secure_serial_in/M04_AXI] [get_bd_intf_pins storage_subsystem/S0_data5_AXI]
  connect_bd_intf_net -intf_net secure_serial_in_M05_AXI [get_bd_intf_pins secure_serial_in/M05_AXI] [get_bd_intf_pins storage_subsystem/s_ctrl5_axi]
  connect_bd_intf_net -intf_net secure_serial_in_M08_AXI [get_bd_intf_pins TPM_subsys/S0_AXI2] [get_bd_intf_pins secure_serial_in/M08_AXI]
  connect_bd_intf_net -intf_net secure_serial_in_uart2_pl [get_bd_intf_ports uart2_pl] [get_bd_intf_pins secure_serial_in/uart2_pl]
  connect_bd_intf_net -intf_net secure_serial_out_M04_AXI [get_bd_intf_pins secure_serial_out/M04_AXI] [get_bd_intf_pins storage_subsystem/S0_data4_AXI]
  connect_bd_intf_net -intf_net secure_serial_out_M05_AXI [get_bd_intf_pins secure_serial_out/M05_AXI] [get_bd_intf_pins storage_subsystem/s_ctrl4_axi]
  connect_bd_intf_net -intf_net secure_serial_out_M08_AXI [get_bd_intf_pins TPM_subsys/S0_AXI5] [get_bd_intf_pins secure_serial_out/M08_AXI]
  connect_bd_intf_net -intf_net storage_subsystem_M00_AXI [get_bd_intf_pins ps_subsystem/S_AXI_HP1_FPD] [get_bd_intf_pins storage_subsystem/M00_AXI]
  connect_bd_intf_net -intf_net storage_subsystem_M16_AXI [get_bd_intf_pins TPM_subsys/S0_AXI6] [get_bd_intf_pins storage_subsystem/M16_AXI]

  # Create port connections
  connect_bd_net -net ARESETN_1 [get_bd_pins OS_subsys/peripheral_aresetn1] [get_bd_pins storage_subsystem/ARESETN]
  connect_bd_net -net AXI_ARESETN_1 [get_bd_pins OS_subsys/peripheral_aresetn4] [get_bd_pins enclave0_subsys/AXI_ARESETN]
  connect_bd_net -net AXI_ARESETN_2 [get_bd_pins OS_subsys/peripheral_aresetn5] [get_bd_pins enclave1_subsys/AXI_ARESETN]
  connect_bd_net -net In14_1 [get_bd_pins ethernet_subsystem/In14] [get_bd_pins storage_subsystem/Interrupt_6]
  connect_bd_net -net In15_1 [get_bd_pins ethernet_subsystem/In15] [get_bd_pins storage_subsystem/Interrupt_ctrl6]
  connect_bd_net -net In2_1 [get_bd_pins secure_serial_out/In2] [get_bd_pins storage_subsystem/Interrupt_4]
  connect_bd_net -net In2_2 [get_bd_pins secure_serial_in/In2] [get_bd_pins storage_subsystem/Interrupt_5]
  connect_bd_net -net In3_1 [get_bd_pins ethernet_subsystem/mm2s_introut] [get_bd_pins ps_subsystem/In3]
  connect_bd_net -net In3_2 [get_bd_pins secure_serial_out/In3] [get_bd_pins storage_subsystem/Interrupt_ctrl4]
  connect_bd_net -net In3_3 [get_bd_pins secure_serial_in/In3] [get_bd_pins storage_subsystem/Interrupt_ctrl5]
  connect_bd_net -net In4_1 [get_bd_pins ethernet_subsystem/s2mm_introut] [get_bd_pins ps_subsystem/In4]
  connect_bd_net -net OS_subsys_bus_struct_reset [get_bd_pins OS_subsys/bus_struct_reset] [get_bd_pins ethernet_subsystem/SYS_Rst]
  connect_bd_net -net OS_subsys_locked_out [get_bd_pins LED_CONCAT/In2] [get_bd_pins OS_subsys/locked_out]
  connect_bd_net -net OS_subsys_locked_out1 [get_bd_pins LED_CONCAT/In3] [get_bd_pins OS_subsys/locked_out1]
  connect_bd_net -net OS_subsys_mb_reset [get_bd_pins OS_subsys/mb_reset] [get_bd_pins ethernet_subsystem/processor_rst]
  connect_bd_net -net OS_subsys_mb_reset4 [get_bd_pins OS_subsys/mb_reset4] [get_bd_pins enclave0_subsys/mb_reset]
  connect_bd_net -net OS_subsys_peripheral_aresetn [get_bd_pins OS_subsys/peripheral_aresetn] [get_bd_pins ethernet_subsystem/ARESETN]
  connect_bd_net -net OS_subsys_tx_0 [get_bd_ports uart_os_tx] [get_bd_pins OS_subsys/tx_0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_0 [get_bd_pins OS_subsys/In4] [get_bd_pins secure_serial_in/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_1 [get_bd_pins enclave0_subsys/In5] [get_bd_pins secure_serial_in/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_2 [get_bd_pins enclave1_subsys/In5] [get_bd_pins secure_serial_in/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl0 [get_bd_pins OS_subsys/In5] [get_bd_pins secure_serial_in/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In6] [get_bd_pins secure_serial_in/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_1Wri_0_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In6] [get_bd_pins secure_serial_in/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_0 [get_bd_pins OS_subsys/In2] [get_bd_pins secure_serial_out/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_1 [get_bd_pins enclave0_subsys/In7] [get_bd_pins secure_serial_out/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_2 [get_bd_pins enclave1_subsys/In7] [get_bd_pins secure_serial_out/Interrupt_2]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl0 [get_bd_pins OS_subsys/In3] [get_bd_pins secure_serial_out/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In8] [get_bd_pins secure_serial_out/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_3Wri_0_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In8] [get_bd_pins secure_serial_out/Interrupt_ctrl2]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_0 [get_bd_pins OS_subsys/In8] [get_bd_pins enclave1_subsys/Interrupt_0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_1 [get_bd_pins enclave0_subsys/In3] [get_bd_pins enclave1_subsys/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl0 [get_bd_pins OS_subsys/In9] [get_bd_pins enclave1_subsys/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_1_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In4] [get_bd_pins enclave1_subsys/Interrupt_ctrl1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_0 [get_bd_pins OS_subsys/In6] [get_bd_pins enclave0_subsys/Interrupt_1]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_1 [get_bd_pins enclave0_subsys/Interrupt_2] [get_bd_pins enclave1_subsys/In3]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl0 [get_bd_pins OS_subsys/In7] [get_bd_pins enclave0_subsys/Interrupt_ctrl0]
  connect_bd_net -net Octopos_MailBox_3Wri_2_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/Interrupt_ctrl1] [get_bd_pins enclave1_subsys/In4]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_0 [get_bd_pins OS_subsys/In10] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_0]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_1 [get_bd_pins enclave0_subsys/In12] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_1]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_2 [get_bd_pins enclave1_subsys/In12] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_2]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl0 [get_bd_pins OS_subsys/In11] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In13] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_DATA_IN_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In13] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_0 [get_bd_pins OS_subsys/In12] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_0]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_1 [get_bd_pins enclave0_subsys/In10] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_1]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_2 [get_bd_pins enclave1_subsys/In10] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_2]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl0 [get_bd_pins OS_subsys/In13] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In11] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_DATA_OUT_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In11] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_0 [get_bd_pins OS_subsys/In16] [get_bd_pins storage_subsystem/IN2_Interrupt_0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_1 [get_bd_pins enclave0_subsys/In14] [get_bd_pins storage_subsystem/IN2_Interrupt_1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_2 [get_bd_pins enclave1_subsys/In14] [get_bd_pins storage_subsystem/IN2_Interrupt_2]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl0 [get_bd_pins OS_subsys/In17] [get_bd_pins storage_subsystem/IN2_Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In15] [get_bd_pins storage_subsystem/IN2_Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_IN_2_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In15] [get_bd_pins storage_subsystem/IN2_Interrupt_ctrl2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_0 [get_bd_pins OS_subsys/In14] [get_bd_pins storage_subsystem/OUT2_Interrupt_0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_1 [get_bd_pins enclave0_subsys/In16] [get_bd_pins storage_subsystem/OUT2_Interrupt_1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_2 [get_bd_pins enclave1_subsys/In16] [get_bd_pins storage_subsystem/OUT2_Interrupt_2]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl0 [get_bd_pins OS_subsys/In15] [get_bd_pins storage_subsystem/OUT2_Interrupt_ctrl0]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In17] [get_bd_pins storage_subsystem/OUT2_Interrupt_ctrl1]
  connect_bd_net -net Q_STORAGE_OUT_2_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In17] [get_bd_pins storage_subsystem/OUT2_Interrupt_ctrl2]
  connect_bd_net -net Q_UNTRUSTED_Interrupt_1 [get_bd_pins OS_subsys/Interrupt_1] [get_bd_pins ps_subsystem/In1]
  connect_bd_net -net Reset_1 [get_bd_pins OS_subsys/mb_reset3] [get_bd_pins secure_serial_out/Reset]
  connect_bd_net -net Rst_1 [get_bd_pins OS_subsys/peripheral_reset] [get_bd_pins enclave0_subsys/Rst]
  connect_bd_net -net Rst_2 [get_bd_pins OS_subsys/peripheral_reset1] [get_bd_pins enclave1_subsys/Rst]
  connect_bd_net -net Rst_3 [get_bd_pins OS_subsys/Rst] [get_bd_pins ps_subsystem/peripheral_reset]
  connect_bd_net -net S0_AXI_ARESETN_1 [get_bd_pins OS_subsys/S0_AXI_ARESETN] [get_bd_pins TPM_subsys/ARESETN] [get_bd_pins ps_subsystem/peripheral_aresetn]
  connect_bd_net -net SYS_Rst_1 [get_bd_pins OS_subsys/bus_struct_reset1] [get_bd_pins storage_subsystem/SYS_Rst]
  connect_bd_net -net SYS_Rst_2 [get_bd_pins OS_subsys/bus_struct_reset2] [get_bd_pins secure_serial_in/SYS_Rst]
  connect_bd_net -net SYS_Rst_3 [get_bd_pins OS_subsys/bus_struct_reset3] [get_bd_pins secure_serial_out/SYS_Rst]
  connect_bd_net -net SYS_Rst_4 [get_bd_pins OS_subsys/bus_struct_reset4] [get_bd_pins enclave0_subsys/SYS_Rst]
  connect_bd_net -net SYS_Rst_5 [get_bd_pins OS_subsys/bus_struct_reset5] [get_bd_pins enclave1_subsys/SYS_Rst]
  connect_bd_net -net SYS_Rst_6 [get_bd_pins OS_subsys/SYS_Rst] [get_bd_pins TPM_subsys/SYS_Rst] [get_bd_pins ps_subsystem/bus_struct_reset]
  connect_bd_net -net TPM_subsys_tpm_tx [get_bd_ports tpm_tx] [get_bd_pins TPM_subsys/tpm_tx]
  connect_bd_net -net enclave0_ps_mailbox_Interrupt_0 [get_bd_pins OS_subsys/In0] [get_bd_pins enclave0_subsys/Interrupt_0]
  connect_bd_net -net enclave0_subsys_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n4] [get_bd_pins enclave0_subsys/busy0]
  connect_bd_net -net enclave0_subsys_busy1 [get_bd_pins OS_subsys/domain1_busy1] [get_bd_pins enclave0_subsys/busy1]
  connect_bd_net -net enclave0_subsys_locked_out [get_bd_pins LED_CONCAT/In6] [get_bd_pins enclave0_subsys/locked_out]
  connect_bd_net -net enclave0_subsys_locked_out1 [get_bd_pins LED_CONCAT/In7] [get_bd_pins enclave0_subsys/locked_out1]
  connect_bd_net -net enclave0_subsys_tx_0 [get_bd_ports uart_enclv0_tx] [get_bd_pins enclave0_subsys/tx_0]
  connect_bd_net -net enclave1_ps_mailbox_Interrupt_0 [get_bd_pins OS_subsys/In1] [get_bd_pins enclave1_subsys/Interrupt_2]
  connect_bd_net -net enclave1_subsys_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n5] [get_bd_pins enclave1_subsys/busy0]
  connect_bd_net -net enclave1_subsys_busy1 [get_bd_pins OS_subsys/domain1_busy] [get_bd_pins enclave1_subsys/busy1]
  connect_bd_net -net enclave1_subsys_tx_0 [get_bd_ports uart_enclv1_tx] [get_bd_pins enclave1_subsys/tx_0]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_0 [get_bd_pins OS_subsys/In23] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_0]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_1 [get_bd_pins enclave0_subsys/In19] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_1]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_2 [get_bd_pins enclave1_subsys/In18] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_2]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_3 [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_3] [get_bd_pins ps_subsystem/In10]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_ctrl0 [get_bd_pins OS_subsys/In24] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_ctrl0]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In20] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_ctrl1]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In19] [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_ctrl2]
  connect_bd_net -net ethernet_subsystem_DATA_IN_Interrupt_ctrl3 [get_bd_pins ethernet_subsystem/DATA_IN_Interrupt_ctrl3] [get_bd_pins ps_subsystem/In11]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_0 [get_bd_pins OS_subsys/In25] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_0]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_1 [get_bd_pins enclave0_subsys/In21] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_1]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_2 [get_bd_pins enclave1_subsys/In20] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_2]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_3 [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_3] [get_bd_pins ps_subsystem/In12]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_ctrl0 [get_bd_pins OS_subsys/In26] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_ctrl0]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In22] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_ctrl1]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In21] [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_ctrl2]
  connect_bd_net -net ethernet_subsystem_DATA_OUT_Interrupt_ctrl3 [get_bd_pins ethernet_subsystem/DATA_OUT_Interrupt_ctrl3] [get_bd_pins ps_subsystem/In13]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_0 [get_bd_pins OS_subsys/In27] [get_bd_pins ethernet_subsystem/IN2_Interrupt_0]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_1 [get_bd_pins enclave0_subsys/In23] [get_bd_pins ethernet_subsystem/IN2_Interrupt_1]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_2 [get_bd_pins enclave1_subsys/In22] [get_bd_pins ethernet_subsystem/IN2_Interrupt_2]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_3 [get_bd_pins ethernet_subsystem/IN2_Interrupt_3] [get_bd_pins ps_subsystem/In14]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_ctrl0 [get_bd_pins OS_subsys/In28] [get_bd_pins ethernet_subsystem/IN2_Interrupt_ctrl0]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In24] [get_bd_pins ethernet_subsystem/IN2_Interrupt_ctrl1]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In23] [get_bd_pins ethernet_subsystem/IN2_Interrupt_ctrl2]
  connect_bd_net -net ethernet_subsystem_IN2_Interrupt_ctrl13 [get_bd_pins ethernet_subsystem/IN2_Interrupt_ctrl13] [get_bd_pins ps_subsystem/In15]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_0 [get_bd_pins OS_subsys/In29] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_0]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_1 [get_bd_pins enclave0_subsys/In25] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_1]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_2 [get_bd_pins enclave1_subsys/In24] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_2]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_3 [get_bd_pins ethernet_subsystem/OUT2_Interrupt_3] [get_bd_pins ps_subsystem/In16]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_ctrl0 [get_bd_pins OS_subsys/In30] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_ctrl0]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_ctrl1 [get_bd_pins enclave0_subsys/In26] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_ctrl1]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_ctrl2 [get_bd_pins enclave1_subsys/In25] [get_bd_pins ethernet_subsystem/OUT2_Interrupt_ctrl2]
  connect_bd_net -net ethernet_subsystem_OUT2_Interrupt_ctrl3 [get_bd_pins ethernet_subsystem/OUT2_Interrupt_ctrl3] [get_bd_pins ps_subsystem/In17]
  connect_bd_net -net ethernet_subsystem_Res [get_bd_pins OS_subsys/domain3_busy] [get_bd_pins ethernet_subsystem/Res]
  connect_bd_net -net ethernet_subsystem_Res1 [get_bd_pins OS_subsys/domain3_busy1] [get_bd_pins ethernet_subsystem/Res1]
  connect_bd_net -net ethernet_subsystem_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n] [get_bd_pins ethernet_subsystem/busy0]
  connect_bd_net -net ethernet_subsystem_busy1 [get_bd_pins OS_subsys/mailbox1_busy_n] [get_bd_pins ethernet_subsystem/busy1]
  connect_bd_net -net ethernet_subsystem_busy2 [get_bd_pins OS_subsys/mailbox2_busy_n] [get_bd_pins ethernet_subsystem/busy2]
  connect_bd_net -net ethernet_subsystem_busy3 [get_bd_pins OS_subsys/mailbox3_busy_n] [get_bd_pins ethernet_subsystem/busy3]
  connect_bd_net -net ethernet_subsystem_dout_0 [get_bd_ports sfp_tx_dis] [get_bd_pins ethernet_subsystem/sfp_tx_dis]
  connect_bd_net -net ethernet_subsystem_locked_out [get_bd_pins LED_CONCAT/In4] [get_bd_pins ethernet_subsystem/locked_out]
  connect_bd_net -net ethernet_subsystem_locked_out1 [get_bd_pins LED_CONCAT/In5] [get_bd_pins ethernet_subsystem/locked_out1]
  connect_bd_net -net ethernet_subsystem_tx_0 [get_bd_ports uart_network_tx] [get_bd_pins ethernet_subsystem/tx_0]
  connect_bd_net -net mailbox_0_Interrupt_1 [get_bd_pins OS_subsys/Interrupt_2] [get_bd_pins ps_subsystem/In0]
  connect_bd_net -net mb_reset_2 [get_bd_pins OS_subsys/mb_reset5] [get_bd_pins enclave1_subsys/mb_reset]
  connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins OS_subsys/mb_debug_sys_rst] [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins ps_subsystem/mb_debug_sys_rst]
  connect_bd_net -net microblaze_6_Clk [get_bd_pins OS_subsys/LMB_Clk] [get_bd_pins TPM_subsys/Clk] [get_bd_pins enclave0_subsys/LMB_Clk] [get_bd_pins enclave1_subsys/LMB_Clk] [get_bd_pins ethernet_subsystem/ACLK] [get_bd_pins ps_subsystem/pl_clk0] [get_bd_pins secure_serial_in/LMB_Clk] [get_bd_pins secure_serial_out/s_ctrl0_axi_aclk] [get_bd_pins storage_subsystem/ACLK]
  connect_bd_net -net processor_rst_1 [get_bd_pins OS_subsys/mb_reset1] [get_bd_pins storage_subsystem/processor_rst]
  connect_bd_net -net processor_rst_2 [get_bd_pins OS_subsys/mb_reset2] [get_bd_pins secure_serial_in/processor_rst]
  connect_bd_net -net processor_rst_3 [get_bd_pins OS_subsys/processor_rst] [get_bd_pins TPM_subsys/Reset] [get_bd_pins ps_subsystem/mb_reset]
  connect_bd_net -net ps_subsystem_pl_resetn0 [get_bd_pins OS_subsys/in_reset_n] [get_bd_pins ps_subsystem/pl_resetn0]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins OS_subsys/peripheral_aresetn2] [get_bd_pins secure_serial_in/s_axi_aresetn]
  connect_bd_net -net s_ctrl0_axi_aresetn_1 [get_bd_pins OS_subsys/peripheral_aresetn3] [get_bd_pins secure_serial_out/s_ctrl0_axi_aresetn]
  connect_bd_net -net secure_serial_in_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n2] [get_bd_pins secure_serial_in/busy0]
  connect_bd_net -net secure_serial_in_busy1 [get_bd_pins OS_subsys/domain5_busy] [get_bd_pins secure_serial_in/busy1]
  connect_bd_net -net secure_serial_in_busy2 [get_bd_pins OS_subsys/domain5_busy1] [get_bd_pins secure_serial_in/busy2]
  connect_bd_net -net secure_serial_out_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n3] [get_bd_pins secure_serial_out/busy0]
  connect_bd_net -net secure_serial_out_busy1 [get_bd_pins OS_subsys/domain4_busy] [get_bd_pins secure_serial_out/busy1]
  connect_bd_net -net secure_serial_out_busy2 [get_bd_pins OS_subsys/domain4_busy1] [get_bd_pins secure_serial_out/busy2]
  connect_bd_net -net secure_serial_out_tx_0 [get_bd_ports uart_serial_out_tx] [get_bd_pins secure_serial_out/tx_0]
  connect_bd_net -net storage_subsystem_DATA_IN_Interrupt_3 [get_bd_pins ps_subsystem/In5] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_3]
  connect_bd_net -net storage_subsystem_DATA_IN_Interrupt_ctrl3 [get_bd_pins ps_subsystem/In2] [get_bd_pins storage_subsystem/DATA_IN_Interrupt_ctrl3]
  connect_bd_net -net storage_subsystem_DATA_OUT_Interrupt_3 [get_bd_pins ps_subsystem/In6] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_3]
  connect_bd_net -net storage_subsystem_DATA_OUT_Interrupt_ctrl3 [get_bd_pins ps_subsystem/In7] [get_bd_pins storage_subsystem/DATA_OUT_Interrupt_ctrl3]
  connect_bd_net -net storage_subsystem_IN2_Interrupt_3 [get_bd_pins ps_subsystem/In8] [get_bd_pins storage_subsystem/IN2_Interrupt_3]
  connect_bd_net -net storage_subsystem_IN2_Interrupt_ctrl13 [get_bd_pins ps_subsystem/In9] [get_bd_pins storage_subsystem/IN2_Interrupt_ctrl13]
  connect_bd_net -net storage_subsystem_OUT2_Interrupt_3 [get_bd_pins ps_subsystem/In18] [get_bd_pins storage_subsystem/OUT2_Interrupt_3]
  connect_bd_net -net storage_subsystem_OUT2_Interrupt_ctrl3 [get_bd_pins ps_subsystem/In19] [get_bd_pins storage_subsystem/OUT2_Interrupt_ctrl3]
  connect_bd_net -net storage_subsystem_Res [get_bd_pins OS_subsys/domain2_busy3] [get_bd_pins storage_subsystem/Res]
  connect_bd_net -net storage_subsystem_Res1 [get_bd_pins OS_subsys/domain2_busy4] [get_bd_pins storage_subsystem/Res1]
  connect_bd_net -net storage_subsystem_busy0 [get_bd_pins OS_subsys/mailbox0_busy_n1] [get_bd_pins storage_subsystem/busy0]
  connect_bd_net -net storage_subsystem_busy1 [get_bd_pins OS_subsys/mailbox1_busy_n1] [get_bd_pins storage_subsystem/busy1]
  connect_bd_net -net storage_subsystem_busy2 [get_bd_pins OS_subsys/mailbox2_busy_n1] [get_bd_pins storage_subsystem/busy2]
  connect_bd_net -net storage_subsystem_busy3 [get_bd_pins OS_subsys/mailbox3_busy_n1] [get_bd_pins storage_subsystem/busy3]
  connect_bd_net -net storage_subsystem_busy4 [get_bd_pins OS_subsys/domain2_busy2] [get_bd_pins storage_subsystem/busy4]
  connect_bd_net -net storage_subsystem_busy5 [get_bd_pins OS_subsys/domain2_busy1] [get_bd_pins storage_subsystem/busy5]
  connect_bd_net -net storage_subsystem_busy6 [get_bd_pins OS_subsys/domain2_busy] [get_bd_pins storage_subsystem/busy6]
  connect_bd_net -net storage_subsystem_tx_0 [get_bd_ports uart_storage_tx] [get_bd_pins storage_subsystem/tx_0]
  connect_bd_net -net tpm_rx_1 [get_bd_ports tpm_rx] [get_bd_pins TPM_subsys/tpm_rx]
  connect_bd_net -net xlconcat_0_dout [get_bd_ports GPIO_LED] [get_bd_pins LED_CONCAT/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins ethernet_subsystem/intr_from_ps] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ipi_channel7 [get_bd_pins OS_subsys/In21] [get_bd_pins ps_subsystem/ps_pl_irq_ipi_channel7]
  connect_bd_net -net zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 [get_bd_pins ps_subsystem/ps_pl_irq_ttc0_0] [get_bd_pins storage_subsystem/intr_from_ps]

  # Create address segments
  assign_bd_address -offset 0xF1850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF1840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF1860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF1870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF0810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF0820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF0870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF0880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF0890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF08B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF08A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF1820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/Q_OSU/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF08D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF08C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF1880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF1890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF18B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF18A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF18C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF18D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF18E0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/S0_data0_AXI/reg0] -force
  assign_bd_address -offset 0xF18F0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF1830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/Q_UNTRUSTED/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF08E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xF1800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/axi_uartlite_3/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/dlmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF0800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave0_subsys/enclave0_ps_mailbox/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs enclave1_subsys/enclave1_ps_mailbox/S0_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Instruction] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Instruction] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/ilmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_OS/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF1810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/microblaze_6_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xF1900000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_enclave0/s00_axi/reg0] -force
  assign_bd_address -offset 0xF1910000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_enclave1/s00_axi/reg0] -force
  assign_bd_address -offset 0xF1920000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_ethernet/s00_axi/reg0] -force
  assign_bd_address -offset 0xF1930000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_serial_in/s00_axi/reg0] -force
  assign_bd_address -offset 0xF1940000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_serial_out/s00_axi/reg0] -force
  assign_bd_address -offset 0xF1950000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/reset_module_storage/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces OS_subsys/microblaze_6/Data] [get_bd_addr_segs OS_subsys/microblaze_6_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0x48600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/axi_uartlite_tpm/S_AXI/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Instruction] [get_bd_addr_segs TPM_subsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x43600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Enclave0/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43610000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Enclave1/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43630000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Net/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43640000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_OS/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43660000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Storage/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43620000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_keyboard/S1_AXI/Reg] -force
  assign_bd_address -offset 0x43650000 -range 0x00010000 -target_address_space [get_bd_addr_spaces TPM_subsys/microblaze_7/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_serial/S1_AXI/Reg] -force
  assign_bd_address -offset 0xF08F0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF1810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF0830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF0880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF0890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF08A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF08C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF08B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF08E0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF08D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF1830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF1850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF1870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF18A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF1890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF0800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/axi_uartlite_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/dlmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF0810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/enclave0_ps_mailbox/S1_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Instruction] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Instruction] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/ilmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Enclave0/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0820000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/microblaze_2_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xFF800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave0_subsys/microblaze_2/Data] [get_bd_addr_segs enclave0_subsys/microblaze_2_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0xF08E0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF08F0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF1800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF1810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/Octopos_MailBox_3Wri_1/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/S0_data1_AXI/reg0] -force
  assign_bd_address -offset 0xF0810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave0_subsys/Octopos_MailBox_3Wri_2/s_ctrl1_axi/reg0] -force
  assign_bd_address -offset 0xF0870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF0880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF0890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF08B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF08A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF08D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF08C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF1820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF1830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF1840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF1850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF1860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF1870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF1880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/S0_data2_AXI/reg0] -force
  assign_bd_address -offset 0xF1890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/s_ctrl2_axi/reg0] -force
  assign_bd_address -offset 0xF18A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/axi_uartlite_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/dlmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF0820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/enclave1_ps_mailbox/S1_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Instruction] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Instruction] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/ilmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Enclave1/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0830000 -range 0x00010000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/microblaze_3_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xFF800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces enclave1_subsys/microblaze_3/Data] [get_bd_addr_segs enclave1_subsys/microblaze_3_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0x40000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0x40000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0x40000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xF0880000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Network_arbitter_sim_0/s_ctrl0_axi/reg0] -force
  assign_bd_address -offset 0xF0890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF08A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF08C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF08B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF08D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF08E0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF08F0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF1800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF1810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data6_AXI/reg0] -force
  assign_bd_address -offset 0xF1820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl6_axi/reg0] -force
  assign_bd_address -offset 0xF0800000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/axi_ethernet_0/s_axi/Reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/axi_fifo_mm_s_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/axi_timer_mb5/S_AXI/Reg] -force
  assign_bd_address -offset 0xF0860000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/axi_uartlite_2/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/dlmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00120000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Instruction] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Instruction] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/ilmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Net/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0870000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/microblaze_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xFF800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/microblaze_5/Data] [get_bd_addr_segs ethernet_subsystem/microblaze_5_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0xA0011000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0010000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_IN/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0012000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0020000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_DATA_OUT/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0013000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0030000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_IN_2/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs OS_subsys/Q_OSU/S1_AXI/Reg] -force
  assign_bd_address -offset 0xA0014000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0040000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/Q_OUT_2/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0070000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0007000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0080000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0005000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0004000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/S0_data3_AXI/reg0] -force
  assign_bd_address -offset 0xA0008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/s_ctrl3_axi/reg0] -force
  assign_bd_address -offset 0xA0001000 -range 0x00001000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs OS_subsys/Q_UNTRUSTED/S1_AXI/Reg] -force
  assign_bd_address -offset 0xA0050000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ethernet_subsystem/axi_dma_eth_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0060000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ps_subsystem/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ps_subsystem/axi_intc_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xF0820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/Octopos_MailBox_1Wri_0/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data5_AXI/reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl5_axi/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/axi_uartlite_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/dlmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00120000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Instruction] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Instruction] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/ilmb_rom_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_keyboard/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/microblaze_1_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xFF800000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_in/microblaze_1/Data] [get_bd_addr_segs secure_serial_in/microblaze_1_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0xF0820000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0830000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/Octopos_MailBox_3Wri_0/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0840000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S0_data4_AXI/reg0] -force
  assign_bd_address -offset 0xF0850000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl4_axi/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/axi_uartlite_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x00120000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/dlmb_rom_if_ctrlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00120000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Instruction] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Instruction] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/ilmb_rom_if_ctrlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_serial/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/microblaze_0_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0xFF800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/rom_fuse_v1_0_0/s00_axi/reg0] -force
  assign_bd_address -offset 0xFF810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces secure_serial_out/microblaze_0/Data] [get_bd_addr_segs secure_serial_out/microblaze_0_local_memory/rom_fuse_v1_0_1/s00_axi/reg0] -force
  assign_bd_address -offset 0xF0870000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0860000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_IN/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0880000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF0890000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_DATA_OUT/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF08A0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF08B0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_IN_2/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF08D0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/S1_data_fixed_AXI/reg0] -force
  assign_bd_address -offset 0xF08C0000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/Q_STORAGE_OUT_2/s_ctrl_fixed_axi/reg0] -force
  assign_bd_address -offset 0xF0800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xF0810000 -range 0x00010000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/axi_timer_mb4/S_AXI/Reg] -force
  assign_bd_address -offset 0xF0820000 -range 0x00010000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/axi_uartlite_2/S_AXI/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/microblaze_4_alt_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Instruction] [get_bd_addr_segs storage_subsystem/microblaze_4_alt_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0xF1990000 -range 0x00001000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs TPM_subsys/mailbox_TPM_Storage/S0_AXI/Reg] -force
  assign_bd_address -offset 0xF0830000 -range 0x00010000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs storage_subsystem/microblaze_4_axi_intc/S_AXI/Reg] -force
  assign_bd_address -offset 0x20000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW] -force
  assign_bd_address -offset 0x20000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Instruction] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW] -force

  # Exclude Address Segments
  exclude_bd_addr_seg -offset 0xFF9B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AFIFM6]
  exclude_bd_addr_seg -offset 0xFFA50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AMS]
  exclude_bd_addr_seg -offset 0xFFA00000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_APM]
  exclude_bd_addr_seg -offset 0xFF070000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CAN1]
  exclude_bd_addr_seg -offset 0xFF500000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CRL_APB]
  exclude_bd_addr_seg -offset 0xFFCA0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSU]
  exclude_bd_addr_seg -offset 0xFFC80000 -range 0x00020000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSUDMA]
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH]
  exclude_bd_addr_seg -offset 0xFFCC0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_EFUSE]
  exclude_bd_addr_seg -offset 0xFF0E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GEM3]
  exclude_bd_addr_seg -offset 0xFF0A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GPIO]
  exclude_bd_addr_seg -offset 0xFF020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C0]
  exclude_bd_addr_seg -offset 0xFF030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C1]
  exclude_bd_addr_seg -offset 0xFF180000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOUSLCR]
  exclude_bd_addr_seg -offset 0xFF250000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTR]
  exclude_bd_addr_seg -offset 0xFF260000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTRS]
  exclude_bd_addr_seg -offset 0xFF240000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SECURE_SLCR]
  exclude_bd_addr_seg -offset 0xFF300000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI]
  exclude_bd_addr_seg -offset 0xFF990000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI_BUFFERS]
  exclude_bd_addr_seg -offset 0xFFA80000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LDMA]
  exclude_bd_addr_seg -offset 0xFF400000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_SLCR]
  exclude_bd_addr_seg -offset 0xFF980000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU]
  exclude_bd_addr_seg -offset 0xFF9C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU_SINK]
  exclude_bd_addr_seg -offset 0xFFCF0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_MBISTJTAG]
  exclude_bd_addr_seg -offset 0xFFFC0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM]
  exclude_bd_addr_seg -offset 0xFF960000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_CTRL]
  exclude_bd_addr_seg -offset 0xFFA70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_XMPU_CFG]
  exclude_bd_addr_seg -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW]
  exclude_bd_addr_seg -offset 0xFFD80000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PMU_GLOBAL]
  exclude_bd_addr_seg -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI]
  exclude_bd_addr_seg -offset 0xFF0F0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI_CTRL]
  exclude_bd_addr_seg -offset 0xFF9A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RPU]
  exclude_bd_addr_seg -offset 0xFFCE0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RSA]
  exclude_bd_addr_seg -offset 0xFFA60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RTC]
  exclude_bd_addr_seg -offset 0xFF170000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SD1]
  exclude_bd_addr_seg -offset 0xFF150000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SWDT]
  exclude_bd_addr_seg -offset 0xFF110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC0]
  exclude_bd_addr_seg -offset 0xFF120000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC1]
  exclude_bd_addr_seg -offset 0xFF130000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC2]
  exclude_bd_addr_seg -offset 0xFF140000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC3]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART0]
  exclude_bd_addr_seg -offset 0xFF010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART1]
  exclude_bd_addr_seg -offset 0xFF9D0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_MM2S] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_USB0]
  exclude_bd_addr_seg -offset 0xFF9B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AFIFM6]
  exclude_bd_addr_seg -offset 0xFFA50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AMS]
  exclude_bd_addr_seg -offset 0xFFA00000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_APM]
  exclude_bd_addr_seg -offset 0xFF070000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CAN1]
  exclude_bd_addr_seg -offset 0xFF500000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CRL_APB]
  exclude_bd_addr_seg -offset 0xFFCA0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSU]
  exclude_bd_addr_seg -offset 0xFFC80000 -range 0x00020000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSUDMA]
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH]
  exclude_bd_addr_seg -offset 0xFFCC0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_EFUSE]
  exclude_bd_addr_seg -offset 0xFF0E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GEM3]
  exclude_bd_addr_seg -offset 0xFF0A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GPIO]
  exclude_bd_addr_seg -offset 0xFF020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C0]
  exclude_bd_addr_seg -offset 0xFF030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C1]
  exclude_bd_addr_seg -offset 0xFF180000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOUSLCR]
  exclude_bd_addr_seg -offset 0xFF250000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTR]
  exclude_bd_addr_seg -offset 0xFF260000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTRS]
  exclude_bd_addr_seg -offset 0xFF240000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SECURE_SLCR]
  exclude_bd_addr_seg -offset 0xFF300000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI]
  exclude_bd_addr_seg -offset 0xFF990000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI_BUFFERS]
  exclude_bd_addr_seg -offset 0xFFA80000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LDMA]
  exclude_bd_addr_seg -offset 0xFF400000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_SLCR]
  exclude_bd_addr_seg -offset 0xFF980000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU]
  exclude_bd_addr_seg -offset 0xFF9C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU_SINK]
  exclude_bd_addr_seg -offset 0xFFCF0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_MBISTJTAG]
  exclude_bd_addr_seg -offset 0xFFFC0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM]
  exclude_bd_addr_seg -offset 0xFF960000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_CTRL]
  exclude_bd_addr_seg -offset 0xFFA70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_XMPU_CFG]
  exclude_bd_addr_seg -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW]
  exclude_bd_addr_seg -offset 0xFFD80000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PMU_GLOBAL]
  exclude_bd_addr_seg -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI]
  exclude_bd_addr_seg -offset 0xFF0F0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI_CTRL]
  exclude_bd_addr_seg -offset 0xFF9A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RPU]
  exclude_bd_addr_seg -offset 0xFFCE0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RSA]
  exclude_bd_addr_seg -offset 0xFFA60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RTC]
  exclude_bd_addr_seg -offset 0xFF170000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SD1]
  exclude_bd_addr_seg -offset 0xFF150000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SWDT]
  exclude_bd_addr_seg -offset 0xFF110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC0]
  exclude_bd_addr_seg -offset 0xFF120000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC1]
  exclude_bd_addr_seg -offset 0xFF130000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC2]
  exclude_bd_addr_seg -offset 0xFF140000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC3]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART0]
  exclude_bd_addr_seg -offset 0xFF010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART1]
  exclude_bd_addr_seg -offset 0xFF9D0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_S2MM] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_USB0]
  exclude_bd_addr_seg -offset 0xFF9B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AFIFM6]
  exclude_bd_addr_seg -offset 0xFFA50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_AMS]
  exclude_bd_addr_seg -offset 0xFFA00000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_APM]
  exclude_bd_addr_seg -offset 0xFF070000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CAN1]
  exclude_bd_addr_seg -offset 0xFF500000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CRL_APB]
  exclude_bd_addr_seg -offset 0xFFCA0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSU]
  exclude_bd_addr_seg -offset 0xFFC80000 -range 0x00020000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_CSUDMA]
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH]
  exclude_bd_addr_seg -offset 0xFFCC0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_EFUSE]
  exclude_bd_addr_seg -offset 0xFF0E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GEM3]
  exclude_bd_addr_seg -offset 0xFF0A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_GPIO]
  exclude_bd_addr_seg -offset 0xFF020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C0]
  exclude_bd_addr_seg -offset 0xFF030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_I2C1]
  exclude_bd_addr_seg -offset 0xFF180000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOUSLCR]
  exclude_bd_addr_seg -offset 0xFF250000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTR]
  exclude_bd_addr_seg -offset 0xFF260000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SCNTRS]
  exclude_bd_addr_seg -offset 0xFF240000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IOU_SECURE_SLCR]
  exclude_bd_addr_seg -offset 0xFF300000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI]
  exclude_bd_addr_seg -offset 0xFF990000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_IPI_BUFFERS]
  exclude_bd_addr_seg -offset 0xFFA80000 -range 0x00080000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LDMA]
  exclude_bd_addr_seg -offset 0xFF400000 -range 0x00100000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_SLCR]
  exclude_bd_addr_seg -offset 0xFF980000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU]
  exclude_bd_addr_seg -offset 0xFF9C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPD_XPPU_SINK]
  exclude_bd_addr_seg -offset 0xFFCF0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_MBISTJTAG]
  exclude_bd_addr_seg -offset 0xFFFC0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM]
  exclude_bd_addr_seg -offset 0xFF960000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_CTRL]
  exclude_bd_addr_seg -offset 0xFFA70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_OCM_XMPU_CFG]
  exclude_bd_addr_seg -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW]
  exclude_bd_addr_seg -offset 0xFFD80000 -range 0x00040000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_PMU_GLOBAL]
  exclude_bd_addr_seg -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI]
  exclude_bd_addr_seg -offset 0xFF0F0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI_CTRL]
  exclude_bd_addr_seg -offset 0xFF9A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RPU]
  exclude_bd_addr_seg -offset 0xFFCE0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RSA]
  exclude_bd_addr_seg -offset 0xFFA60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_RTC]
  exclude_bd_addr_seg -offset 0xFF170000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SD1]
  exclude_bd_addr_seg -offset 0xFF150000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_SWDT]
  exclude_bd_addr_seg -offset 0xFF110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC0]
  exclude_bd_addr_seg -offset 0xFF120000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC1]
  exclude_bd_addr_seg -offset 0xFF130000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC2]
  exclude_bd_addr_seg -offset 0xFF140000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_TTC3]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART0]
  exclude_bd_addr_seg -offset 0xFF010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_UART1]
  exclude_bd_addr_seg -offset 0xFF9D0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces ethernet_subsystem/axi_dma_eth_0/Data_SG] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP2/HP0_USB0]
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Data] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH]
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces storage_subsystem/microblaze_4/Instruction] [get_bd_addr_segs ps_subsystem/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.645031",
   "Default View_TopLeft":"1569,-29",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr4_sdram -pg 1 -lvl 10 -x 8120 -y 20 -defaultsOSRD
preplace port mgt_clk -pg 1 -lvl 0 -x -50 -y 2160 -defaultsOSRD
preplace port pmod -pg 1 -lvl 10 -x 8120 -y 1170 -defaultsOSRD
preplace port sfp -pg 1 -lvl 10 -x 8120 -y 2750 -defaultsOSRD
preplace port uart2_pl -pg 1 -lvl 10 -x 8120 -y 2120 -defaultsOSRD
preplace port uart_enclv0_tx -pg 1 -lvl 10 -x 8120 -y 670 -defaultsOSRD
preplace port uart_enclv1_tx -pg 1 -lvl 10 -x 8120 -y 930 -defaultsOSRD
preplace port uart_network_tx -pg 1 -lvl 10 -x 8120 -y 2770 -defaultsOSRD
preplace port uart_os_tx -pg 1 -lvl 10 -x 8120 -y 2700 -defaultsOSRD
preplace port uart_serial_out_tx -pg 1 -lvl 10 -x 8120 -y 1020 -defaultsOSRD
preplace port uart_storage_tx -pg 1 -lvl 10 -x 8120 -y 1990 -defaultsOSRD
preplace port tpm_rx -pg 1 -lvl 0 -x -50 -y 280 -defaultsOSRD
preplace port tpm_tx -pg 1 -lvl 10 -x 8120 -y 370 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 10 -x 8120 -y 2570 -defaultsOSRD
preplace portBus sfp_tx_dis -pg 1 -lvl 10 -x 8120 -y 2730 -defaultsOSRD
preplace inst LED_CONCAT -pg 1 -lvl 9 -x 7490 -y 2570 -defaultsOSRD
preplace inst OS_subsys -pg 1 -lvl 7 -x 5540 -y 1630 -defaultsOSRD
preplace inst enclave0_subsys -pg 1 -lvl 4 -x 2230 -y 380 -defaultsOSRD
preplace inst enclave1_subsys -pg 1 -lvl 3 -x 1100 -y 960 -defaultsOSRD
preplace inst ethernet_subsystem -pg 1 -lvl 5 -x 3380 -y 1890 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 80 -y 2830 -defaultsOSRD
preplace inst ps_subsystem -pg 1 -lvl 6 -x 4270 -y 2110 -defaultsOSRD
preplace inst secure_serial_in -pg 1 -lvl 8 -x 6540 -y 2160 -defaultsOSRD
preplace inst secure_serial_out -pg 1 -lvl 8 -x 6540 -y 1330 -defaultsOSRD
preplace inst storage_subsystem -pg 1 -lvl 9 -x 7490 -y 1580 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1100 -y 2280 -defaultsOSRD
preplace inst TPM_subsys -pg 1 -lvl 2 -x 480 -y 1660 -defaultsOSRD
preplace netloc In14_1 1 4 6 3010 2650 NJ 2650 NJ 2650 6160J 2480 7270J 2440 7860
preplace netloc In15_1 1 4 6 3020 2660 NJ 2660 NJ 2660 NJ 2660 7250J 2700 7850
preplace netloc In2_1 1 7 3 6200 1010 NJ 1010 7790
preplace netloc In2_2 1 7 3 6220 1980 6860J 2130 7790
preplace netloc In3_1 1 5 1 3830 2010n
preplace netloc In3_2 1 7 3 6210 1030 NJ 1030 7780
preplace netloc In3_3 1 7 3 6210 1960 6870J 2140 7770
preplace netloc In4_1 1 5 1 3810 2030n
preplace netloc OS_subsys_locked_out 1 7 2 6040 1870 6900J
preplace netloc OS_subsys_locked_out1 1 7 2 6030 1890 6880J
preplace netloc OS_subsys_tx_0 1 7 3 6010J 1900 6890J 2150 8020J
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_0 1 6 3 5060 360 NJ 360 6750
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_1 1 3 6 1610 920 NJ 920 NJ 920 4700J 840 NJ 840 6710
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_2 1 2 7 640 1470 1320J 1420 2560J 200 NJ 200 NJ 200 6140J 190 6830
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl0 1 6 3 5050 340 NJ 340 6810
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl1 1 3 6 1580 1010 NJ 1010 NJ 1010 4730J 770 NJ 770 6790
preplace netloc Octopos_MailBox_1Wri_0_Interrupt_ctrl2 1 2 7 650 1460 1480J 1410 2530J 190 NJ 190 NJ 190 5870J 200 6840
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_0 1 6 3 5080 350 NJ 350 6740
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_1 1 3 6 1750 790 NJ 790 NJ 790 NJ 790 NJ 790 6690
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_2 1 2 7 680 1440 1440J 1400 2580J 380 NJ 380 NJ 380 NJ 380 6730
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_ctrl0 1 6 3 5120 390 NJ 390 6720
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_ctrl1 1 3 6 1730 830 2720J 810 NJ 810 NJ 810 NJ 810 6700
preplace netloc Octopos_MailBox_3Wri_0_Interrupt_ctrl2 1 2 7 660 1480 1500J 1430 2610J 210 NJ 210 NJ 210 NJ 210 6800
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_0 1 3 4 1280 1170 2710J 1180 NJ 1180 4660J
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_1 1 3 1 1260 200n
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_ctrl0 1 3 4 N 1180 2790J 1170 NJ 1170 4670J
preplace netloc Octopos_MailBox_3Wri_1_Interrupt_ctrl1 1 3 1 1270 220n
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_0 1 4 3 2460J 480 NJ 480 4540
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_1 1 2 3 670 1410 1420J 1370 2400
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl0 1 4 3 NJ 580 NJ 580 4910
preplace netloc Octopos_MailBox_3Wri_2_Interrupt_ctrl1 1 2 3 710 1390 1410J 1360 2370
preplace netloc Q_STORAGE_DATA_IN_Interrupt_0 1 6 4 5110 420 NJ 420 7110J 410 7800
preplace netloc Q_STORAGE_DATA_IN_Interrupt_1 1 3 7 1620 1020 NJ 1020 NJ 1020 4660J 430 NJ 430 NJ 430 7770
preplace netloc Q_STORAGE_DATA_IN_Interrupt_2 1 2 8 750 1430 1430J 1390 2630J 440 NJ 440 NJ 440 NJ 440 NJ 440 7760
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl0 1 6 4 5070 400 NJ 400 NJ 400 7860
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl1 1 3 7 1790 810 2700J 780 NJ 780 NJ 780 NJ 780 NJ 780 7700
preplace netloc Q_STORAGE_DATA_IN_Interrupt_ctrl2 1 2 8 790 1420 1310J 1380 2570J 410 NJ 410 NJ 410 NJ 410 6950J 420 7850
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_0 1 6 4 5090 470 NJ 470 7030J 390 7900
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_1 1 3 7 1700 900 2500J 490 NJ 490 NJ 490 NJ 490 NJ 490 7820
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_2 1 2 8 810 1370 1360J 1340 2670J 500 NJ 500 NJ 500 NJ 500 NJ 500 7810
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl0 1 6 4 5100 580 NJ 580 NJ 580 7750
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl1 1 3 7 1670 990 2480J 450 NJ 450 NJ 450 NJ 450 NJ 450 7890
preplace netloc Q_STORAGE_DATA_OUT_Interrupt_ctrl2 1 2 8 820 1360 1350J 1330 2590J 460 NJ 460 NJ 460 NJ 460 NJ 460 7880
preplace netloc Q_STORAGE_IN_2_Interrupt_0 1 6 4 5010 240 NJ 240 NJ 240 7980
preplace netloc Q_STORAGE_IN_2_Interrupt_1 1 3 7 1770 840 2520J 520 NJ 520 4570J 480 NJ 480 NJ 480 7910
preplace netloc Q_STORAGE_IN_2_Interrupt_2 1 2 8 700 1490 1520J 1440 2750J 530 NJ 530 NJ 530 NJ 530 NJ 530 7870
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl0 1 6 4 4990 230 NJ 230 NJ 230 8000
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl1 1 3 7 1780 850 2470J 430 NJ 430 4640J 510 NJ 510 NJ 510 7940
preplace netloc Q_STORAGE_IN_2_Interrupt_ctrl2 1 2 8 830 1380 1300J 1350 2690J 510 NJ 510 4580J 520 NJ 520 NJ 520 7930
preplace netloc Q_STORAGE_OUT_2_Interrupt_0 1 6 4 5030 250 NJ 250 NJ 250 8010
preplace netloc Q_STORAGE_OUT_2_Interrupt_1 1 3 7 1820 780 2540J 560 NJ 560 NJ 560 NJ 560 NJ 560 7920
preplace netloc Q_STORAGE_OUT_2_Interrupt_2 1 2 8 690 1530 1550J 1480 2870J 830 NJ 830 NJ 830 NJ 830 NJ 830 7840
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl0 1 6 4 5040 370 NJ 370 NJ 370 8020
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl1 1 3 7 1720 1000 2640J 540 NJ 540 NJ 540 NJ 540 NJ 540 7960
preplace netloc Q_STORAGE_OUT_2_Interrupt_ctrl2 1 2 8 720 1500 1530J 1450 2780J 550 NJ 550 NJ 550 NJ 550 NJ 550 7950
preplace netloc Q_UNTRUSTED_Interrupt_1 1 5 3 3980 2770 NJ 2770 5900
preplace netloc enclave0_ps_mailbox_Interrupt_0 1 4 3 2490J 570 NJ 570 4960
preplace netloc enclave0_subsys_locked_out 1 4 5 2490 590 NJ 590 NJ 590 NJ 590 6970J
preplace netloc enclave0_subsys_locked_out1 1 4 5 2510 600 NJ 600 NJ 600 NJ 600 6950J
preplace netloc enclave0_subsys_tx_0 1 4 6 2550J 610 NJ 610 NJ 610 NJ 610 7260J 640 8070J
preplace netloc enclave1_ps_mailbox_Interrupt_0 1 3 4 N 1160 2770J 1100 NJ 1100 NJ
preplace netloc enclave1_subsys_tx_0 1 3 7 NJ 1220 2730J 620 NJ 620 NJ 620 NJ 620 7240J 650 8060J
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_0 1 5 2 3780 1460 NJ
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_1 1 3 3 1630 1200 NJ 1200 3640
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_2 1 2 4 730 1510 1540J 1460 2880J 1290 3610
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_3 1 5 1 3910 1590n
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_ctrl0 1 5 2 3900 1480 NJ
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_ctrl1 1 3 3 1680 1190 NJ 1190 3700
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_ctrl2 1 2 4 870 1330 1280J 1310 NJ 1310 3600
preplace netloc ethernet_subsystem_DATA_IN_Interrupt_ctrl3 1 5 1 3900 1670n
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_0 1 5 2 NJ 1690 4660
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_1 1 3 3 1590 2570 2500J 2600 3640
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_2 1 2 4 860 1350 1290J 1320 NJ 1320 3590
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_3 1 5 1 3790 1750n
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_ctrl0 1 5 2 3750J 1720 4540
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_ctrl1 1 3 3 1640 1230 NJ 1230 3690
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_ctrl2 1 2 4 740 1540 1560J 1490 2890J 1300 3620
preplace netloc ethernet_subsystem_DATA_OUT_Interrupt_ctrl3 1 5 1 3870 1830n
preplace netloc ethernet_subsystem_IN2_Interrupt_0 1 5 2 3760J 1730 4810
preplace netloc ethernet_subsystem_IN2_Interrupt_1 1 3 3 1650 1260 NJ 1260 3680
preplace netloc ethernet_subsystem_IN2_Interrupt_2 1 2 4 880 1340 1270J 1270 NJ 1270 3670
preplace netloc ethernet_subsystem_IN2_Interrupt_3 1 5 1 3860 1910n
preplace netloc ethernet_subsystem_IN2_Interrupt_ctrl0 1 5 2 3770J 1740 4840
preplace netloc ethernet_subsystem_IN2_Interrupt_ctrl1 1 3 3 1660 1280 NJ 1280 3660
preplace netloc ethernet_subsystem_IN2_Interrupt_ctrl2 1 2 4 760 1550 1580J 1500 2810J 1330 3630
preplace netloc ethernet_subsystem_IN2_Interrupt_ctrl13 1 5 1 3850 1990n
preplace netloc ethernet_subsystem_OUT2_Interrupt_0 1 5 2 3810J 1750 4850
preplace netloc ethernet_subsystem_OUT2_Interrupt_1 1 3 3 1740 1070 NJ 1070 3740
preplace netloc ethernet_subsystem_OUT2_Interrupt_2 1 2 4 850 1400 1340J 1250 2810J 1220 3720
preplace netloc ethernet_subsystem_OUT2_Interrupt_3 1 5 1 3820 2070n
preplace netloc ethernet_subsystem_OUT2_Interrupt_ctrl0 1 5 2 3840J 1760 4870
preplace netloc ethernet_subsystem_OUT2_Interrupt_ctrl1 1 3 3 1710 1210 NJ 1210 3730
preplace netloc ethernet_subsystem_OUT2_Interrupt_ctrl2 1 2 4 840 1450 1390J 1240 NJ 1240 3710
preplace netloc ethernet_subsystem_OUT2_Interrupt_ctrl3 1 5 1 3800 2150n
preplace netloc ethernet_subsystem_dout_0 1 5 5 3680J 2710 NJ 2710 NJ 2710 NJ 2710 8020J
preplace netloc ethernet_subsystem_locked_out 1 5 4 3750J 2620 NJ 2620 NJ 2620 6700
preplace netloc ethernet_subsystem_locked_out1 1 5 4 3730J 2600 NJ 2600 NJ 2600 N
preplace netloc ethernet_subsystem_tx_0 1 5 5 3660J 2780 NJ 2780 6190J 2770 NJ 2770 NJ
preplace netloc mailbox_0_Interrupt_1 1 5 3 4020 2630 NJ 2630 5750
preplace netloc mdm_1_debug_sys_rst 1 1 6 200J 2900 590 2890 NJ 2890 NJ 2890 3910 2890 4960
preplace netloc microblaze_6_Clk 1 1 8 300 1480 620 1520 1450 2180 2810 2610 NJ 2610 4900 2550 6100 1940 7130
preplace netloc secure_serial_out_tx_0 1 8 2 6920J 1020 NJ
preplace netloc storage_subsystem_DATA_IN_Interrupt_3 1 5 5 4010 700 NJ 700 NJ 700 NJ 700 7710
preplace netloc storage_subsystem_DATA_IN_Interrupt_ctrl3 1 5 5 4000 670 NJ 670 NJ 670 NJ 670 7720
preplace netloc storage_subsystem_DATA_OUT_Interrupt_3 1 5 5 4030 720 NJ 720 NJ 720 NJ 720 7730
preplace netloc storage_subsystem_DATA_OUT_Interrupt_ctrl3 1 5 5 3990 710 NJ 710 NJ 710 NJ 710 7740
preplace netloc storage_subsystem_IN2_Interrupt_3 1 5 5 3950 470 4980J 570 NJ 570 NJ 570 7830
preplace netloc storage_subsystem_IN2_Interrupt_ctrl13 1 5 5 3970 2960 NJ 2960 NJ 2960 NJ 2960 7980
preplace netloc storage_subsystem_OUT2_Interrupt_3 1 5 5 4010 2880 NJ 2880 NJ 2880 NJ 2880 7870
preplace netloc storage_subsystem_OUT2_Interrupt_ctrl3 1 5 5 4030 2720 NJ 2720 NJ 2720 NJ 2720 7820
preplace netloc storage_subsystem_tx_0 1 9 1 8040J 1890n
preplace netloc xlconcat_0_dout 1 9 1 NJ 2570
preplace netloc xlconstant_0_dout 1 3 2 NJ 2280 NJ
preplace netloc zynq_ultra_ps_e_0_ps_pl_irq_ipi_channel7 1 6 1 4860 1440n
preplace netloc zynq_ultra_ps_e_0_ps_pl_irq_ttc0_0 1 6 3 4550J 2320 6130J 1970 N
preplace netloc ps_subsystem_pl_resetn0 1 6 1 4560 1720n
preplace netloc ethernet_subsystem_busy0 1 5 2 3780J 1770 4880
preplace netloc ethernet_subsystem_busy1 1 5 2 3880J 1780 N
preplace netloc ethernet_subsystem_busy2 1 5 2 3890J 1790 4540
preplace netloc ethernet_subsystem_busy3 1 5 2 3710J 2430 4920
preplace netloc storage_subsystem_busy6 1 6 4 5030 2380 NJ 2380 NJ 2380 7760
preplace netloc SYS_Rst_1 1 7 2 5990 1910 6930J
preplace netloc processor_rst_1 1 7 2 5980 1920 6920J
preplace netloc ARESETN_1 1 7 2 5970 1930 6910J
preplace netloc storage_subsystem_busy0 1 6 4 5040 2390 NJ 2390 NJ 2390 7750
preplace netloc storage_subsystem_busy1 1 6 4 4990 2420 NJ 2420 6840J 2430 7810
preplace netloc storage_subsystem_busy2 1 6 4 5000 2430 NJ 2430 7270J 2420 7740
preplace netloc storage_subsystem_busy3 1 6 4 5050 2410 NJ 2410 NJ 2410 7730
preplace netloc SYS_Rst_2 1 7 1 5960 1880n
preplace netloc processor_rst_2 1 7 1 5950 1900n
preplace netloc s_axi_aresetn_1 1 7 1 5940 1920n
preplace netloc secure_serial_in_busy0 1 6 3 5010 2440 NJ 2440 6700
preplace netloc storage_subsystem_busy5 1 6 4 5080 2400 NJ 2400 7270J 2350 7720
preplace netloc Reset_1 1 7 1 6000 1390n
preplace netloc SYS_Rst_3 1 7 1 6020 1410n
preplace netloc s_ctrl0_axi_aresetn_1 1 7 1 6060 1450n
preplace netloc secure_serial_out_busy0 1 6 3 5020 2490 NJ 2490 6780
preplace netloc storage_subsystem_busy4 1 6 4 4980 2730 NJ 2730 NJ 2730 7800
preplace netloc Rst_1 1 3 5 1760 1080 NJ 1080 NJ 1080 4770J 870 5920
preplace netloc enclave0_subsys_busy0 1 4 3 NJ 680 NJ 680 4690
preplace netloc enclave1_subsys_busy1 1 3 4 1260J 2600 2420J 2720 3630J 2750 4950
preplace netloc storage_subsystem_Res 1 6 4 5100 2360 NJ 2360 NJ 2360 7710
preplace netloc ethernet_subsystem_Res 1 5 2 3690 2440 4940J
preplace netloc secure_serial_out_busy1 1 6 3 5060 2510 NJ 2510 6770
preplace netloc secure_serial_in_busy1 1 6 3 5070 2530 NJ 2530 6730
preplace netloc enclave0_subsys_busy1 1 4 3 2620J 690 NJ 690 4640
preplace netloc mb_reset_2 1 2 6 780 2950 NJ 2950 NJ 2950 NJ 2950 NJ 2950 5870
preplace netloc SYS_Rst_5 1 2 6 800 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 5790
preplace netloc Rst_2 1 2 6 770 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 5780
preplace netloc AXI_ARESETN_2 1 2 6 630 2580 NJ 2580 2460J 2620 3670J 2640 NJ 2640 5730
preplace netloc storage_subsystem_Res1 1 6 4 5110 2370 NJ 2370 NJ 2370 7700
preplace netloc ethernet_subsystem_Res1 1 5 2 3700 2420 4930J
preplace netloc secure_serial_out_busy2 1 6 3 5120 2350 NJ 2350 6720
preplace netloc secure_serial_in_busy2 1 6 3 5090 2470 NJ 2470 6690
preplace netloc OS_subsys_mb_reset 1 4 4 3040 2680 NJ 2680 NJ 2680 5800
preplace netloc OS_subsys_bus_struct_reset 1 4 4 3030 2670 NJ 2670 NJ 2670 5740
preplace netloc OS_subsys_peripheral_aresetn 1 4 4 2860 2840 NJ 2840 NJ 2840 5840
preplace netloc processor_rst_3 1 1 6 350 2590 N 2590 N 2590 2450 2710 3640 2730 4580
preplace netloc SYS_Rst_6 1 1 6 360 2610 N 2610 N 2610 2410 2730 3620 2760 4570
preplace netloc S0_AXI_ARESETN_1 1 1 6 370 2620 N 2620 N 2620 2400 2740 3610 2790 4910
preplace netloc Rst_3 1 6 1 4890 1640n
preplace netloc enclave1_subsys_busy0 1 3 4 1250J 2630 2370J 2760 3590J 2810 4970
preplace netloc tpm_rx_1 1 0 2 NJ 280 240
preplace netloc TPM_subsys_tpm_tx 1 2 8 NJ 1660 NJ 1660 2440J 2750 3600J 2800 NJ 2800 NJ 2800 NJ 2800 8050
preplace netloc AXI_ARESETN_1 1 3 5 1600 910 NJ 910 NJ 910 4720J 880 5910
preplace netloc SYS_Rst_4 1 3 5 1800 1030 NJ 1030 NJ 1030 4750J 900 5870
preplace netloc OS_subsys_mb_reset4 1 3 5 1810 1060 NJ 1060 NJ 1060 4740J 850 5890
preplace netloc microblaze_0_debug 1 1 7 190J 1440 580 -20 NJ -20 NJ -20 NJ -20 NJ -20 6190
preplace netloc microblaze_1_debug 1 1 7 220J 2830 N 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 6140
preplace netloc microblaze_2_axi_periph_M01_AXI 1 4 4 2680J 2820 NJ 2820 NJ 2820 6150
preplace netloc microblaze_2_axi_periph_M02_AXI 1 4 4 2660 2860 NJ 2860 NJ 2860 6180J
preplace netloc microblaze_2_axi_periph_M04_AXI 1 4 4 NJ 100 NJ 100 NJ 100 6180
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 4820 1040n
preplace netloc IN2_S0_data2_AXI_1 1 3 2 1300J 1140 2600
preplace netloc DATA_OUT_s_ctrl3_axi_1 1 4 3 2950 2510 NJ 2510 4480
preplace netloc IN2_S0_data3_AXI_1 1 4 3 2880 2550 NJ 2550 4520
preplace netloc IN2_S0_data1_AXI_1 1 4 1 2740 420n
preplace netloc microblaze_2_axi_periph_M14_AXI 1 4 5 2380J 270 4000J 280 4960J 290 NJ 290 7250
preplace netloc microblaze_3_axi_periph_M05_AXI 1 3 5 1520 820 NJ 820 NJ 820 NJ 820 6120J
preplace netloc microblaze_2_axi_periph_M07_AXI 1 2 3 850 560 1550J 770 2410
preplace netloc microblaze_2_axi_periph_M15_AXI 1 4 5 NJ 280 3990J 290 4660J 300 NJ 300 7230
preplace netloc microblaze_3_axi_periph_M04_AXI 1 3 5 1530 750 2510J 760 NJ 760 NJ 760 6140J
preplace netloc microblaze_2_axi_periph_M06_AXI 1 2 3 860 0 NJ 0 2410
preplace netloc microblaze_2_axi_periph_M16_AXI 1 4 5 NJ 300 NJ 300 4540J 310 NJ 310 7170
preplace netloc microblaze_2_axi_periph_M17_AXI 1 4 5 NJ 320 NJ 320 NJ 320 NJ 320 7140
preplace netloc microblaze_2_debug 1 1 3 200 1450 590 60 NJ
preplace netloc microblaze_3_axi_periph_M09_AXI 1 3 1 1250 160n
preplace netloc microblaze_3_axi_periph_M10_AXI 1 3 6 1500J 860 NJ 860 NJ 860 NJ 860 NJ 860 7190
preplace netloc DATA_OUT_s_ctrl2_axi_1 1 3 2 1340J 1130 2650
preplace netloc DATA_OUT_s_ctrl1_axi_1 1 4 1 2760 400n
preplace netloc microblaze_2_axi_periph_M10_AXI 1 4 5 2820J 250 4030J 260 NJ 260 NJ 260 7280
preplace netloc DATA_OUT_s_ctrl0_axi_1 1 4 4 2940 2500 NJ 2500 NJ 2500 5810
preplace netloc microblaze_3_axi_periph_M08_AXI 1 3 1 1240 120n
preplace netloc DATA_OUT_S0_data3_AXI_1 1 4 3 2930 2490 NJ 2490 4490
preplace netloc OUT2_S0_data3_AXI_1 1 4 3 2840 2690 NJ 2690 4530
preplace netloc OUT2_S0_data2_AXI_1 1 3 2 1350J 1090 2620
preplace netloc OUT2_S0_data1_AXI_1 1 4 1 2390 460n
preplace netloc OUT2_S0_data0_AXI_1 1 4 4 2960 2570 NJ 2570 NJ 2570 5850
preplace netloc IN2_s_ctrl3_axi_1 1 4 3 2980 2530 NJ 2530 4470
preplace netloc IN2_S0_data0_AXI_1 1 4 4 2870 2540 NJ 2540 NJ 2540 5860
preplace netloc DATA_IN_S0_data3_AXI_1 1 4 3 2890 2450 NJ 2450 4510
preplace netloc DATA_IN_S0_data0_AXI_1 1 4 4 2900 180 NJ 180 NJ 180 5930
preplace netloc IN2_s_ctrl1_axi_1 1 4 1 2430 440n
preplace netloc DATA_IN_S0_data2_AXI_1 1 3 2 1330J 1470 2670
preplace netloc DATA_IN_s_ctrl0_axi_1 1 4 4 2900 2460 NJ 2460 NJ 2460 5830
preplace netloc DATA_IN_s_ctrl2_axi_1 1 3 2 1370J 1110 2720
preplace netloc DATA_IN_s_ctrl3_axi_1 1 4 3 2910 2470 NJ 2470 4500
preplace netloc DATA_INs_ctrl1_axi_1 1 4 1 2800 360n
preplace netloc DATA_OUT_S0_data0_AXI_1 1 4 4 2920 2480 NJ 2480 NJ 2480 5820
preplace netloc DATA_OUT_S0_data1_AXI_1 1 4 1 2450 380n
preplace netloc DATA_OUT_S0_data2_AXI_1 1 3 2 1360J 1120 2700
preplace netloc secure_serial_in_uart2_pl 1 8 2 6850J 2120 NJ
preplace netloc storage_subsystem_M16_AXI 1 1 9 290 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 7990
preplace netloc microblaze_6_axi_periph_M01_AXI 1 3 5 1560 940 NJ 940 NJ 940 NJ 940 5820
preplace netloc microblaze_6_debug 1 1 6 230J 1460 600 550 1490J 1050 NJ 1050 NJ 1050 4780
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 4830 1060n
preplace netloc microblaze_2_axi_periph_M05_AXI 1 4 4 NJ 120 NJ 120 NJ 120 6170
preplace netloc microblaze_6_axi_periph_M16_AXI 1 7 2 6180J 1510 6990
preplace netloc DATA_IN_S0_data1_AXI_1 1 4 1 2820 340n
preplace netloc microblaze_6_axi_periph_M17_AXI 1 7 2 6090J 1540 6960
preplace netloc microblaze_3_axi_periph_M01_AXI 1 3 5 1400 2870 NJ 2870 NJ 2870 NJ 2870 6170J
preplace netloc microblaze_3_debug 1 1 2 210 1470 610
preplace netloc microblaze_3_axi_periph_M17_AXI 1 3 6 1410J 1040 NJ 1040 NJ 1040 4710J 680 NJ 680 7020
preplace netloc secure_serial_out_M05_AXI 1 8 1 6910 1230n
preplace netloc microblaze_6_axi_periph_M13_AXI 1 7 2 6200J 1500 7000
preplace netloc secure_serial_in_M05_AXI 1 8 1 7280 1890n
preplace netloc microblaze_2_axi_periph_M13_AXI 1 4 5 2460J 220 NJ 220 NJ 220 NJ 220 7210
preplace netloc microblaze_2_axi_periph_M12_AXI 1 4 5 2450J 240 NJ 240 4980J 280 NJ 280 7200
preplace netloc microblaze_2_axi_periph_M11_AXI 1 4 5 2420J 260 4010J 270 NJ 270 NJ 270 7270
preplace netloc microblaze_3_axi_periph_M02_AXI 1 3 5 1380 2900 NJ 2900 NJ 2900 NJ 2900 6200J
preplace netloc IN2_s_ctrl0_axi_1 1 4 4 2970 2520 NJ 2520 NJ 2520 5770
preplace netloc IN2_s_ctrl2_axi_1 1 3 2 1290J 1150 2540
preplace netloc microblaze_3_axi_periph_M16_AXI 1 3 6 1420J 970 NJ 970 NJ 970 4680J 740 NJ 740 7010
preplace netloc microblaze_3_axi_periph_M15_AXI 1 3 6 1430J 960 NJ 960 NJ 960 4670J 730 NJ 730 7130
preplace netloc microblaze_6_axi_periph_M06_AXI 1 7 1 6050 1220n
preplace netloc microblaze_6_axi_periph_M05_AXI 1 7 1 6070 1200n
preplace netloc microblaze_6_axi_periph_M07_AXI 1 3 5 1570 980 NJ 980 NJ 980 4760J 960 5740
preplace netloc microblaze_6_axi_periph_M08_AXI 1 3 5 1690 800 NJ 800 NJ 800 NJ 800 5830
preplace netloc microblaze_6_axi_periph_M11_AXI 1 7 2 6020J 1150 N
preplace netloc microblaze_6_axi_periph_M10_AXI 1 2 6 620 -10 NJ -10 NJ -10 NJ -10 NJ -10 5990
preplace netloc ps8_0_axi_periph_M09_AXI 1 6 3 4540J 2340 NJ 2340 7150
preplace netloc ps8_0_axi_periph_M08_AXI 1 6 3 4590J 2310 6120J 1880 7040
preplace netloc ps8_0_axi_periph_M07_AXI 1 6 3 4790J 910 NJ 910 7080
preplace netloc ps8_0_axi_periph_M06_AXI 1 6 3 4800J 920 NJ 920 7100
preplace netloc storage_subsystem_Pmod_out_0 1 9 1 NJ 1170
preplace netloc ps8_0_axi_periph_M05_AXI 1 6 3 4620J 2300 6090J 1860 6990
preplace netloc ps8_0_axi_periph_M04_AXI 1 6 3 4600J 2330 NJ 2330 7060
preplace netloc storage_subsystem_M00_AXI 1 5 5 3960 2740 NJ 2740 NJ 2740 NJ 2740 7970
preplace netloc OS_subsys_M39_AXI 1 1 7 340 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 5760
preplace netloc enclave0_subsys_M29_AXI 1 1 4 310 1830 NJ 1830 NJ 1830 2420
preplace netloc microblaze_0_debug_1 1 1 1 250 1540n
preplace netloc OUT2_s_ctrl0_axi_1 1 4 4 2850 2700 NJ 2700 NJ 2700 5930
preplace netloc microblaze_6_axi_periph_M09_AXI 1 2 6 870 570 1540J 760 2650J 750 NJ 750 NJ 750 5880
preplace netloc secure_serial_out_M04_AXI 1 8 1 6930 1210n
preplace netloc microblaze_3_axi_periph_M11_AXI 1 3 6 1480J 890 NJ 890 NJ 890 NJ 890 NJ 890 7160
preplace netloc microblaze_3_axi_periph_M12_AXI 1 3 6 1470J 880 NJ 880 NJ 880 4570J 660 NJ 660 7110
preplace netloc microblaze_3_axi_periph_M13_AXI 1 3 6 1460J 870 NJ 870 NJ 870 4650J 690 NJ 690 7070
preplace netloc microblaze_3_axi_periph_M14_AXI 1 3 6 1440J 930 NJ 930 NJ 930 NJ 930 NJ 930 7090
preplace netloc microblaze_6_axi_periph_M15_AXI 1 7 2 6190J 1520 6980
preplace netloc microblaze_6_axi_periph_M14_AXI 1 7 2 6170J 1550 6990
preplace netloc microblaze_6_axi_periph_M12_AXI 1 7 2 6000J 1140 7120
preplace netloc ethernet_subsystem_M18_AXI 1 1 5 330 2440 NJ 2440 NJ 2440 NJ 2440 3650
preplace netloc secure_serial_in_M08_AXI 1 1 8 270 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 6760
preplace netloc enclave1_subsys_M29_AXI 1 1 3 320 1840 NJ 1840 1240
preplace netloc secure_serial_out_M08_AXI 1 1 8 280 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 6820
preplace netloc microblaze_6_axi_periph_M04_AXI 1 7 1 6100 1180n
preplace netloc microblaze_6_axi_periph_M18_AXI 1 7 2 6080J 1530 6940
preplace netloc microblaze_6_axi_periph_M02_AXI 1 2 6 880 580 1510J 950 NJ 950 NJ 950 NJ 950 5810
preplace netloc secure_serial_in_M04_AXI 1 8 1 7110 1830n
preplace netloc OUT2_s_ctrl1_axi_1 1 4 1 2380 480n
preplace netloc OUT2_s_ctrl2_axi_1 1 3 2 1310J 1100 2550
preplace netloc OUT2_s_ctrl3_axi_1 1 4 3 2990 2580 NJ 2580 4460
preplace netloc S_AXI_LITE_1 1 4 3 3000 2590 NJ 2590 4450
preplace netloc ethernet_subsystem_M15_AXI 1 5 4 3750 170 NJ 170 NJ 170 7180J
preplace netloc ethernet_subsystem_M16_AXI 1 5 4 3760 630 NJ 630 NJ 630 7030J
preplace netloc ethernet_subsystem_M_AXI_MM2S 1 5 1 3940 1430n
preplace netloc ethernet_subsystem_M_AXI_S2MM 1 5 1 3920 1450n
preplace netloc microblaze_6_axi_periph_M03_AXI 1 7 1 6130 1160n
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 3 4610J 2450 NJ 2450 7050
preplace netloc ethernet_subsystem_M_AXI_SG 1 5 1 3930 1470n
preplace netloc ps8_0_axi_periph_M03_AXI 1 6 3 4630J 2290 6110J 1950 6860
preplace netloc ethernet_subsystem_sfp_0 1 5 5 3770J 640 NJ 640 NJ 640 7220J 660 8030J
preplace netloc mdm_1_MBDEBUG_4 1 1 8 190J 2820 590 2640 NJ 2640 2830J 650 NJ 650 NJ 650 NJ 650 7150
preplace netloc mdm_1_MBDEBUG_6 1 1 4 260 1850 580 1800 NJ 1800 NJ
preplace netloc mgt_clk_0_1 1 0 5 NJ 2160 NJ 2160 N 2160 NJ 2160 NJ
levelinfo -pg 1 -50 80 480 1100 2230 3380 4270 5540 6540 7490 8120
pagesize -pg 1 -db -bbox -sgen -160 -30 8300 3140
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_design_1()
cr_bd_design_1 ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files design_1.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files design_1.bd ] 
set_property IS_ENABLED "1" [get_files design_1.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files design_1.bd ] 
set_property IS_LOCKED "0" [get_files design_1.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files design_1.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files design_1.bd ] 
set_property PFM_NAME "" [get_files design_1.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files design_1.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files design_1.bd ] 
set_property USED_IN_SIMULATION "1" [get_files design_1.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files design_1.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xczu9eg-ffvb1156-2-e -flow {Vivado Synthesis 2019} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2019" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xczu9eg-ffvb1156-2-e -flow {Vivado Implementation 2019} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2019" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Default settings for Implementation." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2019" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
