// Seed: 3292804069
module module_0 #(
    parameter id_4 = 32'd46,
    parameter id_5 = 32'd88
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  uwire id_3;
  assign module_1.id_0 = 0;
  parameter id_4 = -1'b0 ==? 1;
  assign id_3 = -1;
  wire _id_5;
  wire [id_4 : id_5] id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4
);
  bit id_6 = -1;
  assign id_6 = id_3;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  initial id_6 <= id_4;
endmodule
