// Seed: 1754640580
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output supply1 id_4
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wor   id_5
);
  wire id_7;
  ;
  reg  id_8 = -1;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always id_8 <= -1;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wand id_4,
    output tri id_5,
    output wor id_6,
    input uwire id_7,
    output tri id_8,
    input wor id_9,
    output tri0 id_10,
    output wand id_11,
    output wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input wire id_15
    , id_22 = 1,
    input supply1 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output tri id_19,
    output tri id_20
);
endmodule
