{"vcs1":{"timestamp_begin":1747360853.760144631, "rt":6.98, "ut":7.08, "st":0.29}}
{"vcselab":{"timestamp_begin":1747360860.797152010, "rt":0.19, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1747360861.026368234, "rt":0.67, "ut":0.54, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747360853.390067279}
{"VCS_COMP_START_TIME": 1747360853.390067279}
{"VCS_COMP_END_TIME": 1747360861.786909401}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 453408}}
{"vcselab": {"peak_mem": 162256}}
