<!DOCTYPE html>
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>CH57Xxx</title>

<style type="text/css">
#col-1 {
  position: relative;
  width: 50%;
  float: left;
  height: 90%;
}

#col-2 {
  position:fixed;
  right:0;
  top:0;
  width:50%;
  height:100%;
  overflow:auto;
}
</style>

<script>

var found=[];
var lelems=[], relems=[];

function lelems_init(){
  let ld = document.getElementById("col-1");
  lelems = ld.getElementsByClassName("content");
  relems.namedItem = (name)=>{return null;}
}

function search(){
  resetContent();
  let searchText=document.getElementById("search-field").value;
  for(let i=0; i<lelems.length; i++){
    if(lelems[i].textContent.indexOf(searchText)!==-1){
      expandDetails(lelems[i]);
      if(lelems[i].innerText.indexOf(searchText)!==-1){
        lelems[i].style.background='yellow';
      }
      found.push(lelems[i]);
    }
  }
}

function resetContent(){
  for(let i=0;i<found.length;i++){
    found[i].style.background='transparent';
  }
  let details=document.getElementsByTagName("DETAILS");
  for(let i=0;i<details.length;i++){
    details[i].removeAttribute("open");
  }
  found=[];
}

function expandDetails(element){
  let tagName=element.tagName;
  if(tagName==='BODY'){
    return;
  }
  if(tagName==='DETAILS'){
    element.setAttribute("open","");
  }
  expandDetails(element.parentElement);
}

function ElemHide(){
  for(let i=0; i<relems.length; i++){
    if(relems[i].children[0].children.length == 0)continue;
    if(relems[i].parentNode.parentNode.hasAttribute("open")){
      relems[i].hidden = false;
      continue;
    }
    if(relems[i].children[0].hasAttribute("open")){
      relems[i].hidden = false;
    }else{
      relems[i].hidden = true;
    }
  }
}

function ElemCh(name){
  let el = document.getElementsByName(name);
  if(event.newState == "open"){
    for(let i=0; i<el.length; i++){
      el[i].children[0].setAttribute("open","");
    }
  }else{
    for(let i=0; i<el.length; i++){
      el[i].children[0].removeAttribute("open");
    }
  }
  ElemHide();
}

function ElemOpen(){
  let lp = document.getElementById("col-1");
  let els = lp.getElementsByTagName("details");
  for(let i=0; i<els.length; i++){
    let name = els[i].parentNode.attributes.name;
    if(els[i].hasAttribute("open")){
      let rel = relems.namedItem(name.value);
      if(rel == null)continue;
      rel.hidden = false;
      rel.children[0].setAttribute("open", "");
    }
  }
}

var elem_prevaddr;
function ElemClick(reg_addr){
  let ncol = "#80FF80"
  if(reg_addr == elem_prevaddr)ncol = "transparent";
  
  let el = lelems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = lelems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  el = relems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = relems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  elem_prevaddr = reg_addr;
}

function rdfile(data){
  let rp = document.getElementById("col-2");
  let rd = rp.children[2];
  rd.innerHTML = data;
  rp.children[1].textContent = rd.getElementsByTagName("H1")[0].textContent;
  relems = rd.getElementsByClassName("content");
  rd.innerHTML = relems[0].parentElement.innerHTML;
  ElemHide();
  ElemOpen();
}

function LoadFromFile(){
  let ui = document.getElementById("LoadFile");
  let file = ui.files[0];
  if(!file){return;}
  const reader = new FileReader();
  function LoadFromFile_done(){
    rdfile(reader.result);
  }
  reader.onload = LoadFromFile_done;
  reader.readAsText(file);
}

function LoadHtml(){
  let addr = document.getElementById("url_open").value;
  fetch(addr).then(
    function (response){
      if (response.ok){
        return response.text();
      }
      throw response;
    }
  ).then(
    function (text){
      rdfile(text);
    }
  );
}

function OnLoad(){
  lelems_init();
}

</script>

</head>
<body onload="OnLoad();">
<div id="col-1">
    <H1>CH57Xxx</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">SYS</b>// System Control Register</summary>
<ul>
<li class="content" name="reg_40001008"><details ontoggle="ElemCh('reg_40001008');"><summary>0x40001008<b style="margin: 20px;">R16_CLK_SYS_CFG</b>//   RWA, system clock configuration, SAM</summary>
<ul>
<li class="content" name="fld_40001008.0" onclick="ElemClick('fld_40001008.0');">
[0:4]<b style="margin: 20px;">RB_CLK_PLL_DIV</b> (def=0x5)    //    RWA, output clock divider from PLL or CK32M
</li>
<li class="content" name="fld_40001008.6" onclick="ElemClick('fld_40001008.6');">
[6:7]<b style="margin: 20px;">RB_CLK_SYS_MOD</b> (def=0x0)    //    RWA, system clock source mode: 00=divided from 32MHz, 01=divided from PLL-480MHz, 10=directly from 
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100A"><details ontoggle="ElemCh('reg_4000100A');"><summary>0x4000100A<b style="margin: 20px;">R8_HFCK_PWR_CTRL</b>//   RWA, high frequency clock module power control, SAM</summary>
<ul>
<li class="content" name="fld_4000100A.2" onclick="ElemClick('fld_4000100A.2');">
[2]<b style="margin: 20px;">RB_CLK_XT32M_PON</b> (def=0x1)    //    RWA, external 32MHz oscillator power control: 0=power down, 1-power on
</li>
<li class="content" name="fld_4000100A.4" onclick="ElemClick('fld_4000100A.4');">
[4]<b style="margin: 20px;">RB_CLK_PLL_PON</b> (def=0x0)    //    RWA, PLL power control: 0=power down, 1-power on
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100C"><details ontoggle="ElemCh('reg_4000100C');"><summary>0x4000100C<b style="margin: 20px;">R8_SLP_CLK_OFF0</b>//   RWA, sleep clock off control byte 0, SAM</summary>
<ul>
<li class="content" name="fld_4000100C.0" onclick="ElemClick('fld_4000100C.0');">
[0]<b style="margin: 20px;">RB_SLP_CLK_TMR0</b> (def=0x0)    //    RWA, close TMR0 clock
</li>
<li class="content" name="fld_4000100C.1" onclick="ElemClick('fld_4000100C.1');">
[1]<b style="margin: 20px;">RB_SLP_CLK_TMR1</b> (def=0x0)    //    RWA, close TMR1 clock
</li>
<li class="content" name="fld_4000100C.2" onclick="ElemClick('fld_4000100C.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_TMR2</b> (def=0x0)    //    RWA, close TMR2 clock
</li>
<li class="content" name="fld_4000100C.3" onclick="ElemClick('fld_4000100C.3');">
[3]<b style="margin: 20px;">RB_SLP_CLK_TMR3</b> (def=0x0)    //    RWA, close TMR3 clock
</li>
<li class="content" name="fld_4000100C.4" onclick="ElemClick('fld_4000100C.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_UART0</b> (def=0x0)    //    RWA, close UART0 clock
</li>
<li class="content" name="fld_4000100C.5" onclick="ElemClick('fld_4000100C.5');">
[5]<b style="margin: 20px;">RB_SLP_CLK_UART1</b> (def=0x0)    //    RWA, close UART1 clock
</li>
<li class="content" name="fld_4000100C.6" onclick="ElemClick('fld_4000100C.6');">
[6]<b style="margin: 20px;">RB_SLP_CLK_UART2</b> (def=0x0)    //    RWA, close UART2 clock
</li>
<li class="content" name="fld_4000100C.7" onclick="ElemClick('fld_4000100C.7');">
[7]<b style="margin: 20px;">RB_SLP_CLK_UART3</b> (def=0x0)    //    RWA, close UART3 clock
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100D"><details ontoggle="ElemCh('reg_4000100D');"><summary>0x4000100D<b style="margin: 20px;">R8_SLP_CLK_OFF1</b>//   RWA, sleep clock off control byte 1, SAM</summary>
<ul>
<li class="content" name="fld_4000100D.0" onclick="ElemClick('fld_4000100D.0');">
[0]<b style="margin: 20px;">RB_SLP_CLK_SPI0</b> (def=0x0)    //    RWA, close SPI0 clock
</li>
<li class="content" name="fld_4000100D.2" onclick="ElemClick('fld_4000100D.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_PWMX</b> (def=0x0)    //    RWA, close PWMx clock
</li>
<li class="content" name="fld_4000100D.4" onclick="ElemClick('fld_4000100D.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_USB</b> (def=0x0)    //    RWA, close USB clock
</li>
<li class="content" name="fld_4000100D.7" onclick="ElemClick('fld_4000100D.7');">
[7]<b style="margin: 20px;">RB_SLP_CLK_BLE</b> (def=0x0)    //    RWA, close BLE clock
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100E"><details ontoggle="ElemCh('reg_4000100E');"><summary>0x4000100E<b style="margin: 20px;">R8_SLP_WAKE_CTRL</b>//   RWA, wake control, SAM</summary>
<ul>
<li class="content" name="fld_4000100E.0" onclick="ElemClick('fld_4000100E.0');">
[0]<b style="margin: 20px;">RB_SLP_USB_WAKE</b> (def=0x0)    //    RWA, enable USB waking
</li>
<li class="content" name="fld_4000100E.3" onclick="ElemClick('fld_4000100E.3');">
[3]<b style="margin: 20px;">RB_SLP_RTC_WAKE</b> (def=0x0)    //    RWA, enable RTC waking
</li>
<li class="content" name="fld_4000100E.4" onclick="ElemClick('fld_4000100E.4');">
[4]<b style="margin: 20px;">RB_SLP_GPIO_WAKE</b> (def=0x0)    //    RWA, enable GPIO waking
</li>
<li class="content" name="fld_4000100E.5" onclick="ElemClick('fld_4000100E.5');">
[5]<b style="margin: 20px;">RB_SLP_BAT_WAKE</b> (def=0x1)    //    RWA, enable BAT waking
</li>
<li class="content" name="fld_4000100E.6" onclick="ElemClick('fld_4000100E.6');">
[6]<b style="margin: 20px;">RB_WAKE_EV_MODE</b> (def=0x0)    //    RWA, event wakeup mode
</li>
<li class="content" name="fld_4000100E.7" onclick="ElemClick('fld_4000100E.7');">
[7]<b style="margin: 20px;">RB_WAKE_DELAY</b> (def=0x0)    //    RWA, wakeup delay
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100F"><details ontoggle="ElemCh('reg_4000100F');"><summary>0x4000100F<b style="margin: 20px;">R8_SLP_POWER_CTRL</b>//   RWA, peripherals power down control, SAM</summary>
<ul>
<li class="content" name="fld_4000100F.4" onclick="ElemClick('fld_4000100F.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_RAMX</b> (def=0x0)    //    RWA, close main SRAM clock
</li>
<li class="content" name="fld_4000100F.5" onclick="ElemClick('fld_4000100F.5');">
[5]<b style="margin: 20px;">RB_SLP_CLK_RAM2K</b> (def=0x0)    //    RWA, close retention 2KB SRAM clock
</li>
<li class="content" name="fld_4000100F.6" onclick="ElemClick('fld_4000100F.6');">
[6]<b style="margin: 20px;">RB_RAM_RET_LV</b> (def=0x0)    //    RWA, SRAM retention voltage selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40001018"><details ontoggle="ElemCh('reg_40001018');"><summary>0x40001018<b style="margin: 20px;">R16_PIN_ALTERNATE</b>//   RW, function pin alternate configuration</summary>
<ul>
<li class="content" name="fld_40001018.0" onclick="ElemClick('fld_40001018.0');">
[0]<b style="margin: 20px;">RB_PIN_TMR0</b> (def=0x0)    //    RW, TMR0 alternate pin enable
</li>
<li class="content" name="fld_40001018.1" onclick="ElemClick('fld_40001018.1');">
[1]<b style="margin: 20px;">RB_PIN_TMR1</b> (def=0x0)    //    RW, TMR1 alternate pin enable
</li>
<li class="content" name="fld_40001018.2" onclick="ElemClick('fld_40001018.2');">
[2]<b style="margin: 20px;">RB_PIN_TMR2</b> (def=0x0)    //    RW, TMR2 alternate pin enable
</li>
<li class="content" name="fld_40001018.4" onclick="ElemClick('fld_40001018.4');">
[4]<b style="margin: 20px;">RB_PIN_UART0</b> (def=0x0)    //    RW, RXD0/TXD0 alternate pin enable
</li>
<li class="content" name="fld_40001018.5" onclick="ElemClick('fld_40001018.5');">
[5]<b style="margin: 20px;">RB_PIN_UART1</b> (def=0x0)    //    RW, RXD1/TXD1 alternate pin enable
</li>
<li class="content" name="fld_40001018.8" onclick="ElemClick('fld_40001018.8');">
[8]<b style="margin: 20px;">RB_PIN_SPI0</b> (def=0x0)    //    RW, SCS/SCK0/MOSI/MISO alternate pin enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4000101A"><details ontoggle="ElemCh('reg_4000101A');"><summary>0x4000101A<b style="margin: 20px;">R16_PIN_ANALOG_IE</b>//   RW, analog pin enable and digital input disable</summary>
<ul>
<li class="content" name="fld_4000101A.6" onclick="ElemClick('fld_4000101A.6');">
[6]<b style="margin: 20px;">RB_PIN_USB_DP_PU</b> (def=0x0)    //    RW,USB UDP internal pullup resistance enable
</li>
<li class="content" name="fld_4000101A.7" onclick="ElemClick('fld_4000101A.7');">
[7]<b style="margin: 20px;">RB_PIN_USB_IE</b> (def=0x0)    //    RW, USB analog I/O enable: 0=analog I/O disable, 1=analog I/O enable
</li>
<li class="content" name="fld_4000101A.8" onclick="ElemClick('fld_4000101A.8');">
[8]<b style="margin: 20px;">RB_PIN_ADC8_9_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel 9/8 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.9" onclick="ElemClick('fld_4000101A.9');">
[9]<b style="margin: 20px;">RB_PIN_ADC0_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel0 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.10" onclick="ElemClick('fld_4000101A.10');">
[10]<b style="margin: 20px;">RB_PIN_ADC1_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel1 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.11" onclick="ElemClick('fld_4000101A.11');">
[11]<b style="margin: 20px;">RB_PIN_ADC12_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel12 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.12" onclick="ElemClick('fld_4000101A.12');">
[12]<b style="margin: 20px;">RB_PIN_ADC13_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel13 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.13" onclick="ElemClick('fld_4000101A.13');">
[13]<b style="margin: 20px;">RB_PIN_XT32K_IE</b> (def=0x0)    //    RW, external 32KHz oscillator digital input disable: 0=digital input enable, 1=digital input disabl
</li>
<li class="content" name="fld_4000101A.14" onclick="ElemClick('fld_4000101A.14');">
[14]<b style="margin: 20px;">RB_PIN_ADC2_3_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel 2/3 digital input disable: 0=digital input enable, 1=digital input disable
</li>
<li class="content" name="fld_4000101A.15" onclick="ElemClick('fld_4000101A.15');">
[15]<b style="margin: 20px;">RB_PIN_ADC4_5_IE</b> (def=0x0)    //    RW, ADC/TouchKey channel 4/5 digital input disable: 0=digital input enable, 1=digital input disable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001020"><details ontoggle="ElemCh('reg_40001020');"><summary>0x40001020<b style="margin: 20px;">R16_POWER_PLAN</b>//   RWA, power plan before sleep instruction, SAM</summary>
<ul>
<li class="content" name="fld_40001020.0" onclick="ElemClick('fld_40001020.0');">
[0]<b style="margin: 20px;">RB_PWR_XROM</b> (def=0x1)    //    RWA, power for retention 2KB SRAM
</li>
<li class="content" name="fld_40001020.1" onclick="ElemClick('fld_40001020.1');">
[1]<b style="margin: 20px;">RB_PWR_RAM2K</b> (def=0x1)    //    RWA, power for retention 2KB SRAM
</li>
<li class="content" name="fld_40001020.2" onclick="ElemClick('fld_40001020.2');">
[2]<b style="margin: 20px;">RB_PWR_CORE</b> (def=0x1)    //    RWA, power retention for core and base peripherals
</li>
<li class="content" name="fld_40001020.3" onclick="ElemClick('fld_40001020.3');">
[3]<b style="margin: 20px;">RB_PWR_EXTEND</b> (def=0x1)    //    RWA, power retention for USB and BLE
</li>
<li class="content" name="fld_40001020.4" onclick="ElemClick('fld_40001020.4');">
[4]<b style="margin: 20px;">RB_PWR_RAM16K</b> (def=0x1)    //    RWA, power for main SRAM
</li>
<li class="content" name="fld_40001020.7" onclick="ElemClick('fld_40001020.7');">
[7]<b style="margin: 20px;">RB_PWR_SYS_EN</b> (def=0x1)    //    RWA, power for system
</li>
<li class="content" name="fld_40001020.8" onclick="ElemClick('fld_40001020.8');">
[8]<b style="margin: 20px;">RB_PWR_LDO_EN</b> (def=0x1)    //    RWA, LDO enable 
</li>
<li class="content" name="fld_40001020.9" onclick="ElemClick('fld_40001020.9');">
[9]<b style="margin: 20px;">RB_PWR_DCDC_EN</b> (def=0x0)    //    RWA, DC/DC converter enable: 0=DC/DC disable and bypass, 1=DC/DC enable
</li>
<li class="content" name="fld_40001020.10" onclick="ElemClick('fld_40001020.10');">
[10]<b style="margin: 20px;">RB_PWR_DCDC_PRE</b> (def=0x0)    //    RWA, DC/DC converter pre-enable
</li>
<li class="content" name="fld_40001020.11" onclick="ElemClick('fld_40001020.11');">
[11:14]<b style="margin: 20px;">RB_PWR_MUST_0010</b> (def=0x2)    //    RWA, power plan enable, auto clear after sleep executed
</li>
<li class="content" name="fld_40001020.15" onclick="ElemClick('fld_40001020.15');">
[15]<b style="margin: 20px;">RB_PWR_PLAN_EN</b> (def=0x0)    //    RWA, must write 0010
</li>
</ul>
</details></li>
<li class="content" name="reg_40001022"><details ontoggle="ElemCh('reg_40001022');"><summary>0x40001022<b style="margin: 20px;">R8_AUX_POWER_ADJ</b>//   RWA, aux power adjust control, SAM</summary>
<ul>
<li class="content" name="fld_40001022.0" onclick="ElemClick('fld_40001022.0');">
[0:2]<b style="margin: 20px;">RB_ULPLDO_ADJ</b> (def=0x0)    //    RWA, Ultra-Low-Power LDO voltage adjust
</li>
</ul>
</details></li>
<li class="content" name="reg_40001024"><details ontoggle="ElemCh('reg_40001024');"><summary>0x40001024<b style="margin: 20px;">R8_BAT_DET_CTRL</b>//   RWA, battery voltage detector control, SAM</summary>
<ul>
<li class="content" name="fld_40001024.0" onclick="ElemClick('fld_40001024.0');">
[0]<b style="margin: 20px;">RB_BAT_DET_EN_RB_BAT_LOW_VTHX</b> (def=0x0)    //    RWA, battery voltage detector enable/select monitor threshold voltage
</li>
<li class="content" name="fld_40001024.1" onclick="ElemClick('fld_40001024.1');">
[1]<b style="margin: 20px;">RB_BAT_MON_EN</b> (def=0x0)    //    RWA, battery voltage monitor enable under sleep mode
</li>
<li class="content" name="fld_40001024.2" onclick="ElemClick('fld_40001024.2');">
[2]<b style="margin: 20px;">RB_BAT_LOWER_IE</b> (def=0x0)    //    RWA, interrupt enable for battery lower voltage
</li>
<li class="content" name="fld_40001024.3" onclick="ElemClick('fld_40001024.3');">
[3]<b style="margin: 20px;">RB_BAT_LOW_IE</b> (def=0x0)    //    RWA, interrupt enable for battery low voltage
</li>
</ul>
</details></li>
<li class="content" name="reg_40001025"><details ontoggle="ElemCh('reg_40001025');"><summary>0x40001025<b style="margin: 20px;">R8_BAT_DET_CFG</b>//   RWA, battery voltage detector configuration, SAM</summary>
<ul>
<li class="content" name="fld_40001025.0" onclick="ElemClick('fld_40001025.0');">
[0:1]<b style="margin: 20px;">RB_BAT_LOW_VTH</b> (def=0x1)    //    RWA, select threshold voltage of battery voltage low
</li>
</ul>
</details></li>
<li class="content" name="reg_40001026"><details ontoggle="ElemCh('reg_40001026');"><summary>0x40001026<b style="margin: 20px;">R8_BAT_STATUS</b>//   RO, battery status</summary>
<ul>
<li class="content" name="fld_40001026.0" onclick="ElemClick('fld_40001026.0');">
[0]<b style="margin: 20px;">RB_BAT_STAT_LOWER</b> (def=0x0)    //    RO, battery lower voltage status, high action
</li>
<li class="content" name="fld_40001026.1" onclick="ElemClick('fld_40001026.1');">
[1]<b style="margin: 20px;">RB_BAT_STAT_LOW</b> (def=0x0)    //    RO, battery low voltage status, high action
</li>
</ul>
</details></li>
<li class="content" name="reg_4000102C"><details ontoggle="ElemCh('reg_4000102C');"><summary>0x4000102C<b style="margin: 20px;">R16_INT32K_TUNE</b>//   RWA, internal 32KHz oscillator tune control, SAM</summary>
<ul>
<li class="content" name="fld_4000102C.0" onclick="ElemClick('fld_4000102C.0');">
[0:11]<b style="margin: 20px;">RB_INT32K_TUNE</b> (def=0x800)    //    RWA, internal 32KHz oscillator frequency tune
</li>
</ul>
</details></li>
<li class="content" name="reg_4000102E"><details ontoggle="ElemCh('reg_4000102E');"><summary>0x4000102E<b style="margin: 20px;">R8_XT32K_TUNE</b>//   RWA, external 32KHz oscillator tune control, SAM</summary>
<ul>
<li class="content" name="fld_4000102E.0" onclick="ElemClick('fld_4000102E.0');">
[0:1]<b style="margin: 20px;">RB_XT32K_I_TUNE</b> (def=0x3)    //    RWA, external 32KHz oscillator current tune: 00=75% current, 01=standard current, 10=150% current, 
</li>
<li class="content" name="fld_4000102E.4" onclick="ElemClick('fld_4000102E.4');">
[4:7]<b style="margin: 20px;">RB_XT32K_C_LOAD</b> (def=0xC)    //    RWA, external 32KHz oscillator load capacitor tune: Cap = RB_XT32K_C_LOAD + 12pF
</li>
</ul>
</details></li>
<li class="content" name="reg_4000102F"><details ontoggle="ElemCh('reg_4000102F');"><summary>0x4000102F<b style="margin: 20px;">R8_CK32K_CONFIG</b>//   RWA, 32KHz oscillator configure</summary>
<ul>
<li class="content" name="fld_4000102F.0" onclick="ElemClick('fld_4000102F.0');">
[0]<b style="margin: 20px;">RB_CLK_XT32K_PON</b> (def=0x0)    //    RWA, external 32KHz oscillator power on
</li>
<li class="content" name="fld_4000102F.1" onclick="ElemClick('fld_4000102F.1');">
[1]<b style="margin: 20px;">RB_CLK_INT32K_PON</b> (def=0x1)    //    RWA, internal 32KHz oscillator power on
</li>
<li class="content" name="fld_4000102F.2" onclick="ElemClick('fld_4000102F.2');">
[2]<b style="margin: 20px;">RB_CLK_OSC32K_XT</b> (def=0x0)    //    RWA, 32KHz oscillator source selection: 0=RC, 1=XT
</li>
<li class="content" name="fld_4000102F.7" onclick="ElemClick('fld_4000102F.7');">
[7]<b style="margin: 20px;">RB_32K_CLK_PIN</b> (def=0x0)    //    RO, 32KHz oscillator clock pin status
</li>
</ul>
</details></li>
<li class="content" name="reg_40001030"><details ontoggle="ElemCh('reg_40001030');"><summary>0x40001030<b style="margin: 20px;">R8_RTC_FLAG_CTRL</b>//   RW, RTC flag and clear control</summary>
<ul>
<li class="content" name="fld_40001030.4" onclick="ElemClick('fld_40001030.4');">
[4]<b style="margin: 20px;">RB_RTC_TMR_CLR</b> (def=0x1)    //    RW, set 1 to clear RTC timer action flag, auto clear
</li>
<li class="content" name="fld_40001030.5" onclick="ElemClick('fld_40001030.5');">
[5]<b style="margin: 20px;">RB_RTC_TRIG_CLR</b> (def=0x1)    //    RW, set 1 to clear RTC trigger action flag, auto clear
</li>
<li class="content" name="fld_40001030.6" onclick="ElemClick('fld_40001030.6');">
[6]<b style="margin: 20px;">RB_RTC_TMR_FLAG</b> (def=0x0)    //    RO, RTC timer action flag
</li>
<li class="content" name="fld_40001030.7" onclick="ElemClick('fld_40001030.7');">
[7]<b style="margin: 20px;">RB_RTC_TRIG_FLAG</b> (def=0x0)    //    RO, RTC trigger action flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40001031"><details ontoggle="ElemCh('reg_40001031');"><summary>0x40001031<b style="margin: 20px;">R8_RTC_MODE_CTRL</b>//   RWA, RTC mode control, SAM</summary>
<ul>
<li class="content" name="fld_40001031.0" onclick="ElemClick('fld_40001031.0');">
[0:2]<b style="margin: 20px;">RB_RTC_TMR_MODE</b> (def=0x2)    //    RWA, RTC timer mode: 000=0.125S, 001=0.25S, 010=0.5S, 011=1S, 100=2S, 101=4S, 110=8S, 111=16S
</li>
<li class="content" name="fld_40001031.3" onclick="ElemClick('fld_40001031.3');">
[3]<b style="margin: 20px;">RB_RTC_IGNORE_B0</b> (def=0x0)    //    RWA, force ignore bit0 for trigger mode: 0=compare bit0, 1=ignore bit0
</li>
<li class="content" name="fld_40001031.4" onclick="ElemClick('fld_40001031.4');">
[4]<b style="margin: 20px;">RB_RTC_TMR_EN</b> (def=0x0)    //    RWA, RTC timer mode enable
</li>
<li class="content" name="fld_40001031.5" onclick="ElemClick('fld_40001031.5');">
[5]<b style="margin: 20px;">RB_RTC_TRIG_EN</b> (def=0x0)    //    RWA, RTC trigger mode enable
</li>
<li class="content" name="fld_40001031.6" onclick="ElemClick('fld_40001031.6');">
[6]<b style="margin: 20px;">RB_RTC_LOAD_LO</b> (def=0x0)    //    RWA, set 1 to load RTC count low word R32_RTC_CNT_32K, auto clear after loaded
</li>
<li class="content" name="fld_40001031.7" onclick="ElemClick('fld_40001031.7');">
[7]<b style="margin: 20px;">RB_RTC_LOAD_HI</b> (def=0x0)    //    RWA, set 1 to load RTC count high word R32_RTC_CNT_DAY, auto clear after loaded
</li>
</ul>
</details></li>
<li class="content" name="reg_40001034"><details ontoggle="ElemCh('reg_40001034');"><summary>0x40001034<b style="margin: 20px;">R32_RTC_TRIG</b>//   RWA, RTC trigger value, SAM</summary>
<ul>
<li class="content" name="fld_40001034.0" onclick="ElemClick('fld_40001034.0');">
[0:31]<b style="margin: 20px;">R32_RTC_TRIG</b> (def=0x0)    //    RWA, RTC trigger value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001038"><details ontoggle="ElemCh('reg_40001038');"><summary>0x40001038<b style="margin: 20px;">R16_RTC_CNT_32K</b>//   RO, RTC count based 32KHz</summary>
<ul>
<li class="content" name="fld_40001038.0" onclick="ElemClick('fld_40001038.0');">
[0:15]<b style="margin: 20px;">R16_RTC_CNT_32K</b> (def=0x0)    //    RWA,RTC count based 32KHz
</li>
</ul>
</details></li>
<li class="content" name="reg_4000103A"><details ontoggle="ElemCh('reg_4000103A');"><summary>0x4000103A<b style="margin: 20px;">R16_RTC_CNT_2S</b>//   RO, RTC count based 2 second</summary>
<ul>
<li class="content" name="fld_4000103A.0" onclick="ElemClick('fld_4000103A.0');">
[0:15]<b style="margin: 20px;">R16_RTC_CNT_2S</b> (def=0x0)    //    RO, RTC count based 2 second
</li>
</ul>
</details></li>
<li class="content" name="reg_4000103C"><details ontoggle="ElemCh('reg_4000103C');"><summary>0x4000103C<b style="margin: 20px;">R32_RTC_CNT_DAY</b>//   RO, RTC count based one day, only low 14 bit</summary>
<ul>
<li class="content" name="fld_4000103C.0" onclick="ElemClick('fld_4000103C.0');">
[0:13]<b style="margin: 20px;">R32_RTC_CNT_DAY</b> (def=0x0)    //    RWA,RTC count based one day
</li>
</ul>
</details></li>
<li class="content" name="reg_40001040"><details ontoggle="ElemCh('reg_40001040');"><summary>0x40001040<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b>//   WO, safe accessing sign register, must write SAFE_ACCESS_SIG1 then SAFE_ACCESS_SIG2 to enter safe a</summary>
<ul>
<li class="content" name="fld_40001040.0" onclick="ElemClick('fld_40001040.0');">
[0:1]<b style="margin: 20px;">RB_SAFE_ACC_MODE</b> (def=0x0)    //    RO, current safe accessing mode: 11=safe unlocked (SAM), other=locked (00..01..10..11)
</li>
<li class="content" name="fld_40001040.3" onclick="ElemClick('fld_40001040.3');">
[3]<b style="margin: 20px;">RB_SAFE_ACC_ACT</b> (def=0x0)    //    RO, indicate safe accessing status now: 0=locked, read only, 1=safe/unlocked (SAM), write enabled
</li>
<li class="content" name="fld_40001040.4" onclick="ElemClick('fld_40001040.4');">
[4:6]<b style="margin: 20px;">RB_SAFE_ACC_TIMER</b> (def=0x0)    //    RO, safe accessing timer bit mask (16*clock number)
</li>
<li class="content" name="fld_40001040.0" onclick="ElemClick('fld_40001040.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b> (def=0x0)    //    WO, safe accessing sign register, must write 0x57 then 0xA8 to enter safe accessing mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40001041"><details ontoggle="ElemCh('reg_40001041');"><summary>0x40001041<b style="margin: 20px;">R8_CHIP_ID</b>//   RF, chip ID register, always is ID_CH57*</summary>
<ul>
<li class="content" name="fld_40001041.0" onclick="ElemClick('fld_40001041.0');">
[0:7]<b style="margin: 20px;">R8_CHIP_ID</b> (def=0x73)    //    RF,chip ID register 
</li>
</ul>
</details></li>
<li class="content" name="reg_40001042"><details ontoggle="ElemCh('reg_40001042');"><summary>0x40001042<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b>//   RF, safe accessing ID register, always 0x04</summary>
<ul>
<li class="content" name="fld_40001042.0" onclick="ElemClick('fld_40001042.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b> (def=0x4)    //    RF,safe accessing ID register 
</li>
</ul>
</details></li>
<li class="content" name="reg_40001043"><details ontoggle="ElemCh('reg_40001043');"><summary>0x40001043<b style="margin: 20px;">R8_WDOG_COUNT</b>//   RW, watch-dog count, count by clock frequency Fsys/131072</summary>
<ul>
<li class="content" name="fld_40001043.0" onclick="ElemClick('fld_40001043.0');">
[0:7]<b style="margin: 20px;">R8_WDOG_COUNT</b> (def=0x0)    //    RF,watch-dog count, count by clock frequency Fsys/131072
</li>
</ul>
</details></li>
<li class="content" name="reg_40001004"><details ontoggle="ElemCh('reg_40001004');"><summary>0x40001004<b style="margin: 20px;">R8_RESET_STATUS_R8_GLOB_ROM_CFG</b>//   RWA, reset status, SAM or flash ROM configuration</summary>
<ul>
<li class="content" name="fld_40001004.0" onclick="ElemClick('fld_40001004.0');">
[0:2]<b style="margin: 20px;">RB_RESET_FLAG</b> (def=0x1)    //    RO, recent reset flag
</li>
<li class="content" name="fld_40001004.4" onclick="ElemClick('fld_40001004.4');">
[4]<b style="margin: 20px;">RB_ROM_CODE_OFS</b> (def=0x0)    //    RWA, code offset address selection in Flash ROM: 0=start address 0x000000, 1=start address 0x008000
</li>
<li class="content" name="fld_40001004.5" onclick="ElemClick('fld_40001004.5');">
[5]<b style="margin: 20px;">RB_ROM_CTRL_EN</b> (def=0x0)    //    RWA, enable flash ROM control interface enable
</li>
<li class="content" name="fld_40001004.6" onclick="ElemClick('fld_40001004.6');">
[6]<b style="margin: 20px;">RB_ROM_DATA_WE</b> (def=0x0)    //    RWA,enable flash ROM data and code area being erase/write
</li>
<li class="content" name="fld_40001004.7" onclick="ElemClick('fld_40001004.7');">
[7]<b style="margin: 20px;">RB_ROM_CODE_WE</b> (def=0x0)    //    RWA, enable flash ROM code area being erase or write
</li>
</ul>
</details></li>
<li class="content" name="reg_40001045"><details ontoggle="ElemCh('reg_40001045');"><summary>0x40001045<b style="margin: 20px;">R8_GLOB_CFG_INFO</b>//   RO, global configuration information and status</summary>
<ul>
<li class="content" name="fld_40001045.0" onclick="ElemClick('fld_40001045.0');">
[0]<b style="margin: 20px;">RB_CFG_ROM_READ</b> (def=0x0)    //    RO, indicate protected status of Flash ROM code and data: 0=reading protect, 1=enable read by exter
</li>
<li class="content" name="fld_40001045.2" onclick="ElemClick('fld_40001045.2');">
[2]<b style="margin: 20px;">RB_CFG_RESET_EN</b> (def=0x0)    //    RO, manual reset input enable status
</li>
<li class="content" name="fld_40001045.3" onclick="ElemClick('fld_40001045.3');">
[3]<b style="margin: 20px;">RB_CFG_BOOT_EN</b> (def=0x0)    //    RO, boot-loader enable status
</li>
<li class="content" name="fld_40001045.4" onclick="ElemClick('fld_40001045.4');">
[4]<b style="margin: 20px;">RB_CFG_DEBUG_EN</b> (def=0x0)    //    RO, debug enable status
</li>
<li class="content" name="fld_40001045.5" onclick="ElemClick('fld_40001045.5');">
[5]<b style="margin: 20px;">RB_BOOT_LOADER</b> (def=0x1)    //    RO, indicate boot loader status: 0=application status (by software reset), 1=boot loader status
</li>
</ul>
</details></li>
<li class="content" name="reg_40001046"><details ontoggle="ElemCh('reg_40001046');"><summary>0x40001046<b style="margin: 20px;">R8_RST_WDOG_CTRL</b>//   RWA, reset and watch-dog control, SAM</summary>
<ul>
<li class="content" name="fld_40001046.0" onclick="ElemClick('fld_40001046.0');">
[0]<b style="margin: 20px;">RB_SOFTWARE_RESET</b> (def=0x0)    //    WA or WZ, global software reset, high action, auto clear
</li>
<li class="content" name="fld_40001046.1" onclick="ElemClick('fld_40001046.1');">
[1]<b style="margin: 20px;">RB_WDOG_RST_EN</b> (def=0x0)    //    RWA, enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer o
</li>
<li class="content" name="fld_40001046.2" onclick="ElemClick('fld_40001046.2');">
[2]<b style="margin: 20px;">RB_WDOG_INT_EN</b> (def=0x0)    //    RWA, watch-dog timer overflow interrupt enable: 0=disable, 1=enable
</li>
<li class="content" name="fld_40001046.4" onclick="ElemClick('fld_40001046.4');">
[4]<b style="margin: 20px;">RB_WDOG_INT_FLAG</b> (def=0x0)    //    RW1, watch-dog timer overflow interrupt flag, cleared by RW1 or reload watch-dog count or __SEV(Sen
</li>
</ul>
</details></li>
<li class="content" name="reg_40001047"><details ontoggle="ElemCh('reg_40001047');"><summary>0x40001047<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b>//   RW, value keeper during global reset</summary>
<ul>
<li class="content" name="fld_40001047.0" onclick="ElemClick('fld_40001047.0');">
[0:7]<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b> (def=0x0)    //    RW, value keeper during global reset
</li>
</ul>
</details></li>
<li class="content" name="reg_4000104B"><details ontoggle="ElemCh('reg_4000104B');"><summary>0x4000104B<b style="margin: 20px;">R8_PLL_CONFIG</b>//   RWA, PLL configuration control, SAM</summary>
<ul>
<li class="content" name="fld_4000104B.0" onclick="ElemClick('fld_4000104B.0');">
[0:6]<b style="margin: 20px;">RB_PLL_CFG_DAT</b> (def=0x4A)    //    RWA, PLL configure data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000104E"><details ontoggle="ElemCh('reg_4000104E');"><summary>0x4000104E<b style="margin: 20px;">R8_XT32M_TUNE</b>//   RWA, external 32MHz oscillator tune control, SAM</summary>
<ul>
<li class="content" name="fld_4000104E.0" onclick="ElemClick('fld_4000104E.0');">
[0:1]<b style="margin: 20px;">RB_XT32M_I_BIAS</b> (def=0x1)    //    RWA, external 32MHz oscillator bias current tune: 00=75% current, 01=standard current, 10=125% curr
</li>
<li class="content" name="fld_4000104E.4" onclick="ElemClick('fld_4000104E.4');">
[4:6]<b style="margin: 20px;">RB_XT32M_C_LOAD</b> (def=0x3)    //    RWA, external 32MHz oscillator load capacitor tune: Cap = RB_XT32M_C_LOAD * 2 + 10pF
</li>
</ul>
</details></li>
<li class="content" name="reg_40001050"><details ontoggle="ElemCh('reg_40001050');"><summary>0x40001050<b style="margin: 20px;">R16_OSC_CAL_CNT</b>//   RO, system clock count value for 32KHz 5 cycles</summary>
<ul>
<li class="content" name="fld_40001050.0" onclick="ElemClick('fld_40001050.0');">
[0:13]<b style="margin: 20px;">RB_OSC_CAL_CNT</b> (def=0x0)    //    RO, system clock count value for 32KHz 5 cycles
</li>
</ul>
</details></li>
<li class="content" name="reg_40001052"><details ontoggle="ElemCh('reg_40001052');"><summary>0x40001052<b style="margin: 20px;">R8_OSC_CAL_CTRL</b>//   RWA, oscillator frequency calibration control, SAM</summary>
<ul>
<li class="content" name="fld_40001052.0" onclick="ElemClick('fld_40001052.0');">
[0]<b style="margin: 20px;">RB_OSC_CNT_EN</b> (def=0x0)    //    RWA, calibration counter enable
</li>
<li class="content" name="fld_40001052.1" onclick="ElemClick('fld_40001052.1');">
[1]<b style="margin: 20px;">RB_OSC_CNT_HALT</b> (def=0x1)    //    RO, calibration counter halt status: 0=counting, 1=halt for reading count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001054"><details ontoggle="ElemCh('reg_40001054');"><summary>0x40001054<b style="margin: 20px;">R8_TKEY_COUNT</b>//   RW, Touchkey charge and discharge count</summary>
<ul>
<li class="content" name="fld_40001054.0" onclick="ElemClick('fld_40001054.0');">
[0:4]<b style="margin: 20px;">RB_TKEY_CHARG_CNT</b> (def=0x0)    //    RW, Touchkey charge count
</li>
<li class="content" name="fld_40001054.5" onclick="ElemClick('fld_40001054.5');">
[5:7]<b style="margin: 20px;">RB_TKEY_DISCH_CNT</b> (def=0x0)    //    RW, Touchkey discharge count
</li>
</ul>
</details></li>
<li class="content" name="reg_40001056"><details ontoggle="ElemCh('reg_40001056');"><summary>0x40001056<b style="margin: 20px;">R8_TKEY_CONVERT</b>//   RW, Touchkey convert start control</summary>
<ul>
<li class="content" name="fld_40001056.0" onclick="ElemClick('fld_40001056.0');">
[0]<b style="margin: 20px;">RB_TKEY_START</b> (def=0x0)    //    RW, Touchkey convert start control
</li>
</ul>
</details></li>
<li class="content" name="reg_40001057"><details ontoggle="ElemCh('reg_40001057');"><summary>0x40001057<b style="margin: 20px;">R8_TKEY_CFG</b>//   RW, Touchkey configure</summary>
<ul>
<li class="content" name="fld_40001057.0" onclick="ElemClick('fld_40001057.0');">
[0]<b style="margin: 20px;">RB_TKEY_PWR_ON</b> (def=0x0)    //    RW, Touchkey power on
</li>
<li class="content" name="fld_40001057.1" onclick="ElemClick('fld_40001057.1');">
[1]<b style="margin: 20px;">RB_TKEY_CURRENT</b> (def=0x0)    //    RW, Touchkey charge current selection
</li>
<li class="content" name="fld_40001057.3" onclick="ElemClick('fld_40001057.3');">
[3]<b style="margin: 20px;">RB_TKEY_PGA_ADJ</b> (def=0x0)    //    RW, ADC input PGA speed selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40001058"><details ontoggle="ElemCh('reg_40001058');"><summary>0x40001058<b style="margin: 20px;">R8_ADC_CHANNEL</b>//   RW, ADC input channel selection</summary>
<ul>
<li class="content" name="fld_40001058.0" onclick="ElemClick('fld_40001058.0');">
[0:3]<b style="margin: 20px;">RB_ADC_CH_INX</b> (def=0xF)    //    RW, ADC input channel index
</li>
</ul>
</details></li>
<li class="content" name="reg_40001059"><details ontoggle="ElemCh('reg_40001059');"><summary>0x40001059<b style="margin: 20px;">R8_ADC_CFG</b>//   RW, ADC configure</summary>
<ul>
<li class="content" name="fld_40001059.0" onclick="ElemClick('fld_40001059.0');">
[0]<b style="margin: 20px;">RB_ADC_POWER_ON</b> (def=0x0)    //    RW, ADC power control: 0=power down, 1=power on
</li>
<li class="content" name="fld_40001059.1" onclick="ElemClick('fld_40001059.1');">
[1]<b style="margin: 20px;">RB_ADC_BUF_EN</b> (def=0x0)    //    RW, ADC input buffer enable
</li>
<li class="content" name="fld_40001059.2" onclick="ElemClick('fld_40001059.2');">
[2]<b style="margin: 20px;">RB_ADC_DIFF_EN</b> (def=0x0)    //    RW, ADC input channel mode: 0=single-end, 1=differnetial
</li>
<li class="content" name="fld_40001059.3" onclick="ElemClick('fld_40001059.3');">
[3]<b style="margin: 20px;">RB_ADC_OFS_TEST</b> (def=0x0)    //    RW, enable ADC offset test mode: 0=normal mode, 1=short port4 to test offset
</li>
<li class="content" name="fld_40001059.4" onclick="ElemClick('fld_40001059.4');">
[4:5]<b style="margin: 20px;">RB_ADC_PGA_GAIN</b> (def=0x2)    //    RW, set ADC input PGA gain: 00=-12dB, 01=-6dB, 10=0dB, 11=6dB
</li>
<li class="content" name="fld_40001059.6" onclick="ElemClick('fld_40001059.6');">
[6:7]<b style="margin: 20px;">RB_ADC_CLK_DIV</b> (def=0x2)    //    RW, select ADC clock frequency: 00=3.2MHz, 01=2.67MHz, 10=5.33MHz, 11=4MHz
</li>
</ul>
</details></li>
<li class="content" name="reg_4000105A"><details ontoggle="ElemCh('reg_4000105A');"><summary>0x4000105A<b style="margin: 20px;">R8_ADC_CONVERT</b>//   RW, ADC convert control</summary>
<ul>
<li class="content" name="fld_4000105A.0" onclick="ElemClick('fld_4000105A.0');">
[0]<b style="margin: 20px;">RB_ADC_START</b> (def=0x0)    //    RW, ADC convert start control: 0=stop ADC convert, 1=start an ADC convert, auto clear
</li>
<li class="content" name="fld_4000105A.7" onclick="ElemClick('fld_4000105A.7');">
[7]<b style="margin: 20px;">RB_ADC_EOC_X</b> (def=0x0)    //    RO, end of ADC conversion flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000105B"><details ontoggle="ElemCh('reg_4000105B');"><summary>0x4000105B<b style="margin: 20px;">R8_TEM_SENSOR</b>//   RW, temperature sensor control</summary>
<ul>
<li class="content" name="fld_4000105B.7" onclick="ElemClick('fld_4000105B.7');">
[7]<b style="margin: 20px;">RB_TEM_SEN_PWR_ON</b> (def=0x0)    //    RW, temperature sensor power control: 0=power down, 1=power on
</li>
</ul>
</details></li>
<li class="content" name="reg_4000105C"><details ontoggle="ElemCh('reg_4000105C');"><summary>0x4000105C<b style="margin: 20px;">R16_ADC_DATA</b>//   RO, ADC data</summary>
<ul>
<li class="content" name="fld_4000105C.0" onclick="ElemClick('fld_4000105C.0');">
[0:11]<b style="margin: 20px;">RB_ADC_DATA</b> (def=0x0)    //    RO, ADC conversion data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000105E"><details ontoggle="ElemCh('reg_4000105E');"><summary>0x4000105E<b style="margin: 20px;">R8_ADC_INT_FLAG</b>//   RO, ADC interrupt flag register</summary>
<ul>
<li class="content" name="fld_4000105E.7" onclick="ElemClick('fld_4000105E.7');">
[7]<b style="margin: 20px;">RB_ADC_IF_EOC</b> (def=0x0)    //    RO, ADC conversion interrupt flag: 0=free or converting, 1=end of conversion, interrupt action, wri
</li>
</ul>
</details></li>
<li class="content" name="reg_4000105E"><details ontoggle="ElemCh('reg_4000105E');"><summary>0x4000105E<b style="margin: 20px;">ADC_DMA_IF</b>//   RO, ADC interrupt flag register</summary>
<ul>
<li class="content" name="fld_4000105E.7" onclick="ElemClick('fld_4000105E.7');">
[7]<b style="margin: 20px;">RB_ADC_IF_EOC</b> (def=0x0)    //    RW, ADC conversion interrupt flag: 0=free or converting, 1=end of conversion, interrupt action, wri
</li>
</ul>
</details></li>
<li class="content" name="reg_40001060"><details ontoggle="ElemCh('reg_40001060');"><summary>0x40001060<b style="margin: 20px;">R32_ADC_DMA_CTRL</b>//   RO, ADC DMA control and status register</summary>
<ul>
<li class="content" name="fld_40001060.0" onclick="ElemClick('fld_40001060.0');">
[0:7]<b style="margin: 20px;">R32_ADC_DMA_CTRL</b> (def=0x0)    //    RW, ADC DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001061"><details ontoggle="ElemCh('reg_40001061');"><summary>0x40001061<b style="margin: 20px;">R8_ADC_CTRL_DMA</b>//   RW, ADC DMA control</summary>
<ul>
<li class="content" name="fld_40001061.0" onclick="ElemClick('fld_40001061.0');">
[0]<b style="margin: 20px;">RB_ADC_DMA_ENABLE</b> (def=0x0)    //    RW, ADC DMA enable
</li>
<li class="content" name="fld_40001061.2" onclick="ElemClick('fld_40001061.2');">
[2]<b style="margin: 20px;">RB_ADC_DMA_LOOP</b> (def=0x0)    //    RW, ADC DMA address loop enable
</li>
<li class="content" name="fld_40001061.3" onclick="ElemClick('fld_40001061.3');">
[3]<b style="margin: 20px;">RB_ADC_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for ADC DMA completion
</li>
<li class="content" name="fld_40001061.4" onclick="ElemClick('fld_40001061.4');">
[4]<b style="margin: 20px;">RB_ADC_IE_EOC</b> (def=0x0)    //    RW, enable interrupt for end of ADC conversion
</li>
<li class="content" name="fld_40001061.7" onclick="ElemClick('fld_40001061.7');">
[7]<b style="margin: 20px;">RB_ADC_AUTO_EN</b> (def=0x0)    //    RW, enable auto continuing ADC for DMA
</li>
</ul>
</details></li>
<li class="content" name="reg_40001062"><details ontoggle="ElemCh('reg_40001062');"><summary>0x40001062<b style="margin: 20px;">R8_ADC_DMA_IF</b>//   RO, ADC interrupt flag</summary>
<ul>
<li class="content" name="fld_40001062.3" onclick="ElemClick('fld_40001062.3');">
[3]<b style="margin: 20px;">RB_ADC_IF_DMA_END</b> (def=0x0)    //    interrupt flag for ADC DMA completion
</li>
<li class="content" name="fld_40001062.4" onclick="ElemClick('fld_40001062.4');">
[4]<b style="margin: 20px;">RB_ADC_IF_END_ADC</b> (def=0x0)    //    interrupt flag for end of ADC conversion
</li>
</ul>
</details></li>
<li class="content" name="reg_40001063"><details ontoggle="ElemCh('reg_40001063');"><summary>0x40001063<b style="margin: 20px;">R8_ADC_AUTO_CYCLE</b>//   RO, ADC interrupt flag</summary>
<ul>
<li class="content" name="fld_40001063.0" onclick="ElemClick('fld_40001063.0');">
[0:7]<b style="margin: 20px;">R8_ADC_AUTO_CYCLE</b> (def=0x0)    //    auto ADC cycle value, unit is 16 Fsys
</li>
</ul>
</details></li>
<li class="content" name="reg_40001064"><details ontoggle="ElemCh('reg_40001064');"><summary>0x40001064<b style="margin: 20px;">R16_ADC_DMA_NOW</b>//   RO, ADC DMA current address</summary>
<ul>
<li class="content" name="fld_40001064.0" onclick="ElemClick('fld_40001064.0');">
[0:15]<b style="margin: 20px;">R16_ADC_DMA_NOW</b> (def=0x0)    //    ADC DMA current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40001068"><details ontoggle="ElemCh('reg_40001068');"><summary>0x40001068<b style="margin: 20px;">R16_ADC_DMA_BEG</b>//   RW, ADC DMA begin address</summary>
<ul>
<li class="content" name="fld_40001068.0" onclick="ElemClick('fld_40001068.0');">
[0:15]<b style="margin: 20px;">R16_ADC_DMA_BEG</b> (def=0x0)    //    ADC DMA begin address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000106C"><details ontoggle="ElemCh('reg_4000106C');"><summary>0x4000106C<b style="margin: 20px;">R16_ADC_DMA_END</b>//   RW, ADC DMA end address</summary>
<ul>
<li class="content" name="fld_4000106C.0" onclick="ElemClick('fld_4000106C.0');">
[0:15]<b style="margin: 20px;">R16_ADC_DMA_END</b> (def=0x0)    //    ADC DMA end address
</li>
</ul>
</details></li>
<li class="content" name="reg_40001090"><details ontoggle="ElemCh('reg_40001090');"><summary>0x40001090<b style="margin: 20px;">R16_PA_INT_EN</b>//   RW, GPIO PA interrupt enable</summary>
<ul>
<li class="content" name="fld_40001090.0" onclick="ElemClick('fld_40001090.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_EN</b> (def=0x0)    //    GPIO PA interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001092"><details ontoggle="ElemCh('reg_40001092');"><summary>0x40001092<b style="margin: 20px;">R16_PB_INT_EN</b>//   RW, GPIO PB interrupt enable</summary>
<ul>
<li class="content" name="fld_40001092.0" onclick="ElemClick('fld_40001092.0');">
[0:15]<b style="margin: 20px;">R16_PB_INT_EN</b> (def=0x0)    //     GPIO PB interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001094"><details ontoggle="ElemCh('reg_40001094');"><summary>0x40001094<b style="margin: 20px;">R16_PA_INT_MODE</b>//   RW, GPIO PA interrupt mode: 0=level action, 1=edge action</summary>
<ul>
<li class="content" name="fld_40001094.0" onclick="ElemClick('fld_40001094.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_MODE</b> (def=0x0)    //     GPIO PA interrupt mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40001096"><details ontoggle="ElemCh('reg_40001096');"><summary>0x40001096<b style="margin: 20px;">R16_PB_INT_MODE</b>//   RW, GPIO PB interrupt mode: 0=level action, 1=edge action;RW, status for parallel slave read</summary>
<ul>
<li class="content" name="fld_40001096.0" onclick="ElemClick('fld_40001096.0');">
[0:15]<b style="margin: 20px;">R16_PB_INT_MODE</b> (def=0x0)    //     GPIO PB interrupt mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4000109C"><details ontoggle="ElemCh('reg_4000109C');"><summary>0x4000109C<b style="margin: 20px;">R16_PA_INT_IF</b>//   RW1, GPIO PA interrupt flag</summary>
<ul>
<li class="content" name="fld_4000109C.0" onclick="ElemClick('fld_4000109C.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_IF</b> (def=0x0)    //     GPIO PA interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000109E"><details ontoggle="ElemCh('reg_4000109E');"><summary>0x4000109E<b style="margin: 20px;">R16_PB_INT_IF</b>//   RW1, GPIO PB interrupt flag</summary>
<ul>
<li class="content" name="fld_4000109E.0" onclick="ElemClick('fld_4000109E.0');">
[0:15]<b style="margin: 20px;">R16_PB_INT_IF</b> (def=0x0)    //     GPIO PB interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A0"><details ontoggle="ElemCh('reg_400010A0');"><summary>0x400010A0<b style="margin: 20px;">R32_PA_DIR</b>//   RW, GPIO PA I/O direction: 0=in, 1=out</summary>
<ul>
<li class="content" name="fld_400010A0.0" onclick="ElemClick('fld_400010A0.0');">
[0:7]<b style="margin: 20px;">R8_PA_DIR_0</b> (def=0x0)    //     GPIO PA I/O direction byte 0
</li>
<li class="content" name="fld_400010A0.8" onclick="ElemClick('fld_400010A0.8');">
[8:15]<b style="margin: 20px;">R8_PA_DIR_1</b> (def=0x0)    //     GPIO PA I/O direction byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A4"><details ontoggle="ElemCh('reg_400010A4');"><summary>0x400010A4<b style="margin: 20px;">R32_PA_PIN</b>//   RO, GPIO PA input</summary>
<ul>
<li class="content" name="fld_400010A4.0" onclick="ElemClick('fld_400010A4.0');">
[0:7]<b style="margin: 20px;">R8_PA_PIN_0</b> (def=0x0)    //    GPIO PA input byte 0
</li>
<li class="content" name="fld_400010A4.8" onclick="ElemClick('fld_400010A4.8');">
[8:15]<b style="margin: 20px;">R8_PA_PIN_1</b> (def=0x0)    //    GPIO PA input byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A8"><details ontoggle="ElemCh('reg_400010A8');"><summary>0x400010A8<b style="margin: 20px;">R32_PA_OUT</b>//   RW, GPIO PA output</summary>
<ul>
<li class="content" name="fld_400010A8.0" onclick="ElemClick('fld_400010A8.0');">
[0:7]<b style="margin: 20px;">R8_PA_OUT_0</b> (def=0x0)    //    GPIO PA output byte 0
</li>
<li class="content" name="fld_400010A8.8" onclick="ElemClick('fld_400010A8.8');">
[8:15]<b style="margin: 20px;">R8_PA_OUT_1</b> (def=0x0)    //    GPIO PA output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010AC"><details ontoggle="ElemCh('reg_400010AC');"><summary>0x400010AC<b style="margin: 20px;">R32_PA_CLR</b>//   WZ, GPIO PA clear output: 0=keep, 1=clear</summary>
<ul>
<li class="content" name="fld_400010AC.0" onclick="ElemClick('fld_400010AC.0');">
[0:7]<b style="margin: 20px;">R8_PA_CLR_0</b> (def=0x0)    //    GPIO PA clear output byte 0
</li>
<li class="content" name="fld_400010AC.8" onclick="ElemClick('fld_400010AC.8');">
[8:15]<b style="margin: 20px;">R8_PA_CLR_1</b> (def=0x0)    //    GPIO PA clear output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010B0"><details ontoggle="ElemCh('reg_400010B0');"><summary>0x400010B0<b style="margin: 20px;">R32_PA_PU</b>//   RW, GPIO PA pullup resistance enable</summary>
<ul>
<li class="content" name="fld_400010B0.0" onclick="ElemClick('fld_400010B0.0');">
[0:7]<b style="margin: 20px;">R8_PA_PU_0</b> (def=0x0)    //    GPIO PA pullup resistance enable byte 0
</li>
<li class="content" name="fld_400010B0.8" onclick="ElemClick('fld_400010B0.8');">
[8:15]<b style="margin: 20px;">R8_PA_PU_1</b> (def=0x0)    //    GPIO PA pullup resistance enable byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400010B4"><details ontoggle="ElemCh('reg_400010B4');"><summary>0x400010B4<b style="margin: 20px;">R32_PA_PD_DRV</b>//   RW, PA pulldown for input or PA driving capability for output</summary>
<ul>
<li class="content" name="fld_400010B4.0" onclick="ElemClick('fld_400010B4.0');">
[0:7]<b style="margin: 20px;">R8_PA_PD_DRV_0</b> (def=0x0)    //    PA pulldown for input or PA driving capability for output byte 0
</li>
<li class="content" name="fld_400010B4.8" onclick="ElemClick('fld_400010B4.8');">
[8:15]<b style="margin: 20px;">R8_PA_PD_DRV_1</b> (def=0x0)    //    PA pulldown for input or PA driving capability for output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010C0"><details ontoggle="ElemCh('reg_400010C0');"><summary>0x400010C0<b style="margin: 20px;">R32_PB_DIR</b>//   RW, GPIO PB I/O direction: 0=in, 1=out</summary>
<ul>
<li class="content" name="fld_400010C0.0" onclick="ElemClick('fld_400010C0.0');">
[0:7]<b style="margin: 20px;">R8_PB_DIR_0</b> (def=0x0)    //    GPIO PB I/O direction byte 0
</li>
<li class="content" name="fld_400010C0.8" onclick="ElemClick('fld_400010C0.8');">
[8:15]<b style="margin: 20px;">R8_PB_DIR_1</b> (def=0x0)    //    GPIO PB I/O direction byte 1
</li>
<li class="content" name="fld_400010C0.16" onclick="ElemClick('fld_400010C0.16');">
[16:23]<b style="margin: 20px;">R8_PB_DIR_2</b> (def=0x0)    //    GPIO PB I/O direction byte 2
</li>
</ul>
</details></li>
<li class="content" name="reg_400010C4"><details ontoggle="ElemCh('reg_400010C4');"><summary>0x400010C4<b style="margin: 20px;">R32_PB_PIN</b>//   RO, GPIO PB input</summary>
<ul>
<li class="content" name="fld_400010C4.0" onclick="ElemClick('fld_400010C4.0');">
[0:7]<b style="margin: 20px;">R8_PB_PIN_0</b> (def=0x0)    //     GPIO PB input byte 0
</li>
<li class="content" name="fld_400010C4.8" onclick="ElemClick('fld_400010C4.8');">
[8:15]<b style="margin: 20px;">R8_PB_PIN_1</b> (def=0x0)    //     GPIO PB input byte 1
</li>
<li class="content" name="fld_400010C4.16" onclick="ElemClick('fld_400010C4.16');">
[16:23]<b style="margin: 20px;">R8_PB_PIN_2</b> (def=0x0)    //     GPIO PB input byte 2
</li>
</ul>
</details></li>
<li class="content" name="reg_400010C8"><details ontoggle="ElemCh('reg_400010C8');"><summary>0x400010C8<b style="margin: 20px;">R32_PB_OUT__R8_SLV_RD_DATA</b>//   RW, GPIO PB output;RW, data for parallel slave read</summary>
<ul>
<li class="content" name="fld_400010C8.0" onclick="ElemClick('fld_400010C8.0');">
[0:7]<b style="margin: 20px;">R8_PB_OUT_0</b> (def=0x0)    //    GPIO PB output byte 0
</li>
<li class="content" name="fld_400010C8.8" onclick="ElemClick('fld_400010C8.8');">
[8:15]<b style="margin: 20px;">R8_PB_OUT_1</b> (def=0x0)    //    GPIO PB output byte 1
</li>
<li class="content" name="fld_400010C8.16" onclick="ElemClick('fld_400010C8.16');">
[16:23]<b style="margin: 20px;">R8_PB_OUT_2</b> (def=0x0)    //    GPIO PB output byte 2
</li>
</ul>
</details></li>
<li class="content" name="reg_400010CC"><details ontoggle="ElemCh('reg_400010CC');"><summary>0x400010CC<b style="margin: 20px;">R32_PB_CLR</b>//   WZ, GPIO PB clear output: 0=keep, 1=clear</summary>
<ul>
<li class="content" name="fld_400010CC.0" onclick="ElemClick('fld_400010CC.0');">
[0:7]<b style="margin: 20px;">R8_PB_CLR_0</b> (def=0x0)    //    GPIO PB clear output byte 0
</li>
<li class="content" name="fld_400010CC.8" onclick="ElemClick('fld_400010CC.8');">
[8:15]<b style="margin: 20px;">R8_PB_CLR_1</b> (def=0x0)    //    GPIO PB clear output byte 1
</li>
<li class="content" name="fld_400010CC.16" onclick="ElemClick('fld_400010CC.16');">
[16:23]<b style="margin: 20px;">R8_PB_CLR_2</b> (def=0x0)    //    GPIO PB clear output byte 2
</li>
</ul>
</details></li>
<li class="content" name="reg_400010D0"><details ontoggle="ElemCh('reg_400010D0');"><summary>0x400010D0<b style="margin: 20px;">R32_PB_PU</b>//   RW, GPIO PB pullup resistance enable</summary>
<ul>
<li class="content" name="fld_400010D0.0" onclick="ElemClick('fld_400010D0.0');">
[0:7]<b style="margin: 20px;">R8_PB_PU_0</b> (def=0x0)    //    GPIO PB pullup resistance enable byte 0
</li>
<li class="content" name="fld_400010D0.8" onclick="ElemClick('fld_400010D0.8');">
[8:15]<b style="margin: 20px;">R8_PB_PU_1</b> (def=0x0)    //    GPIO PB pullup resistance enable byte 1
</li>
<li class="content" name="fld_400010D0.16" onclick="ElemClick('fld_400010D0.16');">
[16:23]<b style="margin: 20px;">R8_PB_PU_2</b> (def=0x0)    //    GPIO PB pullup resistance enable byte 2
</li>
</ul>
</details></li>
<li class="content" name="reg_400010D4"><details ontoggle="ElemCh('reg_400010D4');"><summary>0x400010D4<b style="margin: 20px;">R32_PB_PD_DRV</b>//   RW, PB pulldown for input or PB driving capability for output</summary>
<ul>
<li class="content" name="fld_400010D4.0" onclick="ElemClick('fld_400010D4.0');">
[0:7]<b style="margin: 20px;">R8_PB_PD_DRV_0</b> (def=0x0)    //    PB pulldown for input or PB driving capability for output byte 0
</li>
<li class="content" name="fld_400010D4.8" onclick="ElemClick('fld_400010D4.8');">
[8:15]<b style="margin: 20px;">R8_PB_PD_DRV_1</b> (def=0x0)    //    PB pulldown for input or PB driving capability for output byte 0
</li>
<li class="content" name="fld_400010D4.16" onclick="ElemClick('fld_400010D4.16');">
[16:23]<b style="margin: 20px;">R8_PB_PD_DRV_2</b> (def=0x0)    //    PB pulldown for input or PB driving capability for output byte 0
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.1" onclick="ElemClick('isr_40001000.1');">[1]  <b>TMR0</b>    //    TMR0_IRQHandler</li>
<li class="content" name="isr_40001000.3" onclick="ElemClick('isr_40001000.3');">[3]  <b>GPIO_A</b>    //    GPIO_IRQHandler</li>
<li class="content" name="isr_40001000.4" onclick="ElemClick('isr_40001000.4');">[4]  <b>GPIO_B</b>    //    GPIO_IRQHandler</li>
<li class="content" name="isr_40001000.5" onclick="ElemClick('isr_40001000.5');">[5]  <b>SPI0</b>    //    SPI0_IRQHandler</li>
<li class="content" name="isr_40001000.6" onclick="ElemClick('isr_40001000.6');">[6]  <b>BLEL</b>    //    LLE_IRQHandler</li>
<li class="content" name="isr_40001000.7" onclick="ElemClick('isr_40001000.7');">[7]  <b>BLEB</b>    //    BB_IRQHandler</li>
<li class="content" name="isr_40001000.8" onclick="ElemClick('isr_40001000.8');">[8]  <b>USB</b>    //    USB_IRQHandler</li>
<li class="content" name="isr_40001000.10" onclick="ElemClick('isr_40001000.10');">[10]  <b>TMR1</b>    //    TMR1_IRQHandler</li>
<li class="content" name="isr_40001000.11" onclick="ElemClick('isr_40001000.11');">[11]  <b>TMR2</b>    //    TMR2_IRQHandler</li>
<li class="content" name="isr_40001000.12" onclick="ElemClick('isr_40001000.12');">[12]  <b>UART0</b>    //    UART0_IRQHandler</li>
<li class="content" name="isr_40001000.13" onclick="ElemClick('isr_40001000.13');">[13]  <b>UART1</b>    //    UART1_IRQHandler</li>
<li class="content" name="isr_40001000.14" onclick="ElemClick('isr_40001000.14');">[14]  <b>RTC</b>    //    RTC_IRQHandler</li>
<li class="content" name="isr_40001000.15" onclick="ElemClick('isr_40001000.15');">[15]  <b>ADC</b>    //    ADC_IRQHandler</li>
<li class="content" name="isr_40001000.17" onclick="ElemClick('isr_40001000.17');">[17]  <b>PWMX</b>    //    PWMX_IRQHandler</li>
<li class="content" name="isr_40001000.18" onclick="ElemClick('isr_40001000.18');">[18]  <b>TMR3</b>    //    TMR3_IRQHandler</li>
<li class="content" name="isr_40001000.19" onclick="ElemClick('isr_40001000.19');">[19]  <b>UART2</b>    //    UART2_IRQHandler</li>
<li class="content" name="isr_40001000.20" onclick="ElemClick('isr_40001000.20');">[20]  <b>UART3</b>    //    UART3_IRQHandler</li>
<li class="content" name="isr_40001000.21" onclick="ElemClick('isr_40001000.21');">[21]  <b>WDOG_BAT</b>    //    WDT_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002000"><details ontoggle="ElemCh('per_40002000');"><summary>0x40002000<b style="margin: 20px;">TMR0</b>// Timer0 register</summary>
<ul>
<li class="content" name="reg_40002000"><details ontoggle="ElemCh('reg_40002000');"><summary>0x40002000<b style="margin: 20px;">R8_TMR0_CTRL_MOD</b>//   RW, TMR0 mode control</summary>
<ul>
<li class="content" name="fld_40002000.0" onclick="ElemClick('fld_40002000.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    RW, timer in mode: 0=timer/PWM, 1=capture/count
</li>
<li class="content" name="fld_40002000.1" onclick="ElemClick('fld_40002000.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    RW, force clear timer FIFO and count
</li>
<li class="content" name="fld_40002000.2" onclick="ElemClick('fld_40002000.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    RW, timer count enable
</li>
<li class="content" name="fld_40002000.3" onclick="ElemClick('fld_40002000.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    RW, timer output enable
</li>
<li class="content" name="fld_40002000.4" onclick="ElemClick('fld_40002000.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_COUNT</b> (def=0x0)    //    RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, cou
</li>
<li class="content" name="fld_40002000.6" onclick="ElemClick('fld_40002000.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge
</li>
</ul>
</details></li>
<li class="content" name="reg_40002002"><details ontoggle="ElemCh('reg_40002002');"><summary>0x40002002<b style="margin: 20px;">R8_TMR0_INTER_EN</b>//   RW, TMR0 interrupt enable</summary>
<ul>
<li class="content" name="fld_40002002.0" onclick="ElemClick('fld_40002002.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    RW, enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002002.1" onclick="ElemClick('fld_40002002.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    RW, enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002002.2" onclick="ElemClick('fld_40002002.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)
</li>
<li class="content" name="fld_40002002.3" onclick="ElemClick('fld_40002002.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002002.4" onclick="ElemClick('fld_40002002.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002006"><details ontoggle="ElemCh('reg_40002006');"><summary>0x40002006<b style="margin: 20px;">R8_TMR0_INT_FLAG</b>//   RW1, TMR0 interrupt flag</summary>
<ul>
<li class="content" name="fld_40002006.0" onclick="ElemClick('fld_40002006.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    RW1, interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002006.1" onclick="ElemClick('fld_40002006.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    RW1, interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002006.2" onclick="ElemClick('fld_40002006.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 
</li>
<li class="content" name="fld_40002006.3" onclick="ElemClick('fld_40002006.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002006.4" onclick="ElemClick('fld_40002006.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002007"><details ontoggle="ElemCh('reg_40002007');"><summary>0x40002007<b style="margin: 20px;">R8_TMR0_FIFO_COUNT</b>//   RO, TMR0 FIFO count status</summary>
<ul>
<li class="content" name="fld_40002007.0" onclick="ElemClick('fld_40002007.0');">
[0:7]<b style="margin: 20px;">R8_TMR0_FIFO_COUNT</b> (def=0x0)    //    RW1,TMR0 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40002008"><details ontoggle="ElemCh('reg_40002008');"><summary>0x40002008<b style="margin: 20px;">R32_TMR0_COUNT</b>//   RO, TMR0 current count</summary>
<ul>
<li class="content" name="fld_40002008.0" onclick="ElemClick('fld_40002008.0');">
[0:31]<b style="margin: 20px;">R32_TMR0_COUNT</b> (def=0x0)    //    RW1,TMR0 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000200C"><details ontoggle="ElemCh('reg_4000200C');"><summary>0x4000200C<b style="margin: 20px;">R32_TMR0_CNT_END</b>//   RW, TMR0 end count value, only low 26 bit</summary>
<ul>
<li class="content" name="fld_4000200C.0" onclick="ElemClick('fld_4000200C.0');">
[0:31]<b style="margin: 20px;">R32_TMR0_CNT_END</b> (def=0x0)    //    RW1,TMR0 end count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40002010"><details ontoggle="ElemCh('reg_40002010');"><summary>0x40002010<b style="margin: 20px;">R32_TMR0_FIFO</b>//   RO/WO, TMR0 FIFO register, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002010.0" onclick="ElemClick('fld_40002010.0');">
[0:31]<b style="margin: 20px;">R32_TMR0_FIFO</b> (def=0x0)    //    RW1,TMR0 FIFO register
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40002400"><details ontoggle="ElemCh('per_40002400');"><summary>0x40002400<b style="margin: 20px;">TMR1</b>// Timer1 register</summary>
<ul>
<li class="content" name="reg_40002400"><details ontoggle="ElemCh('reg_40002400');"><summary>0x40002400<b style="margin: 20px;">R8_TMR1_CTRL_MOD</b>//   RW, TMR1 mode control</summary>
<ul>
<li class="content" name="fld_40002400.0" onclick="ElemClick('fld_40002400.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    RW, timer in mode: 0=timer/PWM, 1=capture/count
</li>
<li class="content" name="fld_40002400.1" onclick="ElemClick('fld_40002400.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    RW, force clear timer FIFO and count
</li>
<li class="content" name="fld_40002400.2" onclick="ElemClick('fld_40002400.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    RW, timer count enable
</li>
<li class="content" name="fld_40002400.3" onclick="ElemClick('fld_40002400.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    RW, timer output enable
</li>
<li class="content" name="fld_40002400.4" onclick="ElemClick('fld_40002400.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_COUNT</b> (def=0x0)    //    RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, cou
</li>
<li class="content" name="fld_40002400.6" onclick="ElemClick('fld_40002400.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge
</li>
</ul>
</details></li>
<li class="content" name="reg_40002401"><details ontoggle="ElemCh('reg_40002401');"><summary>0x40002401<b style="margin: 20px;">R8_TMR1_CTRL_DMA</b>//   RW, TMR1 DMA control</summary>
<ul>
<li class="content" name="fld_40002401.0" onclick="ElemClick('fld_40002401.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    RW, timer1/2 DMA enable
</li>
<li class="content" name="fld_40002401.2" onclick="ElemClick('fld_40002401.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    RW, timer1/2 DMA address loop enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40002402"><details ontoggle="ElemCh('reg_40002402');"><summary>0x40002402<b style="margin: 20px;">R8_TMR1_INTER_EN</b>//   RW, TMR1 interrupt enable</summary>
<ul>
<li class="content" name="fld_40002402.0" onclick="ElemClick('fld_40002402.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    RW, enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002402.1" onclick="ElemClick('fld_40002402.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    RW, enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002402.2" onclick="ElemClick('fld_40002402.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)
</li>
<li class="content" name="fld_40002402.3" onclick="ElemClick('fld_40002402.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002402.4" onclick="ElemClick('fld_40002402.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002406"><details ontoggle="ElemCh('reg_40002406');"><summary>0x40002406<b style="margin: 20px;">R8_TMR1_INT_FLAG</b>//   RW1, TMR1 interrupt flag</summary>
<ul>
<li class="content" name="fld_40002406.0" onclick="ElemClick('fld_40002406.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    RW1, interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002406.1" onclick="ElemClick('fld_40002406.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    RW1, interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002406.2" onclick="ElemClick('fld_40002406.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 
</li>
<li class="content" name="fld_40002406.3" onclick="ElemClick('fld_40002406.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002406.4" onclick="ElemClick('fld_40002406.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002407"><details ontoggle="ElemCh('reg_40002407');"><summary>0x40002407<b style="margin: 20px;">R8_TMR1_FIFO_COUNT</b>//   RO, TMR1 FIFO count status</summary>
<ul>
<li class="content" name="fld_40002407.0" onclick="ElemClick('fld_40002407.0');">
[0:31]<b style="margin: 20px;">R8_TMR1_FIFO_COUNT</b> (def=0x0)    //    RW1, TMR1 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40002408"><details ontoggle="ElemCh('reg_40002408');"><summary>0x40002408<b style="margin: 20px;">R32_TMR1_COUNT</b>//   RO, TMR1 current count</summary>
<ul>
<li class="content" name="fld_40002408.0" onclick="ElemClick('fld_40002408.0');">
[0:31]<b style="margin: 20px;">R32_TMR1_COUNT</b> (def=0x0)    //    RW1,TMR1 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000240C"><details ontoggle="ElemCh('reg_4000240C');"><summary>0x4000240C<b style="margin: 20px;">R32_TMR1_CNT_END</b>//   RW, TMR1 end count value, only low 26 bit</summary>
<ul>
<li class="content" name="fld_4000240C.0" onclick="ElemClick('fld_4000240C.0');">
[0:31]<b style="margin: 20px;">R32_TMR1_CNT_END</b> (def=0x0)    //    RW1,TMR1 end count value,
</li>
</ul>
</details></li>
<li class="content" name="reg_40002410"><details ontoggle="ElemCh('reg_40002410');"><summary>0x40002410<b style="margin: 20px;">R32_TMR1_FIFO</b>//   RO, TMR1 FIFO register, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002410.0" onclick="ElemClick('fld_40002410.0');">
[0:31]<b style="margin: 20px;">R32_TMR1_FIFO</b> (def=0x0)    //    RW1,TMR1 FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_40002414"><details ontoggle="ElemCh('reg_40002414');"><summary>0x40002414<b style="margin: 20px;">R16_TMR1_DMA_NOW</b>//   RO, TMR1 DMA current address</summary>
<ul>
<li class="content" name="fld_40002414.0" onclick="ElemClick('fld_40002414.0');">
[0:15]<b style="margin: 20px;">R16_TMR1_DMA_NOW</b> (def=0x0)    //    RW1,TMR1 FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_40002418"><details ontoggle="ElemCh('reg_40002418');"><summary>0x40002418<b style="margin: 20px;">R16_TMR1_DMA_BEG</b>//   RW, TMR1 DMA begin address</summary>
<ul>
<li class="content" name="fld_40002418.0" onclick="ElemClick('fld_40002418.0');">
[0:15]<b style="margin: 20px;">R16_TMR1_DMA_BEG</b> (def=0x0)    //    RW1,TMR1 FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_4000241C"><details ontoggle="ElemCh('reg_4000241C');"><summary>0x4000241C<b style="margin: 20px;">R16_TMR1_DMA_END</b>//   RW, TMR1 DMA end address</summary>
<ul>
<li class="content" name="fld_4000241C.0" onclick="ElemClick('fld_4000241C.0');">
[0:15]<b style="margin: 20px;">R16_TMR1_DMA_END</b> (def=0x0)    //    RW1,TMR1 FIFO register
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40002800"><details ontoggle="ElemCh('per_40002800');"><summary>0x40002800<b style="margin: 20px;">TMR2</b>// Timer2 register</summary>
<ul>
<li class="content" name="reg_40002800"><details ontoggle="ElemCh('reg_40002800');"><summary>0x40002800<b style="margin: 20px;">R8_TMR2_CTRL_MOD</b>//   RW, TMR2 mode control</summary>
<ul>
<li class="content" name="fld_40002800.0" onclick="ElemClick('fld_40002800.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    RW, timer in mode: 0=timer_PWM, 1=capture_count
</li>
<li class="content" name="fld_40002800.1" onclick="ElemClick('fld_40002800.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    RW, force clear timer FIFO and count
</li>
<li class="content" name="fld_40002800.2" onclick="ElemClick('fld_40002800.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    RW, timer count enable
</li>
<li class="content" name="fld_40002800.3" onclick="ElemClick('fld_40002800.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    RW, timer output enable
</li>
<li class="content" name="fld_40002800.4" onclick="ElemClick('fld_40002800.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_COUNT</b> (def=0x0)    //    RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, cou
</li>
<li class="content" name="fld_40002800.6" onclick="ElemClick('fld_40002800.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge
</li>
</ul>
</details></li>
<li class="content" name="reg_40002801"><details ontoggle="ElemCh('reg_40002801');"><summary>0x40002801<b style="margin: 20px;">R8_TMR2_CTRL_DMA</b>//   RW, TMR2 DMA control</summary>
<ul>
<li class="content" name="fld_40002801.0" onclick="ElemClick('fld_40002801.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    RW, timer1_2 DMA enable
</li>
<li class="content" name="fld_40002801.2" onclick="ElemClick('fld_40002801.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    RW, timer1_2 DMA address loop enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40002802"><details ontoggle="ElemCh('reg_40002802');"><summary>0x40002802<b style="margin: 20px;">R8_TMR2_INTER_EN</b>//   RW, TMR2 interrupt enable</summary>
<ul>
<li class="content" name="fld_40002802.0" onclick="ElemClick('fld_40002802.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    RW, enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002802.1" onclick="ElemClick('fld_40002802.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    RW, enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002802.2" onclick="ElemClick('fld_40002802.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)
</li>
<li class="content" name="fld_40002802.3" onclick="ElemClick('fld_40002802.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002802.4" onclick="ElemClick('fld_40002802.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002806"><details ontoggle="ElemCh('reg_40002806');"><summary>0x40002806<b style="margin: 20px;">R8_TMR2_INT_FLAG</b>//   RW1, TMR2 interrupt flag</summary>
<ul>
<li class="content" name="fld_40002806.0" onclick="ElemClick('fld_40002806.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    RW1, interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002806.1" onclick="ElemClick('fld_40002806.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    RW1, interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002806.2" onclick="ElemClick('fld_40002806.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 
</li>
<li class="content" name="fld_40002806.3" onclick="ElemClick('fld_40002806.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002806.4" onclick="ElemClick('fld_40002806.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002807"><details ontoggle="ElemCh('reg_40002807');"><summary>0x40002807<b style="margin: 20px;">R8_TMR2_FIFO_COUNT</b>//   RO, TMR2 FIFO count status</summary>
<ul>
<li class="content" name="fld_40002807.0" onclick="ElemClick('fld_40002807.0');">
[0:7]<b style="margin: 20px;">R8_TMR2_FIFO_COUNT</b> (def=0x0)    //    RW, TMR2 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40002808"><details ontoggle="ElemCh('reg_40002808');"><summary>0x40002808<b style="margin: 20px;">R32_TMR2_COUNT</b>//   RO, TMR2 current count</summary>
<ul>
<li class="content" name="fld_40002808.0" onclick="ElemClick('fld_40002808.0');">
[0:31]<b style="margin: 20px;">R32_TMR2_COUNT</b> (def=0x0)    //    RW, TMR2 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000280C"><details ontoggle="ElemCh('reg_4000280C');"><summary>0x4000280C<b style="margin: 20px;">R32_TMR2_CNT_END</b>//   RW, TMR2 end count value, only low 26 bit</summary>
<ul>
<li class="content" name="fld_4000280C.0" onclick="ElemClick('fld_4000280C.0');">
[0:31]<b style="margin: 20px;">R32_TMR2_COUNT</b> (def=0x0)    //    RW, TMR2 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40002810"><details ontoggle="ElemCh('reg_40002810');"><summary>0x40002810<b style="margin: 20px;">R32_TMR2_COUNT</b>//   RO, TMR2 FIFO register, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002810.0" onclick="ElemClick('fld_40002810.0');">
[0:31]<b style="margin: 20px;">R32_TMR2_FIFO</b> (def=0x0)    //    RW, TMR2 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40002814"><details ontoggle="ElemCh('reg_40002814');"><summary>0x40002814<b style="margin: 20px;">R16_TMR2_DMA_NOW</b>//   RO, TMR2 DMA current address</summary>
<ul>
<li class="content" name="fld_40002814.0" onclick="ElemClick('fld_40002814.0');">
[0:31]<b style="margin: 20px;">R32_TMR2_FIFO</b> (def=0x0)    //    RW, TMR2 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40002818"><details ontoggle="ElemCh('reg_40002818');"><summary>0x40002818<b style="margin: 20px;">R16_TMR2_DMA_BEG</b>//   RW, TMR2 DMA begin address</summary>
<ul>
<li class="content" name="fld_40002818.0" onclick="ElemClick('fld_40002818.0');">
[0:31]<b style="margin: 20px;">R16_TMR2_DMA_BEG</b> (def=0x0)    //    RW, TMR2 DMA begin address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000281C"><details ontoggle="ElemCh('reg_4000281C');"><summary>0x4000281C<b style="margin: 20px;">R16_TMR2_DMA_END</b>//   RW, TMR2 DMA end address</summary>
<ul>
<li class="content" name="fld_4000281C.0" onclick="ElemClick('fld_4000281C.0');">
[0:31]<b style="margin: 20px;">R16_TMR2_DMA_END</b> (def=0x0)    //    RW, TMR2 DMA end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002800.9" onclick="ElemClick('isr_40002800.9');">[9]  <b>TMR2</b>    //    TMR2_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002C00"><details ontoggle="ElemCh('per_40002C00');"><summary>0x40002C00<b style="margin: 20px;">TMR3</b>// Timer3 register</summary>
<ul>
<li class="content" name="reg_40002C00"><details ontoggle="ElemCh('reg_40002C00');"><summary>0x40002C00<b style="margin: 20px;">R8_TMR3_CTRL_MOD</b>//   RW, TMR3 mode control</summary>
<ul>
<li class="content" name="fld_40002C00.0" onclick="ElemClick('fld_40002C00.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    RW, timer in mode: 0=timer/PWM, 1=capture/count
</li>
<li class="content" name="fld_40002C00.1" onclick="ElemClick('fld_40002C00.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    RW, force clear timer FIFO and count
</li>
<li class="content" name="fld_40002C00.2" onclick="ElemClick('fld_40002C00.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    RW, timer count enable
</li>
<li class="content" name="fld_40002C00.3" onclick="ElemClick('fld_40002C00.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    RW, timer output enable
</li>
<li class="content" name="fld_40002C00.4" onclick="ElemClick('fld_40002C00.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_COUNT</b> (def=0x0)    //    RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, cou
</li>
<li class="content" name="fld_40002C00.6" onclick="ElemClick('fld_40002C00.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C02"><details ontoggle="ElemCh('reg_40002C02');"><summary>0x40002C02<b style="margin: 20px;">R8_TMR3_INTER_EN</b>//   RW, TMR3 interrupt enable</summary>
<ul>
<li class="content" name="fld_40002C02.0" onclick="ElemClick('fld_40002C02.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    RW, enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002C02.1" onclick="ElemClick('fld_40002C02.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    RW, enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002C02.2" onclick="ElemClick('fld_40002C02.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)
</li>
<li class="content" name="fld_40002C02.3" onclick="ElemClick('fld_40002C02.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002C02.4" onclick="ElemClick('fld_40002C02.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C06"><details ontoggle="ElemCh('reg_40002C06');"><summary>0x40002C06<b style="margin: 20px;">R8_TMR3_INT_FLAG</b>//   RW1, TMR3 interrupt flag</summary>
<ul>
<li class="content" name="fld_40002C06.0" onclick="ElemClick('fld_40002C06.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    RW1, interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002C06.1" onclick="ElemClick('fld_40002C06.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    RW1, interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002C06.2" onclick="ElemClick('fld_40002C06.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 
</li>
<li class="content" name="fld_40002C06.3" onclick="ElemClick('fld_40002C06.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002C06.4" onclick="ElemClick('fld_40002C06.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C07"><details ontoggle="ElemCh('reg_40002C07');"><summary>0x40002C07<b style="margin: 20px;">R8_TMR3_FIFO_COUNT</b>//   RO, TMR3 FIFO count status</summary>
<ul>
<li class="content" name="fld_40002C07.0" onclick="ElemClick('fld_40002C07.0');">
[0:7]<b style="margin: 20px;">R8_TMR3_FIFO_COUNT</b> (def=0x0)    //    R0, TMR3 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C08"><details ontoggle="ElemCh('reg_40002C08');"><summary>0x40002C08<b style="margin: 20px;">R32_TMR3_COUNT</b>//   RO, TMR3 current count</summary>
<ul>
<li class="content" name="fld_40002C08.0" onclick="ElemClick('fld_40002C08.0');">
[0:31]<b style="margin: 20px;">R32_TMR3_COUNT</b> (def=0x0)    //    R0, TMR3 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C0C"><details ontoggle="ElemCh('reg_40002C0C');"><summary>0x40002C0C<b style="margin: 20px;">R32_TMR3_CNT_END</b>//   RW, TMR3 end count value, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002C0C.0" onclick="ElemClick('fld_40002C0C.0');">
[0:31]<b style="margin: 20px;">R32_TMR3_CNT_END</b> (def=0x0)    //    RW, TMR3 end count value, only low 26 bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C10"><details ontoggle="ElemCh('reg_40002C10');"><summary>0x40002C10<b style="margin: 20px;">R32_TMR3_FIFO</b>//   RO/WO, TMR3 FIFO register, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002C10.0" onclick="ElemClick('fld_40002C10.0');">
[0:31]<b style="margin: 20px;">R32_TMR3_FIFO</b> (def=0x0)    //    RO/WO, TMR3 FIFO register, only low 26 bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40003000"><details ontoggle="ElemCh('per_40003000');"><summary>0x40003000<b style="margin: 20px;">UART0</b>// UART0 register</summary>
<ul>
<li class="content" name="reg_40003000"><details ontoggle="ElemCh('reg_40003000');"><summary>0x40003000<b style="margin: 20px;">R8_UART0_MCR</b>//   RW, UART0 modem control</summary>
<ul>
<li class="content" name="fld_40003000.0" onclick="ElemClick('fld_40003000.0');">
[0]<b style="margin: 20px;">RB_MCR_DTR</b> (def=0x0)    //    RW, UART0 control DTR
</li>
<li class="content" name="fld_40003000.1" onclick="ElemClick('fld_40003000.1');">
[1]<b style="margin: 20px;">RB_MCR_RTS</b> (def=0x0)    //    RW, UART0 control RTS
</li>
<li class="content" name="fld_40003000.2" onclick="ElemClick('fld_40003000.2');">
[2]<b style="margin: 20px;">RB_MCR_OUT1</b> (def=0x0)    //    RW, UART0 control OUT1
</li>
<li class="content" name="fld_40003000.3" onclick="ElemClick('fld_40003000.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2_RB_MCR_INT_OE</b> (def=0x0)    //    RW, UART control OUT2/ UART interrupt output enable
</li>
<li class="content" name="fld_40003000.4" onclick="ElemClick('fld_40003000.4');">
[4]<b style="margin: 20px;">RB_MCR_LOOP</b> (def=0x0)    //    RW, UART0 enable local loop back
</li>
<li class="content" name="fld_40003000.5" onclick="ElemClick('fld_40003000.5');">
[5]<b style="margin: 20px;">RB_MCR_AU_FLOW_EN</b> (def=0x0)    //    RW, UART0 enable autoflow control
</li>
<li class="content" name="fld_40003000.6" onclick="ElemClick('fld_40003000.6');">
[6]<b style="margin: 20px;">RB_MCR_TNOW</b> (def=0x0)    //    RW, UART0 enable TNOW output on DTR pin
</li>
<li class="content" name="fld_40003000.7" onclick="ElemClick('fld_40003000.7');">
[7]<b style="margin: 20px;">RB_MCR_HALF</b> (def=0x0)    //    RW, UART0 enable half-duplex
</li>
</ul>
</details></li>
<li class="content" name="reg_40003001"><details ontoggle="ElemCh('reg_40003001');"><summary>0x40003001<b style="margin: 20px;">R8_UART0_IER</b>//   RW, UART0 interrupt enable</summary>
<ul>
<li class="content" name="fld_40003001.0" onclick="ElemClick('fld_40003001.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY</b> (def=0x0)    //    RW, UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40003001.1" onclick="ElemClick('fld_40003001.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY</b> (def=0x0)    //    RW, UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40003001.2" onclick="ElemClick('fld_40003001.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT</b> (def=0x0)    //    RW, UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40003001.3" onclick="ElemClick('fld_40003001.3');">
[3]<b style="margin: 20px;">RB_IER_MODEM_CHG</b> (def=0x0)    //    RW, UART0 interrupt enable for modem status change
</li>
<li class="content" name="fld_40003001.4" onclick="ElemClick('fld_40003001.4');">
[4]<b style="margin: 20px;">RB_IER_DTR_EN</b> (def=0x0)    //    RW, UART0 DTR/TNOW output pin enable
</li>
<li class="content" name="fld_40003001.5" onclick="ElemClick('fld_40003001.5');">
[5]<b style="margin: 20px;">RB_IER_RTS_EN</b> (def=0x0)    //    RW, UART0 RTS output pin enable
</li>
<li class="content" name="fld_40003001.6" onclick="ElemClick('fld_40003001.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN</b> (def=0x0)    //    RW, UART TXD pin enable
</li>
<li class="content" name="fld_40003001.7" onclick="ElemClick('fld_40003001.7');">
[7]<b style="margin: 20px;">RB_IER_RESET</b> (def=0x0)    //    WZ, UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40003002"><details ontoggle="ElemCh('reg_40003002');"><summary>0x40003002<b style="margin: 20px;">R8_UART0_FCR</b>//   RW, UART0 FIFO control</summary>
<ul>
<li class="content" name="fld_40003002.0" onclick="ElemClick('fld_40003002.0');">
[0]<b style="margin: 20px;">RB_FCR_FIFO_EN</b> (def=0x0)    //    RW, UART FIFO enable
</li>
<li class="content" name="fld_40003002.1" onclick="ElemClick('fld_40003002.1');">
[1]<b style="margin: 20px;">RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003002.2" onclick="ElemClick('fld_40003002.2');">
[2]<b style="margin: 20px;">RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003002.6" onclick="ElemClick('fld_40003002.6');">
[6:7]<b style="margin: 20px;">RB_FCR_FIFO_TRIG</b> (def=0x0)    //    RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40003003"><details ontoggle="ElemCh('reg_40003003');"><summary>0x40003003<b style="margin: 20px;">R8_UART0_LCR</b>//   RW, UART0 line control</summary>
<ul>
<li class="content" name="fld_40003003.0" onclick="ElemClick('fld_40003003.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit
</li>
<li class="content" name="fld_40003003.2" onclick="ElemClick('fld_40003003.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    RW, UART stop bit length: 0-1bit, 1-2bit
</li>
<li class="content" name="fld_40003003.3" onclick="ElemClick('fld_40003003.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    RW, UART parity enable
</li>
<li class="content" name="fld_40003003.4" onclick="ElemClick('fld_40003003.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space
</li>
<li class="content" name="fld_40003003.6" onclick="ElemClick('fld_40003003.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    RW, UART break control enable
</li>
<li class="content" name="fld_40003003.7" onclick="ElemClick('fld_40003003.7');">
[7]<b style="margin: 20px;">RB_LCR_GP_BIT_RB_LCR_DLAB</b> (def=0x0)    //    RW, UART general purpose bit;RW, UART reserved bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40003004"><details ontoggle="ElemCh('reg_40003004');"><summary>0x40003004<b style="margin: 20px;">R8_UART0_IIR</b>//   RO, UART0 interrupt identification</summary>
<ul>
<li class="content" name="fld_40003004.0" onclick="ElemClick('fld_40003004.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT</b> (def=0x1)    //    RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt
</li>
<li class="content" name="fld_40003004.0" onclick="ElemClick('fld_40003004.0');">
[0:3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x1)    //    RO, UART interrupt flag bit mask
</li>
<li class="content" name="fld_40003004.6" onclick="ElemClick('fld_40003004.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_ID</b> (def=0x0)    //    RO, UART FIFO enabled flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003005"><details ontoggle="ElemCh('reg_40003005');"><summary>0x40003005<b style="margin: 20px;">R8_UART0_LSR</b>//   RO, UART0 line status</summary>
<ul>
<li class="content" name="fld_40003005.0" onclick="ElemClick('fld_40003005.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    RO, UART receiver fifo data ready status
</li>
<li class="content" name="fld_40003005.1" onclick="ElemClick('fld_40003005.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    RZ, UART receiver overrun error
</li>
<li class="content" name="fld_40003005.2" onclick="ElemClick('fld_40003005.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    RZ, UART receiver parity error
</li>
<li class="content" name="fld_40003005.3" onclick="ElemClick('fld_40003005.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    RZ, UART receiver frame error
</li>
<li class="content" name="fld_40003005.4" onclick="ElemClick('fld_40003005.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    RZ, UART receiver break error
</li>
<li class="content" name="fld_40003005.5" onclick="ElemClick('fld_40003005.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x1)    //    RO, UART transmitter fifo empty status
</li>
<li class="content" name="fld_40003005.6" onclick="ElemClick('fld_40003005.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    RO, UART transmitter all empty status
</li>
<li class="content" name="fld_40003005.7" onclick="ElemClick('fld_40003005.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x0)    //    RO, indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40003006"><details ontoggle="ElemCh('reg_40003006');"><summary>0x40003006<b style="margin: 20px;">R8_UART0_MSR</b>//   RO, UART0 modem status</summary>
<ul>
<li class="content" name="fld_40003006.0" onclick="ElemClick('fld_40003006.0');">
[0]<b style="margin: 20px;">RB_MSR_CTS_CHG</b> (def=0x0)    //    RZ, UART0 CTS changed status, high action
</li>
<li class="content" name="fld_40003006.1" onclick="ElemClick('fld_40003006.1');">
[1]<b style="margin: 20px;">RB_MSR_DSR_CHG</b> (def=0x0)    //    RZ, UART0 DSR changed status, high action
</li>
<li class="content" name="fld_40003006.2" onclick="ElemClick('fld_40003006.2');">
[2]<b style="margin: 20px;">RB_MSR_RI_CHG</b> (def=0x0)    //    RZ, UART0 RI changed status, high action
</li>
<li class="content" name="fld_40003006.3" onclick="ElemClick('fld_40003006.3');">
[3]<b style="margin: 20px;">RB_MSR_DCD_CHG</b> (def=0x0)    //    RZ, UART0 DCD changed status, high action
</li>
<li class="content" name="fld_40003006.4" onclick="ElemClick('fld_40003006.4');">
[4]<b style="margin: 20px;">RB_MSR_CTS</b> (def=0x0)    //    RO, UART0 CTS action status
</li>
<li class="content" name="fld_40003006.5" onclick="ElemClick('fld_40003006.5');">
[5]<b style="margin: 20px;">RB_MSR_DSR</b> (def=0x0)    //    RO, UART0 DSR action statusv
</li>
<li class="content" name="fld_40003006.6" onclick="ElemClick('fld_40003006.6');">
[6]<b style="margin: 20px;">RB_MSR_RI</b> (def=0x0)    //    RO, UART0 RI action status
</li>
<li class="content" name="fld_40003006.7" onclick="ElemClick('fld_40003006.7');">
[7]<b style="margin: 20px;">RB_MSR_DCD</b> (def=0x0)    //    RO, UART0 DCD action status
</li>
</ul>
</details></li>
<li class="content" name="reg_40003008"><details ontoggle="ElemCh('reg_40003008');"><summary>0x40003008<b style="margin: 20px;">R8_UART0_RBR</b>//   RO, UART0 receiver buffer, receiving byte</summary>
<ul>
<li class="content" name="fld_40003008.0" onclick="ElemClick('fld_40003008.0');">
[0:7]<b style="margin: 20px;">R8_UART0_RBR</b> (def=0x0)    //    RO, UART0 receiver buffer, receiving byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003008"><details ontoggle="ElemCh('reg_40003008');"><summary>0x40003008<b style="margin: 20px;">R8_UART0_THR</b>//   WO, UART0 transmitter holding, transmittal byte</summary>
<ul>
<li class="content" name="fld_40003008.0" onclick="ElemClick('fld_40003008.0');">
[0:7]<b style="margin: 20px;">R8_UART0_THR</b> (def=0x0)    //    RO, UART0 transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300A"><details ontoggle="ElemCh('reg_4000300A');"><summary>0x4000300A<b style="margin: 20px;">R8_UART0_RFC</b>//   RO, UART0 receiver FIFO count</summary>
<ul>
<li class="content" name="fld_4000300A.0" onclick="ElemClick('fld_4000300A.0');">
[0:7]<b style="margin: 20px;">R8_UART0_RFC</b> (def=0x0)    //    RO, UART0 receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300B"><details ontoggle="ElemCh('reg_4000300B');"><summary>0x4000300B<b style="margin: 20px;">R8_UART0_TFC</b>//   RO, UART0 transmitter FIFO count</summary>
<ul>
<li class="content" name="fld_4000300B.0" onclick="ElemClick('fld_4000300B.0');">
[0:7]<b style="margin: 20px;">R8_UART0_TFC</b> (def=0x0)    //    RO, UART0 transmitter FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300C"><details ontoggle="ElemCh('reg_4000300C');"><summary>0x4000300C<b style="margin: 20px;">R16_UART0_DL</b>//   RW, UART0 divisor latch</summary>
<ul>
<li class="content" name="fld_4000300C.0" onclick="ElemClick('fld_4000300C.0');">
[0:15]<b style="margin: 20px;">R16_UART0_DL</b> (def=0x0)    //    RW, UART0 divisor latch
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300E"><details ontoggle="ElemCh('reg_4000300E');"><summary>0x4000300E<b style="margin: 20px;">R8_UART0_DIV</b>//   RW, UART0 pre-divisor latch byte, only low 7 bit, from 1 to 0/128</summary>
<ul>
<li class="content" name="fld_4000300E.0" onclick="ElemClick('fld_4000300E.0');">
[0:7]<b style="margin: 20px;">R8_UART0_DIV</b> (def=0x0)    //    RW,UART0 pre-divisor latch byte, only low 7 bit, from 1 to 0/128
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300F"><details ontoggle="ElemCh('reg_4000300F');"><summary>0x4000300F<b style="margin: 20px;">R8_UART0_ADR</b>//   RW, UART0 slave address: 0xFF=disable, other=enable</summary>
<ul>
<li class="content" name="fld_4000300F.0" onclick="ElemClick('fld_4000300F.0');">
[0:7]<b style="margin: 20px;">R8_UART0_ADR</b> (def=0xFF)    //    RW,UART0 slave address: 0xFF=disable, other=enable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40003400"><details ontoggle="ElemCh('per_40003400');"><summary>0x40003400<b style="margin: 20px;">UART1</b>// UART1 register</summary>
<ul>
<li class="content" name="reg_40003400"><details ontoggle="ElemCh('reg_40003400');"><summary>0x40003400<b style="margin: 20px;">R8_UART1_MCR</b>//   RW, UART1 modem control</summary>
<ul>
<li class="content" name="fld_40003400.3" onclick="ElemClick('fld_40003400.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2_RB_MCR_INT_OE</b> (def=0x0)    //    RW, UART control OUT2/UART interrupt output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003401"><details ontoggle="ElemCh('reg_40003401');"><summary>0x40003401<b style="margin: 20px;">R8_UART1_IER</b>//   RW, UART1 interrupt enable</summary>
<ul>
<li class="content" name="fld_40003401.0" onclick="ElemClick('fld_40003401.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY</b> (def=0x0)    //    RW, UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40003401.1" onclick="ElemClick('fld_40003401.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY</b> (def=0x0)    //    RW, UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40003401.2" onclick="ElemClick('fld_40003401.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT</b> (def=0x0)    //    RW, UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40003401.6" onclick="ElemClick('fld_40003401.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN</b> (def=0x0)    //    RW, UART TXD pin enable
</li>
<li class="content" name="fld_40003401.7" onclick="ElemClick('fld_40003401.7');">
[7]<b style="margin: 20px;">RB_IER_RESET</b> (def=0x0)    //    WZ, UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40003402"><details ontoggle="ElemCh('reg_40003402');"><summary>0x40003402<b style="margin: 20px;">R8_UART1_FCR</b>//   RW, UART1 FIFO control</summary>
<ul>
<li class="content" name="fld_40003402.0" onclick="ElemClick('fld_40003402.0');">
[0]<b style="margin: 20px;">RB_FCR_FIFO_EN</b> (def=0x0)    //    RW, UART FIFO enable
</li>
<li class="content" name="fld_40003402.1" onclick="ElemClick('fld_40003402.1');">
[1]<b style="margin: 20px;">RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003402.2" onclick="ElemClick('fld_40003402.2');">
[2]<b style="margin: 20px;">RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003402.6" onclick="ElemClick('fld_40003402.6');">
[6:7]<b style="margin: 20px;">RB_FCR_FIFO_TRIG</b> (def=0x0)    //    RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40003403"><details ontoggle="ElemCh('reg_40003403');"><summary>0x40003403<b style="margin: 20px;">R8_UART1_LCR</b>//   RW, UART1 line control</summary>
<ul>
<li class="content" name="fld_40003403.0" onclick="ElemClick('fld_40003403.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit
</li>
<li class="content" name="fld_40003403.2" onclick="ElemClick('fld_40003403.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    RW, UART stop bit length: 0-1bit, 1-2bit
</li>
<li class="content" name="fld_40003403.3" onclick="ElemClick('fld_40003403.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    RW, UART parity enable
</li>
<li class="content" name="fld_40003403.4" onclick="ElemClick('fld_40003403.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space
</li>
<li class="content" name="fld_40003403.6" onclick="ElemClick('fld_40003403.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    RW, UART break control enable
</li>
<li class="content" name="fld_40003403.7" onclick="ElemClick('fld_40003403.7');">
[7]<b style="margin: 20px;">RB_LCR_GP_BIT_RB_LCR_DLAB</b> (def=0x0)    //    RW, UART general purpose bit;RW, UART reserved bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40003404"><details ontoggle="ElemCh('reg_40003404');"><summary>0x40003404<b style="margin: 20px;">R8_UART1_IIR</b>//   RO, UART1 interrupt identification</summary>
<ul>
<li class="content" name="fld_40003404.0" onclick="ElemClick('fld_40003404.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT</b> (def=0x1)    //    RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt
</li>
<li class="content" name="fld_40003404.0" onclick="ElemClick('fld_40003404.0');">
[0:3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x1)    //    RO, UART interrupt flag bit mask
</li>
<li class="content" name="fld_40003404.7" onclick="ElemClick('fld_40003404.7');">
[7]<b style="margin: 20px;">RB_IIR_FIFO_ID</b> (def=0x0)    //    RO, UART FIFO enabled flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003405"><details ontoggle="ElemCh('reg_40003405');"><summary>0x40003405<b style="margin: 20px;">R8_UART1_LSR</b>//   RO, UART1 line status</summary>
<ul>
<li class="content" name="fld_40003405.0" onclick="ElemClick('fld_40003405.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    RO, UART receiver fifo data ready status
</li>
<li class="content" name="fld_40003405.1" onclick="ElemClick('fld_40003405.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    RZ, UART receiver overrun error
</li>
<li class="content" name="fld_40003405.2" onclick="ElemClick('fld_40003405.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    RZ, UART receiver parity error
</li>
<li class="content" name="fld_40003405.3" onclick="ElemClick('fld_40003405.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    RZ, UART receiver frame error
</li>
<li class="content" name="fld_40003405.4" onclick="ElemClick('fld_40003405.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    RZ, UART receiver break error
</li>
<li class="content" name="fld_40003405.5" onclick="ElemClick('fld_40003405.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x1)    //    RO, UART transmitter fifo empty status
</li>
<li class="content" name="fld_40003405.6" onclick="ElemClick('fld_40003405.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    RO, UART transmitter all empty status
</li>
<li class="content" name="fld_40003405.7" onclick="ElemClick('fld_40003405.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x0)    //    RO, indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40003408"><details ontoggle="ElemCh('reg_40003408');"><summary>0x40003408<b style="margin: 20px;">R8_UART1_RBR</b>//   RO, UART1 receiver buffer, receiving byte</summary>
<ul>
<li class="content" name="fld_40003408.0" onclick="ElemClick('fld_40003408.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RBR</b> (def=0x0)    //    RO, UART1 receiver buffer, receiving byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003408"><details ontoggle="ElemCh('reg_40003408');"><summary>0x40003408<b style="margin: 20px;">R8_UART1_THR</b>//   WO, UART1 transmitter holding, transmittal byte</summary>
<ul>
<li class="content" name="fld_40003408.0" onclick="ElemClick('fld_40003408.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RBR</b> (def=0x0)    //    WO, UART1 transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340A"><details ontoggle="ElemCh('reg_4000340A');"><summary>0x4000340A<b style="margin: 20px;">R8_UART1_RFC</b>//   RO, UART1 receiver FIFO count</summary>
<ul>
<li class="content" name="fld_4000340A.0" onclick="ElemClick('fld_4000340A.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RFC</b> (def=0x0)    //    RO, UART1 receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340B"><details ontoggle="ElemCh('reg_4000340B');"><summary>0x4000340B<b style="margin: 20px;">R8_UART1_TFC</b>//   RO, UART1 transmitter FIFO count</summary>
<ul>
<li class="content" name="fld_4000340B.0" onclick="ElemClick('fld_4000340B.0');">
[0:7]<b style="margin: 20px;">R8_UART1_TFC</b> (def=0x0)    //    RO, UART1 receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340C"><details ontoggle="ElemCh('reg_4000340C');"><summary>0x4000340C<b style="margin: 20px;">R16_UART1_DL</b>//   RW, UART1 divisor latch</summary>
<ul>
<li class="content" name="fld_4000340C.0" onclick="ElemClick('fld_4000340C.0');">
[0:15]<b style="margin: 20px;">R16_UART1_DL</b> (def=0x0)    //    RW, UART1 divisor latch
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340E"><details ontoggle="ElemCh('reg_4000340E');"><summary>0x4000340E<b style="margin: 20px;">R8_UART1_DIV</b>//   RW, UART1 pre-divisor latch byte, only low 7 bit, from 1 to 128</summary>
<ul>
<li class="content" name="fld_4000340E.0" onclick="ElemClick('fld_4000340E.0');">
[0:7]<b style="margin: 20px;">R8_UART1_DIV</b> (def=0x0)    //    RW, UART1 pre-divisor latch byte, only low 7 bit, from 1 to 128
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40003800"><details ontoggle="ElemCh('per_40003800');"><summary>0x40003800<b style="margin: 20px;">UART2</b>// UART2 register</summary>
<ul>
<li class="content" name="reg_40003800"><details ontoggle="ElemCh('reg_40003800');"><summary>0x40003800<b style="margin: 20px;">R8_UART2_MCR</b>//   RW, UART2 modem control</summary>
<ul>
<li class="content" name="fld_40003800.3" onclick="ElemClick('fld_40003800.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2_RB_MCR_INT_OE</b> (def=0x0)    //    RW, UART control OUT2;UART interrupt output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003801"><details ontoggle="ElemCh('reg_40003801');"><summary>0x40003801<b style="margin: 20px;">R8_UART2_IER</b>//   RW, UART2 interrupt enable</summary>
<ul>
<li class="content" name="fld_40003801.0" onclick="ElemClick('fld_40003801.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY</b> (def=0x0)    //    RW, UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40003801.1" onclick="ElemClick('fld_40003801.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY</b> (def=0x0)    //    RW, UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40003801.2" onclick="ElemClick('fld_40003801.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT</b> (def=0x0)    //    RW, UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40003801.6" onclick="ElemClick('fld_40003801.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN</b> (def=0x0)    //    RW, UART TXD pin enable
</li>
<li class="content" name="fld_40003801.7" onclick="ElemClick('fld_40003801.7');">
[7]<b style="margin: 20px;">RB_IER_RESET</b> (def=0x0)    //    WZ, UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40003802"><details ontoggle="ElemCh('reg_40003802');"><summary>0x40003802<b style="margin: 20px;">R8_UART2_FCR</b>//   RW, UART2 FIFO control</summary>
<ul>
<li class="content" name="fld_40003802.0" onclick="ElemClick('fld_40003802.0');">
[0]<b style="margin: 20px;">RB_FCR_FIFO_EN</b> (def=0x0)    //    RW, UART FIFO enable
</li>
<li class="content" name="fld_40003802.1" onclick="ElemClick('fld_40003802.1');">
[1]<b style="margin: 20px;">RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003802.2" onclick="ElemClick('fld_40003802.2');">
[2]<b style="margin: 20px;">RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003802.6" onclick="ElemClick('fld_40003802.6');">
[6:7]<b style="margin: 20px;">RB_FCR_FIFO_TRIG</b> (def=0x0)    //    RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40003803"><details ontoggle="ElemCh('reg_40003803');"><summary>0x40003803<b style="margin: 20px;">R8_UART2_LCR</b>//   RW, UART2 line control</summary>
<ul>
<li class="content" name="fld_40003803.0" onclick="ElemClick('fld_40003803.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit
</li>
<li class="content" name="fld_40003803.2" onclick="ElemClick('fld_40003803.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    RW, UART stop bit length: 0-1bit, 1-2bit
</li>
<li class="content" name="fld_40003803.3" onclick="ElemClick('fld_40003803.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    RW, UART parity enable
</li>
<li class="content" name="fld_40003803.4" onclick="ElemClick('fld_40003803.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space
</li>
<li class="content" name="fld_40003803.6" onclick="ElemClick('fld_40003803.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    RW, UART break control enable
</li>
<li class="content" name="fld_40003803.7" onclick="ElemClick('fld_40003803.7');">
[7]<b style="margin: 20px;">RB_LCR_GP_BIT_RB_LCR_DLAB</b> (def=0x0)    //    RW, UART general purpose bit;RW, UART reserved bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40003804"><details ontoggle="ElemCh('reg_40003804');"><summary>0x40003804<b style="margin: 20px;">R8_UART2_IIR</b>//   RO, UART2 interrupt identification</summary>
<ul>
<li class="content" name="fld_40003804.0" onclick="ElemClick('fld_40003804.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT</b> (def=0x1)    //    RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt
</li>
<li class="content" name="fld_40003804.0" onclick="ElemClick('fld_40003804.0');">
[0:3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x1)    //    RO, UART interrupt flag bit mask
</li>
<li class="content" name="fld_40003804.7" onclick="ElemClick('fld_40003804.7');">
[7]<b style="margin: 20px;">RB_IIR_FIFO_ID</b> (def=0x0)    //    RO, UART FIFO enabled flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003805"><details ontoggle="ElemCh('reg_40003805');"><summary>0x40003805<b style="margin: 20px;">R8_UART2_LSR</b>//   RO, UART2 line status</summary>
<ul>
<li class="content" name="fld_40003805.0" onclick="ElemClick('fld_40003805.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    RO, UART receiver fifo data ready status
</li>
<li class="content" name="fld_40003805.1" onclick="ElemClick('fld_40003805.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    RZ, UART receiver overrun error
</li>
<li class="content" name="fld_40003805.2" onclick="ElemClick('fld_40003805.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    RZ, UART receiver parity error
</li>
<li class="content" name="fld_40003805.3" onclick="ElemClick('fld_40003805.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    RZ, UART receiver frame error
</li>
<li class="content" name="fld_40003805.4" onclick="ElemClick('fld_40003805.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    RZ, UART receiver break error
</li>
<li class="content" name="fld_40003805.5" onclick="ElemClick('fld_40003805.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x1)    //    RO, UART transmitter fifo empty status
</li>
<li class="content" name="fld_40003805.6" onclick="ElemClick('fld_40003805.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    RO, UART transmitter all empty status
</li>
<li class="content" name="fld_40003805.7" onclick="ElemClick('fld_40003805.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x0)    //    RO, indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40003808"><details ontoggle="ElemCh('reg_40003808');"><summary>0x40003808<b style="margin: 20px;">R8_UART2_RBR</b>//   RO, UART2 receiver buffer, receiving byte</summary>
<ul>
<li class="content" name="fld_40003808.0" onclick="ElemClick('fld_40003808.0');">
[0:7]<b style="margin: 20px;">R8_UART2_RBR</b> (def=0x0)    //    RO, UART2 receiver buffer, receiving byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003808"><details ontoggle="ElemCh('reg_40003808');"><summary>0x40003808<b style="margin: 20px;">R8_UART2_THR</b>//   WO, UART2 transmitter holding, transmittal byte</summary>
<ul>
<li class="content" name="fld_40003808.0" onclick="ElemClick('fld_40003808.0');">
[0:7]<b style="margin: 20px;">R8_UART2_THR</b> (def=0x0)    //    WO, UART2 transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_4000380A"><details ontoggle="ElemCh('reg_4000380A');"><summary>0x4000380A<b style="margin: 20px;">R8_UART2_RFC</b>//   RO, UART2 receiver FIFO count</summary>
<ul>
<li class="content" name="fld_4000380A.0" onclick="ElemClick('fld_4000380A.0');">
[0:7]<b style="margin: 20px;">R8_UART2_RFC</b> (def=0x0)    //    RO, UART2 receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000380B"><details ontoggle="ElemCh('reg_4000380B');"><summary>0x4000380B<b style="margin: 20px;">R8_UART2_TFC</b>//   RO, UART2 transmitter FIFO count</summary>
<ul>
<li class="content" name="fld_4000380B.0" onclick="ElemClick('fld_4000380B.0');">
[0:7]<b style="margin: 20px;">R8_UART2_TFC</b> (def=0x0)    //    RO, UART2 transmitter FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000380C"><details ontoggle="ElemCh('reg_4000380C');"><summary>0x4000380C<b style="margin: 20px;">R16_UART2_DL</b>//   RW, UART2 divisor latch</summary>
<ul>
<li class="content" name="fld_4000380C.0" onclick="ElemClick('fld_4000380C.0');">
[0:15]<b style="margin: 20px;">R16_UART2_DL</b> (def=0x0)    //    RW, UART2 divisor latch
</li>
</ul>
</details></li>
<li class="content" name="reg_4000380E"><details ontoggle="ElemCh('reg_4000380E');"><summary>0x4000380E<b style="margin: 20px;">R8_UART2_DIV</b>//   RW, UART2 pre-divisor latch byte, only low 7 bit, from 1 to 128</summary>
<ul>
<li class="content" name="fld_4000380E.0" onclick="ElemClick('fld_4000380E.0');">
[0:7]<b style="margin: 20px;">R8_UART2_DIV</b> (def=0x0)    //    RW, UART2 pre-divisor latch byte, only low 7 bit, from 1 to 128
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40003C00"><details ontoggle="ElemCh('per_40003C00');"><summary>0x40003C00<b style="margin: 20px;">UART3</b>// UART3 register</summary>
<ul>
<li class="content" name="reg_40003C00"><details ontoggle="ElemCh('reg_40003C00');"><summary>0x40003C00<b style="margin: 20px;">R8_UART3_MCR</b>//   RW, UART3 modem control</summary>
<ul>
<li class="content" name="fld_40003C00.3" onclick="ElemClick('fld_40003C00.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2_RB_MCR_INT_OE</b> (def=0x0)    //    RW, UART control OUT2;UART interrupt output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C01"><details ontoggle="ElemCh('reg_40003C01');"><summary>0x40003C01<b style="margin: 20px;">R8_UART3_IER</b>//   RW, UART3 interrupt enable</summary>
<ul>
<li class="content" name="fld_40003C01.0" onclick="ElemClick('fld_40003C01.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY</b> (def=0x0)    //    RW, UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40003C01.1" onclick="ElemClick('fld_40003C01.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY</b> (def=0x0)    //    RW, UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40003C01.2" onclick="ElemClick('fld_40003C01.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT</b> (def=0x0)    //    RW, UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40003C01.6" onclick="ElemClick('fld_40003C01.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN</b> (def=0x0)    //    RW, UART TXD pin enable
</li>
<li class="content" name="fld_40003C01.7" onclick="ElemClick('fld_40003C01.7');">
[7]<b style="margin: 20px;">RB_IER_RESET</b> (def=0x0)    //    WZ, UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C02"><details ontoggle="ElemCh('reg_40003C02');"><summary>0x40003C02<b style="margin: 20px;">R8_UART3_FCR</b>//   RW, UART3 FIFO control</summary>
<ul>
<li class="content" name="fld_40003C02.0" onclick="ElemClick('fld_40003C02.0');">
[0]<b style="margin: 20px;">RB_FCR_FIFO_EN</b> (def=0x0)    //    RW, UART FIFO enable
</li>
<li class="content" name="fld_40003C02.1" onclick="ElemClick('fld_40003C02.1');">
[1]<b style="margin: 20px;">RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003C02.2" onclick="ElemClick('fld_40003C02.2');">
[2]<b style="margin: 20px;">RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    WZ, clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40003C02.6" onclick="ElemClick('fld_40003C02.6');">
[6:7]<b style="margin: 20px;">RB_FCR_FIFO_TRIG</b> (def=0x0)    //    RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C03"><details ontoggle="ElemCh('reg_40003C03');"><summary>0x40003C03<b style="margin: 20px;">R8_UART3_LCR</b>//   RW, UART3 line control</summary>
<ul>
<li class="content" name="fld_40003C03.0" onclick="ElemClick('fld_40003C03.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit
</li>
<li class="content" name="fld_40003C03.2" onclick="ElemClick('fld_40003C03.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    RW, UART stop bit length: 0-1bit, 1-2bit
</li>
<li class="content" name="fld_40003C03.3" onclick="ElemClick('fld_40003C03.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    RW, UART parity enable
</li>
<li class="content" name="fld_40003C03.4" onclick="ElemClick('fld_40003C03.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space
</li>
<li class="content" name="fld_40003C03.6" onclick="ElemClick('fld_40003C03.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    RW, UART break control enable
</li>
<li class="content" name="fld_40003C03.7" onclick="ElemClick('fld_40003C03.7');">
[7]<b style="margin: 20px;">RB_LCR_GP_BIT_RB_LCR_DLAB</b> (def=0x0)    //    RW, UART general purpose bit;RW, UART reserved bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C04"><details ontoggle="ElemCh('reg_40003C04');"><summary>0x40003C04<b style="margin: 20px;">R8_UART3_IIR</b>//   RO, UART3 interrupt identification</summary>
<ul>
<li class="content" name="fld_40003C04.0" onclick="ElemClick('fld_40003C04.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT</b> (def=0x1)    //    RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt
</li>
<li class="content" name="fld_40003C04.1" onclick="ElemClick('fld_40003C04.1');">
[1:3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    RO, UART interrupt flag bit mask
</li>
<li class="content" name="fld_40003C04.7" onclick="ElemClick('fld_40003C04.7');">
[7]<b style="margin: 20px;">RB_IIR_FIFO_ID</b> (def=0x0)    //    RO, UART FIFO enabled flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C05"><details ontoggle="ElemCh('reg_40003C05');"><summary>0x40003C05<b style="margin: 20px;">R8_UART3_LSR</b>//   RO, UART3 line status</summary>
<ul>
<li class="content" name="fld_40003C05.0" onclick="ElemClick('fld_40003C05.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    RO, UART receiver fifo data ready status
</li>
<li class="content" name="fld_40003C05.1" onclick="ElemClick('fld_40003C05.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    RZ, UART receiver overrun error
</li>
<li class="content" name="fld_40003C05.2" onclick="ElemClick('fld_40003C05.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    RZ, UART receiver parity error
</li>
<li class="content" name="fld_40003C05.3" onclick="ElemClick('fld_40003C05.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    RZ, UART receiver frame error
</li>
<li class="content" name="fld_40003C05.4" onclick="ElemClick('fld_40003C05.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    RZ, UART receiver break error
</li>
<li class="content" name="fld_40003C05.5" onclick="ElemClick('fld_40003C05.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x1)    //    RO, UART transmitter fifo empty status
</li>
<li class="content" name="fld_40003C05.6" onclick="ElemClick('fld_40003C05.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    RO, UART transmitter all empty status
</li>
<li class="content" name="fld_40003C05.7" onclick="ElemClick('fld_40003C05.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x0)    //    RO, indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C08"><details ontoggle="ElemCh('reg_40003C08');"><summary>0x40003C08<b style="margin: 20px;">R8_UART3_RBR</b>//   RO, UART3 receiver buffer, receiving byte</summary>
<ul>
<li class="content" name="fld_40003C08.0" onclick="ElemClick('fld_40003C08.0');">
[0:7]<b style="margin: 20px;">R8_UART3_RBR</b> (def=0x0)    //    RO, UART3 receiver buffer, receiving byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C08"><details ontoggle="ElemCh('reg_40003C08');"><summary>0x40003C08<b style="margin: 20px;">R8_UART3_THR</b>//   WO, UART3 transmitter holding, transmittal byte</summary>
<ul>
<li class="content" name="fld_40003C08.0" onclick="ElemClick('fld_40003C08.0');">
[0:7]<b style="margin: 20px;">R8_UART3_THR</b> (def=0x0)    //    WO, UART3 transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C0A"><details ontoggle="ElemCh('reg_40003C0A');"><summary>0x40003C0A<b style="margin: 20px;">R8_UART3_RFC</b>//   RO, UART3 receiver FIFO count</summary>
<ul>
<li class="content" name="fld_40003C0A.0" onclick="ElemClick('fld_40003C0A.0');">
[0:7]<b style="margin: 20px;">R8_UART3_RFC</b> (def=0x0)    //    RO, UART3 receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C0B"><details ontoggle="ElemCh('reg_40003C0B');"><summary>0x40003C0B<b style="margin: 20px;">R8_UART3_TFC</b>//   RO, UART3 transmitter FIFO count</summary>
<ul>
<li class="content" name="fld_40003C0B.0" onclick="ElemClick('fld_40003C0B.0');">
[0:7]<b style="margin: 20px;">R8_UART3_TFC</b> (def=0x0)    //    RO, UART3 transmitter FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C0C"><details ontoggle="ElemCh('reg_40003C0C');"><summary>0x40003C0C<b style="margin: 20px;">R16_UART3_DL</b>//   RW, UART3 divisor latch</summary>
<ul>
<li class="content" name="fld_40003C0C.0" onclick="ElemClick('fld_40003C0C.0');">
[0:15]<b style="margin: 20px;">R16_UART3_DL</b> (def=0x0)    //    RW, UART3 divisor latch
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C0E"><details ontoggle="ElemCh('reg_40003C0E');"><summary>0x40003C0E<b style="margin: 20px;">R8_UART3_DIV</b>//   RW, UART3 pre-divisor latch byte, only low 7 bit, from 1 to 128</summary>
<ul>
<li class="content" name="fld_40003C0E.0" onclick="ElemClick('fld_40003C0E.0');">
[0:7]<b style="margin: 20px;">R8_UART3_DIV</b> (def=0x0)    //    RW, UART3 pre-divisor latch byte, only low 7 bit, from 1 to 128
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40004000"><details ontoggle="ElemCh('per_40004000');"><summary>0x40004000<b style="margin: 20px;">SPI0</b>// SPI0 register</summary>
<ul>
<li class="content" name="reg_40004000"><details ontoggle="ElemCh('reg_40004000');"><summary>0x40004000<b style="margin: 20px;">R8_SPI0_CTRL_MOD</b>//   RW, SPI0 mode control</summary>
<ul>
<li class="content" name="fld_40004000.0" onclick="ElemClick('fld_40004000.0');">
[0]<b style="margin: 20px;">RB_SPI_MODE_SLAVE</b> (def=0x0)    //    RW, SPI0 slave mode: 0=master or host, 1=slave or device
</li>
<li class="content" name="fld_40004000.1" onclick="ElemClick('fld_40004000.1');">
[1]<b style="margin: 20px;">RB_SPI_ALL_CLEAR</b> (def=0x1)    //    RW, force clear SPI FIFO and count
</li>
<li class="content" name="fld_40004000.2" onclick="ElemClick('fld_40004000.2');">
[2]<b style="margin: 20px;">RB_SPI_2WIRE_MOD</b> (def=0x0)    //    RW, SPI0 enable 2 wire mode for slave: 0=3wire(SCK0,MOSI,MISO), 1=2wire(SCK0,MISO=MXSX)
</li>
<li class="content" name="fld_40004000.3" onclick="ElemClick('fld_40004000.3');">
[3]<b style="margin: 20px;">RB_SPI_MST_SCK_MOD__RB_SPI_SLV_CMD_MOD</b> (def=0x0)    //    RW, SPI master clock mode: 0=mode 0, 1=mode 3;RW, SPI0 slave command mode: 0=byte stream, 1=first b
</li>
<li class="content" name="fld_40004000.4" onclick="ElemClick('fld_40004000.4');">
[4]<b style="margin: 20px;">RB_SPI_FIFO_DIR</b> (def=0x0)    //    RW, SPI FIFO direction: 0=out(write @master mode), 1=in(read @master mode)
</li>
<li class="content" name="fld_40004000.5" onclick="ElemClick('fld_40004000.5');">
[5]<b style="margin: 20px;">RB_SPI_SCK_OE</b> (def=0x0)    //    RW, SPI SCK output enable
</li>
<li class="content" name="fld_40004000.6" onclick="ElemClick('fld_40004000.6');">
[6]<b style="margin: 20px;">RB_SPI_MOSI_OE</b> (def=0x0)    //    RW, SPI MOSI output enable
</li>
<li class="content" name="fld_40004000.7" onclick="ElemClick('fld_40004000.7');">
[7]<b style="margin: 20px;">RB_SPI_MISO_OE</b> (def=0x0)    //    RW, SPI MISO output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004001"><details ontoggle="ElemCh('reg_40004001');"><summary>0x40004001<b style="margin: 20px;">R8_SPI0_CTRL_CFG</b>//   RW, SPI0 configuration control</summary>
<ul>
<li class="content" name="fld_40004001.0" onclick="ElemClick('fld_40004001.0');">
[0]<b style="margin: 20px;">RB_SPI_DMA_ENABLE</b> (def=0x0)    //    RW, SPI0 DMA enable
</li>
<li class="content" name="fld_40004001.2" onclick="ElemClick('fld_40004001.2');">
[2]<b style="margin: 20px;">RB_SPI_DMA_LOOP</b> (def=0x0)    //    RW, SPI0 DMA address loop enable
</li>
<li class="content" name="fld_40004001.4" onclick="ElemClick('fld_40004001.4');">
[4]<b style="margin: 20px;">RB_SPI_AUTO_IF</b> (def=0x0)    //    RW, enable buffer/FIFO accessing to auto clear RB_SPI_IF_BYTE_END interrupt flag
</li>
<li class="content" name="fld_40004001.5" onclick="ElemClick('fld_40004001.5');">
[5]<b style="margin: 20px;">RB_SPI_BIT_ORDER</b> (def=0x0)    //    RW, SPI bit data order: 0=MSB first, 1=LSB first
</li>
<li class="content" name="fld_40004001.6" onclick="ElemClick('fld_40004001.6');">
[6]<b style="margin: 20px;">RB_SPI_MST_DLY_EN</b> (def=0x0)    //    RW, SPI master input delay enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004002"><details ontoggle="ElemCh('reg_40004002');"><summary>0x40004002<b style="margin: 20px;">R8_SPI0_INTER_EN</b>//   RW, SPI0 interrupt enable</summary>
<ul>
<li class="content" name="fld_40004002.0" onclick="ElemClick('fld_40004002.0');">
[0]<b style="margin: 20px;">RB_SPI_IE_CNT_END</b> (def=0x0)    //    RW, enable interrupt for SPI total byte count end
</li>
<li class="content" name="fld_40004002.1" onclick="ElemClick('fld_40004002.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_BYTE_END</b> (def=0x0)    //    RW, enable interrupt for SPI byte exchanged
</li>
<li class="content" name="fld_40004002.2" onclick="ElemClick('fld_40004002.2');">
[2]<b style="margin: 20px;">RB_SPI_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for SPI FIFO half
</li>
<li class="content" name="fld_40004002.3" onclick="ElemClick('fld_40004002.3');">
[3]<b style="margin: 20px;">RB_SPI_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for SPI0 DMA completion
</li>
<li class="content" name="fld_40004002.4" onclick="ElemClick('fld_40004002.4');">
[4]<b style="margin: 20px;">RB_SPI_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for SPI0 FIFO overflow
</li>
<li class="content" name="fld_40004002.7" onclick="ElemClick('fld_40004002.7');">
[7]<b style="margin: 20px;">RB_SPI_IE_FST_BYTE</b> (def=0x0)    //    RW, enable interrupt for SPI0 slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_40004003"><details ontoggle="ElemCh('reg_40004003');"><summary>0x40004003<b style="margin: 20px;">R8_SPI0_CLOCK_DIV__R8_SPI0_SLAVE_PRE</b>//   RW, SPI0 master clock divisor;RW, SPI0 slave preset value</summary>
<ul>
<li class="content" name="fld_40004003.0" onclick="ElemClick('fld_40004003.0');">
[0:7]<b style="margin: 20px;">R8_SPI0_CLOCK_DIV__R8_SPI0_SLAVE_PRE</b> (def=0x10)    //    RW, SPI0 master clock divisor;RW, SPI0 slave preset value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004004"><details ontoggle="ElemCh('reg_40004004');"><summary>0x40004004<b style="margin: 20px;">R8_SPI0_BUFFER</b>//   RW, SPI0 data buffer</summary>
<ul>
<li class="content" name="fld_40004004.0" onclick="ElemClick('fld_40004004.0');">
[0:7]<b style="margin: 20px;">R8_SPI0_BUFFER</b> (def=0x0)    //    RW, SPI0 data buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40004005"><details ontoggle="ElemCh('reg_40004005');"><summary>0x40004005<b style="margin: 20px;">R8_SPI0_RUN_FLAG</b>//   RO, SPI0 work flag</summary>
<ul>
<li class="content" name="fld_40004005.4" onclick="ElemClick('fld_40004005.4');">
[4]<b style="margin: 20px;">RB_SPI_SLV_CMD_ACT</b> (def=0x0)    //    RO, SPI0 slave first byte or command flag
</li>
<li class="content" name="fld_40004005.5" onclick="ElemClick('fld_40004005.5');">
[5]<b style="margin: 20px;">RB_SPI_FIFO_READY</b> (def=0x0)    //    RO, SPI FIFO ready status
</li>
<li class="content" name="fld_40004005.6" onclick="ElemClick('fld_40004005.6');">
[6]<b style="margin: 20px;">RB_SPI_SLV_CS_LOAD</b> (def=0x0)    //    RO, SPI0 slave chip-select loading status
</li>
<li class="content" name="fld_40004005.7" onclick="ElemClick('fld_40004005.7');">
[7]<b style="margin: 20px;">RB_SPI_SLV_SELECT</b> (def=0x0)    //    RO, SPI0 slave selection status
</li>
</ul>
</details></li>
<li class="content" name="reg_40004006"><details ontoggle="ElemCh('reg_40004006');"><summary>0x40004006<b style="margin: 20px;">R8_SPI0_INT_FLAG</b>//   RW1, SPI0 interrupt flag</summary>
<ul>
<li class="content" name="fld_40004006.0" onclick="ElemClick('fld_40004006.0');">
[0]<b style="margin: 20px;">RB_SPI_IF_CNT_END</b> (def=0x0)    //    RW1, interrupt flag for SPI total byte count end
</li>
<li class="content" name="fld_40004006.1" onclick="ElemClick('fld_40004006.1');">
[1]<b style="margin: 20px;">RB_SPI_IF_BYTE_END</b> (def=0x0)    //    RW1, interrupt flag for SPI byte exchanged
</li>
<li class="content" name="fld_40004006.2" onclick="ElemClick('fld_40004006.2');">
[2]<b style="margin: 20px;">RB_SPI_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for SPI FIFO half 
</li>
<li class="content" name="fld_40004006.3" onclick="ElemClick('fld_40004006.3');">
[3]<b style="margin: 20px;">RB_SPI_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for SPI0 DMA completion
</li>
<li class="content" name="fld_40004006.4" onclick="ElemClick('fld_40004006.4');">
[4]<b style="margin: 20px;">RB_SPI_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for SPI0 FIFO overflow
</li>
<li class="content" name="fld_40004006.6" onclick="ElemClick('fld_40004006.6');">
[6]<b style="margin: 20px;">RB_SPI_FREE</b> (def=0x1)    //    RO, current SPI free status
</li>
<li class="content" name="fld_40004006.7" onclick="ElemClick('fld_40004006.7');">
[7]<b style="margin: 20px;">RB_SPI_IF_FST_BYTE</b> (def=0x0)    //    RW1, interrupt flag for SPI0 slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_40004007"><details ontoggle="ElemCh('reg_40004007');"><summary>0x40004007<b style="margin: 20px;">R8_SPI0_FIFO_COUNT</b>//   RO, SPI0 FIFO count status</summary>
<ul>
<li class="content" name="fld_40004007.0" onclick="ElemClick('fld_40004007.0');">
[0:7]<b style="margin: 20px;">R8_SPI0_FIFO_COUNT</b> (def=0x0)    //    RO, SPI0 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_4000400C"><details ontoggle="ElemCh('reg_4000400C');"><summary>0x4000400C<b style="margin: 20px;">R16_SPI0_TOTAL_CNT</b>//   RW, SPI0 total byte count, only low 12 bit</summary>
<ul>
<li class="content" name="fld_4000400C.0" onclick="ElemClick('fld_4000400C.0');">
[0:15]<b style="margin: 20px;">R16_SPI0_TOTAL_CNT</b> (def=0x0)    //    RW, SPI0 total byte count, only low 12 bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40004010"><details ontoggle="ElemCh('reg_40004010');"><summary>0x40004010<b style="margin: 20px;">R8_SPI0_FIFO</b>//   RO/WO, SPI0 FIFO register</summary>
<ul>
<li class="content" name="fld_40004010.0" onclick="ElemClick('fld_40004010.0');">
[0:7]<b style="margin: 20px;">R8_SPI0_FIFO</b> (def=0x0)    //    RO/WO, SPI0 FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004013"><details ontoggle="ElemCh('reg_40004013');"><summary>0x40004013<b style="margin: 20px;">R8_SPI0_FIFO_COUNT1</b>//   RO, SPI0 FIFO count status</summary>
<ul>
<li class="content" name="fld_40004013.0" onclick="ElemClick('fld_40004013.0');">
[0:7]<b style="margin: 20px;">R8_SPI0_FIFO_COUNT1</b> (def=0x0)    //    RO, SPI0 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40004014"><details ontoggle="ElemCh('reg_40004014');"><summary>0x40004014<b style="margin: 20px;">R16_SPI0_DMA_NOW</b>//   RW, SPI0 DMA current address</summary>
<ul>
<li class="content" name="fld_40004014.0" onclick="ElemClick('fld_40004014.0');">
[0:15]<b style="margin: 20px;">R16_SPI0_DMA_NOW</b> (def=0x0)    //    RW, SPI0 DMA current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40004018"><details ontoggle="ElemCh('reg_40004018');"><summary>0x40004018<b style="margin: 20px;">R16_SPI0_DMA_BEG</b>//   RW, SPI0 DMA begin address</summary>
<ul>
<li class="content" name="fld_40004018.0" onclick="ElemClick('fld_40004018.0');">
[0:15]<b style="margin: 20px;">R16_SPI0_DMA_BEG</b> (def=0x0)    //    RW, SPI0 DMA begin address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000401C"><details ontoggle="ElemCh('reg_4000401C');"><summary>0x4000401C<b style="margin: 20px;">R16_SPI0_DMA_END</b>//   RW, SPI0 DMA end address</summary>
<ul>
<li class="content" name="fld_4000401C.0" onclick="ElemClick('fld_4000401C.0');">
[0:15]<b style="margin: 20px;">R16_SPI0_DMA_END</b> (def=0x0)    //    RW, SPI0 DMA end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004000.5" onclick="ElemClick('isr_40004000.5');">[5]  <b>SPI0</b>    //    SPI0_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005000"><details ontoggle="ElemCh('per_40005000');"><summary>0x40005000<b style="margin: 20px;">PWMx</b>// PWMx register</summary>
<ul>
<li class="content" name="reg_40005000"><details ontoggle="ElemCh('reg_40005000');"><summary>0x40005000<b style="margin: 20px;">R8_PWM_OUT_EN</b>//   RW, PWM output enable control</summary>
<ul>
<li class="content" name="fld_40005000.0" onclick="ElemClick('fld_40005000.0');">
[0]<b style="margin: 20px;">RB_PWM4_OUT_EN</b> (def=0x0)    //    RW, PWM4 output enable
</li>
<li class="content" name="fld_40005000.1" onclick="ElemClick('fld_40005000.1');">
[1]<b style="margin: 20px;">RB_PWM5_OUT_EN</b> (def=0x0)    //    RW, PWM5 output enable
</li>
<li class="content" name="fld_40005000.2" onclick="ElemClick('fld_40005000.2');">
[2]<b style="margin: 20px;">RB_PWM6_OUT_EN</b> (def=0x0)    //    RW, PWM6 output enable
</li>
<li class="content" name="fld_40005000.3" onclick="ElemClick('fld_40005000.3');">
[3]<b style="margin: 20px;">RB_PWM7_OUT_EN</b> (def=0x0)    //    RW, PWM7 output enable
</li>
<li class="content" name="fld_40005000.4" onclick="ElemClick('fld_40005000.4');">
[4]<b style="margin: 20px;">RB_PWM8_OUT_EN</b> (def=0x0)    //    RW, PWM8 output enable
</li>
<li class="content" name="fld_40005000.5" onclick="ElemClick('fld_40005000.5');">
[5]<b style="margin: 20px;">RB_PWM9_OUT_EN</b> (def=0x0)    //    RW, PWM9 output enable
</li>
<li class="content" name="fld_40005000.6" onclick="ElemClick('fld_40005000.6');">
[6]<b style="margin: 20px;">RB_PWM10_OUT_EN</b> (def=0x0)    //    RW, PWM10 output enable
</li>
<li class="content" name="fld_40005000.7" onclick="ElemClick('fld_40005000.7');">
[7]<b style="margin: 20px;">RB_PWM11_OUT_EN</b> (def=0x0)    //    RW, PWM11 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005001"><details ontoggle="ElemCh('reg_40005001');"><summary>0x40005001<b style="margin: 20px;">R8_PWM_POLAR</b>//   RW, PWM output polarity control</summary>
<ul>
<li class="content" name="fld_40005001.0" onclick="ElemClick('fld_40005001.0');">
[0]<b style="margin: 20px;">RB_PWM4_POLAR</b> (def=0x0)    //    RW, PWM4 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.1" onclick="ElemClick('fld_40005001.1');">
[1]<b style="margin: 20px;">RB_PWM5_POLAR</b> (def=0x0)    //    RW, PWM5 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.2" onclick="ElemClick('fld_40005001.2');">
[2]<b style="margin: 20px;">RB_PWM6_POLAR</b> (def=0x0)    //    RW, PWM6 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.3" onclick="ElemClick('fld_40005001.3');">
[3]<b style="margin: 20px;">RB_PWM7_POLAR</b> (def=0x0)    //    RW, PWM7 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.4" onclick="ElemClick('fld_40005001.4');">
[4]<b style="margin: 20px;">RB_PWM8_POLAR</b> (def=0x0)    //    RW, PWM8 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.5" onclick="ElemClick('fld_40005001.5');">
[5]<b style="margin: 20px;">RB_PWM9_POLAR</b> (def=0x0)    //    RW, PWM9 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.6" onclick="ElemClick('fld_40005001.6');">
[6]<b style="margin: 20px;">RB_PWM10_POLAR</b> (def=0x0)    //    RW, PWM10 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.7" onclick="ElemClick('fld_40005001.7');">
[7]<b style="margin: 20px;">RB_PWM11_POLAR</b> (def=0x0)    //    RW, PWM11 output polarity: 0=default low and high action, 1=default high and low action
</li>
</ul>
</details></li>
<li class="content" name="reg_40005002"><details ontoggle="ElemCh('reg_40005002');"><summary>0x40005002<b style="margin: 20px;">R8_PWM_CONFIG</b>//   RW, PWM configuration</summary>
<ul>
<li class="content" name="fld_40005002.0" onclick="ElemClick('fld_40005002.0');">
[0]<b style="margin: 20px;">RB_PWM_CYCLE_SEL</b> (def=0x0)    //    RW, PWM cycle selection: 0=256;128;64;32 clocks, 1=255;127;63;31 clocks
</li>
<li class="content" name="fld_40005002.1" onclick="ElemClick('fld_40005002.1');">
[1]<b style="margin: 20px;">RB_PWM_STAG_ST</b> (def=0x0)    //    RO, PWM stagger cycle status
</li>
<li class="content" name="fld_40005002.2" onclick="ElemClick('fld_40005002.2');">
[2:3]<b style="margin: 20px;">RB_PWM_CYC_MOD</b> (def=0x0)    //    RW, PWM data width mode: 00=8 bits data, 01=7 bits data, 10=6 bits data, 11=5 bits data
</li>
<li class="content" name="fld_40005002.4" onclick="ElemClick('fld_40005002.4');">
[4]<b style="margin: 20px;">RB_PWM4_5_STAG_EN</b> (def=0x0)    //    RW, PWM4/5 stagger output enable: 0=independent output, 1=stagger output
</li>
<li class="content" name="fld_40005002.5" onclick="ElemClick('fld_40005002.5');">
[5]<b style="margin: 20px;">RB_PWM6_7_STAG_EN</b> (def=0x0)    //    RW, PWM6/7 stagger output enable: 0=independent output, 1=stagger output
</li>
<li class="content" name="fld_40005002.6" onclick="ElemClick('fld_40005002.6');">
[6]<b style="margin: 20px;">RB_PWM8_9_STAG_EN</b> (def=0x0)    //    RW, PWM8/9 stagger output enable: 0=independent output, 1=stagger output
</li>
<li class="content" name="fld_40005002.7" onclick="ElemClick('fld_40005002.7');">
[7]<b style="margin: 20px;">RB_PWM10_11_STAG_EN</b> (def=0x0)    //    RW, PWM10/11 stagger output enable: 0=independent output, 1=stagger output
</li>
</ul>
</details></li>
<li class="content" name="reg_40005003"><details ontoggle="ElemCh('reg_40005003');"><summary>0x40005003<b style="margin: 20px;">R8_PWM_CLOCK_DIV</b>//   RW, PWM clock divisor</summary>
<ul>
<li class="content" name="fld_40005003.0" onclick="ElemClick('fld_40005003.0');">
[0:7]<b style="margin: 20px;">R8_PWM_CLOCK_DIV</b> (def=0x0)    //    RW, PWM clock divisor
</li>
</ul>
</details></li>
<li class="content" name="reg_40005004"><details ontoggle="ElemCh('reg_40005004');"><summary>0x40005004<b style="margin: 20px;">R8_PWM4_DATA</b>//   RW, PWM4 data holding</summary>
<ul>
<li class="content" name="fld_40005004.0" onclick="ElemClick('fld_40005004.0');">
[0:7]<b style="margin: 20px;">R8_PWM4_DATA</b> (def=0x0)    //    RW, PWM4 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_40005005"><details ontoggle="ElemCh('reg_40005005');"><summary>0x40005005<b style="margin: 20px;">R8_PWM5_DATA</b>//   RW, PWM5 data holding</summary>
<ul>
<li class="content" name="fld_40005005.0" onclick="ElemClick('fld_40005005.0');">
[0:7]<b style="margin: 20px;">R8_PWM5_DATA</b> (def=0x0)    //    RW, PWM5 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_40005006"><details ontoggle="ElemCh('reg_40005006');"><summary>0x40005006<b style="margin: 20px;">R8_PWM6_DATA</b>//   RW, PWM6 data holding</summary>
<ul>
<li class="content" name="fld_40005006.0" onclick="ElemClick('fld_40005006.0');">
[0:7]<b style="margin: 20px;">R8_PWM6_DATA</b> (def=0x0)    //    RW, PWM6 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_40005007"><details ontoggle="ElemCh('reg_40005007');"><summary>0x40005007<b style="margin: 20px;">R8_PWM7_DATA</b>//   RW, PWM7 data holding</summary>
<ul>
<li class="content" name="fld_40005007.0" onclick="ElemClick('fld_40005007.0');">
[0:7]<b style="margin: 20px;">R8_PWM7_DATA</b> (def=0x0)    //    RW, PWM7 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_40005008"><details ontoggle="ElemCh('reg_40005008');"><summary>0x40005008<b style="margin: 20px;">R8_PWM8_DATA</b>//   RW, PWM8 data holding</summary>
<ul>
<li class="content" name="fld_40005008.0" onclick="ElemClick('fld_40005008.0');">
[0:7]<b style="margin: 20px;">R8_PWM8_DATA</b> (def=0x0)    //    RW, PWM8 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_40005009"><details ontoggle="ElemCh('reg_40005009');"><summary>0x40005009<b style="margin: 20px;">R8_PWM9_DATA</b>//   RW, PWM9 data holding</summary>
<ul>
<li class="content" name="fld_40005009.0" onclick="ElemClick('fld_40005009.0');">
[0:7]<b style="margin: 20px;">R8_PWM9_DATA</b> (def=0x0)    //    RW, PWM9 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500A"><details ontoggle="ElemCh('reg_4000500A');"><summary>0x4000500A<b style="margin: 20px;">R8_PWM10_DATA</b>//   RW, PWM10 data holding</summary>
<ul>
<li class="content" name="fld_4000500A.0" onclick="ElemClick('fld_4000500A.0');">
[0:7]<b style="margin: 20px;">R8_PWM10_DATA</b> (def=0x0)    //    RW, PWM10 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500B"><details ontoggle="ElemCh('reg_4000500B');"><summary>0x4000500B<b style="margin: 20px;">R8_PWM11_DATA</b>//   RW, PWM11 data holding</summary>
<ul>
<li class="content" name="fld_4000500B.0" onclick="ElemClick('fld_4000500B.0');">
[0:7]<b style="margin: 20px;">R8_PWM11_DATA</b> (def=0x0)    //    RW, PWM11 data holding
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500C"><details ontoggle="ElemCh('reg_4000500C');"><summary>0x4000500C<b style="margin: 20px;">R8_PWM_INT_CTRL</b>//   RW, PWM interrupt control</summary>
<ul>
<li class="content" name="fld_4000500C.0" onclick="ElemClick('fld_4000500C.0');">
[0]<b style="margin: 20px;">RB_PWM_IE_CYC</b> (def=0x0)    //    RW, enable interrupt for PWM cycle end
</li>
<li class="content" name="fld_4000500C.1" onclick="ElemClick('fld_4000500C.1');">
[1]<b style="margin: 20px;">RB_PWM_CYC_PRE</b> (def=0x0)    //    RW, select PWM cycle interrupt point
</li>
<li class="content" name="fld_4000500C.7" onclick="ElemClick('fld_4000500C.7');">
[7]<b style="margin: 20px;">RB_PWM_IF_CYC</b> (def=0x0)    //    RW1, interrupt flag for PWM cycle end
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40008000"><details ontoggle="ElemCh('per_40008000');"><summary>0x40008000<b style="margin: 20px;">USB</b>// USB register</summary>
<ul>
<li class="content" name="reg_40008000"><details ontoggle="ElemCh('reg_40008000');"><summary>0x40008000<b style="margin: 20px;">R8_USB_CTRL</b>//   USB base control</summary>
<ul>
<li class="content" name="fld_40008000.0" onclick="ElemClick('fld_40008000.0');">
[0]<b style="margin: 20px;">RB_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content" name="fld_40008000.1" onclick="ElemClick('fld_40008000.1');">
[1]<b style="margin: 20px;">RB_UC_CLR_ALL</b> (def=0x1)    //    force clear FIFO and count of USB
</li>
<li class="content" name="fld_40008000.2" onclick="ElemClick('fld_40008000.2');">
[2]<b style="margin: 20px;">RB_UC_RESET_SIE</b> (def=0x1)    //    force reset USB SIE, need software clear
</li>
<li class="content" name="fld_40008000.3" onclick="ElemClick('fld_40008000.3');">
[3]<b style="margin: 20px;">RB_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content" name="fld_40008000.4" onclick="ElemClick('fld_40008000.4');">
[4:5]<b style="margin: 20px;">MASK_UC_SYS_CTRL</b> (def=0x0)    //    bit mask of USB system control
</li>
<li class="content" name="fld_40008000.5" onclick="ElemClick('fld_40008000.5');">
[5]<b style="margin: 20px;">RB_UC_DEV_PU_EN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content" name="fld_40008000.6" onclick="ElemClick('fld_40008000.6');">
[6]<b style="margin: 20px;">RB_UC_LOW_SPEED</b> (def=0x0)    //    enable USB low speed: 0=12Mbps, 1=1.5Mbps
</li>
<li class="content" name="fld_40008000.7" onclick="ElemClick('fld_40008000.7');">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008001"><details ontoggle="ElemCh('reg_40008001');"><summary>0x40008001<b style="margin: 20px;">R8_UDEV_CTRL__R8_UHOST_CTRL</b>//   USB device physical prot control</summary>
<ul>
<li class="content" name="fld_40008001.0" onclick="ElemClick('fld_40008001.0');">
[0]<b style="margin: 20px;">RB_UD_PORT_EN__RB_UH_PORT_EN</b> (def=0x0)    //    enable USB physical port I-O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automa
</li>
<li class="content" name="fld_40008001.1" onclick="ElemClick('fld_40008001.1');">
[1]<b style="margin: 20px;">RB_UD_GP_BIT__RB_UH_BUS_RESET</b> (def=0x0)    //    general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
</li>
<li class="content" name="fld_40008001.2" onclick="ElemClick('fld_40008001.2');">
[2]<b style="margin: 20px;">RB_UD_LOW_SPEED__RB_UH_LOW_SPEED</b> (def=0x0)    //    enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full spe
</li>
<li class="content" name="fld_40008001.4" onclick="ElemClick('fld_40008001.4');">
[4]<b style="margin: 20px;">RB_UD_DM_PIN__RB_UH_DM_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDM pin level
</li>
<li class="content" name="fld_40008001.5" onclick="ElemClick('fld_40008001.5');">
[5]<b style="margin: 20px;">RB_UD_DP_PIN__RB_UH_DP_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDP pin level
</li>
<li class="content" name="fld_40008001.7" onclick="ElemClick('fld_40008001.7');">
[7]<b style="margin: 20px;">RB_UD_PD_DIS__RB_UH_PD_DIS</b> (def=0x0)    //    disable USB UDP-UDM pulldown resistance: 0=enable pulldown, 1=disable
</li>
</ul>
</details></li>
<li class="content" name="reg_40008002"><details ontoggle="ElemCh('reg_40008002');"><summary>0x40008002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content" name="fld_40008002.0" onclick="ElemClick('fld_40008002.0');">
[0]<b style="margin: 20px;">RB_UIE_BUS_RST__RB_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detect
</li>
<li class="content" name="fld_40008002.1" onclick="ElemClick('fld_40008002.1');">
[1]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content" name="fld_40008002.2" onclick="ElemClick('fld_40008002.2');">
[2]<b style="margin: 20px;">RB_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content" name="fld_40008002.3" onclick="ElemClick('fld_40008002.3');">
[3]<b style="margin: 20px;">RB_UIE_HST_SOF</b> (def=0x0)    //    enable interrupt for host SOF timer action for USB host mode
</li>
<li class="content" name="fld_40008002.4" onclick="ElemClick('fld_40008002.4');">
[4]<b style="margin: 20px;">RB_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content" name="fld_40008002.6" onclick="ElemClick('fld_40008002.6');">
[6]<b style="margin: 20px;">RB_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008003"><details ontoggle="ElemCh('reg_40008003');"><summary>0x40008003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_40008003.0" onclick="ElemClick('fld_40008003.0');">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content" name="fld_40008003.7" onclick="ElemClick('fld_40008003.7');">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40008005"><details ontoggle="ElemCh('reg_40008005');"><summary>0x40008005<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content" name="fld_40008005.0" onclick="ElemClick('fld_40008005.0');">
[0]<b style="margin: 20px;">RB_UMS_DEV_ATTACH</b> (def=0x0)    //    RO, indicate device attached status on USB host
</li>
<li class="content" name="fld_40008005.1" onclick="ElemClick('fld_40008005.1');">
[1]<b style="margin: 20px;">RB_UMS_DM_LEVEL</b> (def=0x0)    //    RO, indicate UDM level saved at device attached to USB host
</li>
<li class="content" name="fld_40008005.2" onclick="ElemClick('fld_40008005.2');">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    RO, indicate USB suspend status
</li>
<li class="content" name="fld_40008005.3" onclick="ElemClick('fld_40008005.3');">
[3]<b style="margin: 20px;">RB_UMS_BUS_RESET</b> (def=0x0)    //    RO, indicate USB bus reset status
</li>
<li class="content" name="fld_40008005.4" onclick="ElemClick('fld_40008005.4');">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    RO, indicate USB receiving FIFO ready status (not empty)
</li>
<li class="content" name="fld_40008005.5" onclick="ElemClick('fld_40008005.5');">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_40008005.6" onclick="ElemClick('fld_40008005.6');">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    RO, indicate host SOF timer action status for USB host
</li>
<li class="content" name="fld_40008005.7" onclick="ElemClick('fld_40008005.7');">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    RO, indicate host SOF timer presage status
</li>
</ul>
</details></li>
<li class="content" name="reg_40008006"><details ontoggle="ElemCh('reg_40008006');"><summary>0x40008006<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag</summary>
<ul>
<li class="content" name="fld_40008006.0" onclick="ElemClick('fld_40008006.0');">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST__RB_UIF_DETECT</b> (def=0x0)    //    RW,bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.1" onclick="ElemClick('fld_40008006.1');">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    RW,USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.2" onclick="ElemClick('fld_40008006.2');">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    RW,USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.3" onclick="ElemClick('fld_40008006.3');">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    RW,host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.4" onclick="ElemClick('fld_40008006.4');">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    RW,FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.5" onclick="ElemClick('fld_40008006.5');">
[5]<b style="margin: 20px;">RB_U_SIE_FREE</b> (def=0x1)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_40008006.6" onclick="ElemClick('fld_40008006.6');">
[6]<b style="margin: 20px;">RB_U_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_40008006.7" onclick="ElemClick('fld_40008006.7');">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received
</li>
</ul>
</details></li>
<li class="content" name="reg_40008007"><details ontoggle="ElemCh('reg_40008007');"><summary>0x40008007<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content" name="fld_40008007.0" onclick="ElemClick('fld_40008007.0');">
[0:3]<b style="margin: 20px;">MASK_UIS_H_RES__MASK_UIS_ENDP</b> (def=0x0)    //    RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out f
</li>
<li class="content" name="fld_40008007.4" onclick="ElemClick('fld_40008007.4');">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    RO, bit mask of current token PID code received for USB device mode
</li>
<li class="content" name="fld_40008007.6" onclick="ElemClick('fld_40008007.6');">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_40008007.7" onclick="ElemClick('fld_40008007.7');">
[7]<b style="margin: 20px;">RB_UIS_SETUP_ACT</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008008"><details ontoggle="ElemCh('reg_40008008');"><summary>0x40008008<b style="margin: 20px;">R8_USB_RX_LEN</b>//   USB receiving length</summary>
<ul>
<li class="content" name="fld_40008008.0" onclick="ElemClick('fld_40008008.0');">
[0:7]<b style="margin: 20px;">R8_USB_RX_LEN</b> (def=0x0)    //    RO,USB receiving length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800C"><details ontoggle="ElemCh('reg_4000800C');"><summary>0x4000800C<b style="margin: 20px;">R8_UEP4_1_MOD</b>//   endpoint 4/1 mode</summary>
<ul>
<li class="content" name="fld_4000800C.2" onclick="ElemClick('fld_4000800C.2');">
[2]<b style="margin: 20px;">RB_UEP4_TX_EN</b> (def=0x0)    //    enable USB endpoint 4 transmittal (IN)
</li>
<li class="content" name="fld_4000800C.3" onclick="ElemClick('fld_4000800C.3');">
[3]<b style="margin: 20px;">RB_UEP4_RX_EN</b> (def=0x0)    //    enable USB endpoint 4 receiving (OUT)
</li>
<li class="content" name="fld_4000800C.4" onclick="ElemClick('fld_4000800C.4');">
[4]<b style="margin: 20px;">RB_UEP1_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 1
</li>
<li class="content" name="fld_4000800C.6" onclick="ElemClick('fld_4000800C.6');">
[6]<b style="margin: 20px;">RB_UEP1_TX_EN</b> (def=0x0)    //    enable USB endpoint 1 transmittal (IN)
</li>
<li class="content" name="fld_4000800C.7" onclick="ElemClick('fld_4000800C.7');">
[7]<b style="margin: 20px;">RB_UEP1_RX_EN</b> (def=0x0)    //    enable USB endpoint 1 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800D"><details ontoggle="ElemCh('reg_4000800D');"><summary>0x4000800D<b style="margin: 20px;">R8_UEP2_3_MOD__R8_UH_EP_MOD</b>//   endpoint 2_3 mode;host endpoint mode</summary>
<ul>
<li class="content" name="fld_4000800D.0" onclick="ElemClick('fld_4000800D.0');">
[0]<b style="margin: 20px;">RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
</li>
<li class="content" name="fld_4000800D.2" onclick="ElemClick('fld_4000800D.2');">
[2]<b style="margin: 20px;">RB_UEP2_TX_EN</b> (def=0x0)    //    enable USB endpoint 2 transmittal (IN)
</li>
<li class="content" name="fld_4000800D.3" onclick="ElemClick('fld_4000800D.3');">
[3]<b style="margin: 20px;">RB_UEP2_RX_EN__RB_UH_EP_RX_EN</b> (def=0x0)    //    enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
</li>
<li class="content" name="fld_4000800D.4" onclick="ElemClick('fld_4000800D.4');">
[4]<b style="margin: 20px;">RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
</li>
<li class="content" name="fld_4000800D.6" onclick="ElemClick('fld_4000800D.6');">
[6]<b style="margin: 20px;">RB_UEP3_TX_EN__RB_UH_EP_TX_EN</b> (def=0x0)    //    enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
</li>
<li class="content" name="fld_4000800D.7" onclick="ElemClick('fld_4000800D.7');">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 3 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_40008010"><details ontoggle="ElemCh('reg_40008010');"><summary>0x40008010<b style="margin: 20px;">R16_UEP0_DMA</b>//   endpoint 0 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008010.0" onclick="ElemClick('fld_40008010.0');">
[0:15]<b style="margin: 20px;">R16_UEP0_DMA</b> (def=0x0)    //    RW,endpoint 0 DMA buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008014"><details ontoggle="ElemCh('reg_40008014');"><summary>0x40008014<b style="margin: 20px;">R16_UEP1_DMA</b>//   endpoint 1 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008014.0" onclick="ElemClick('fld_40008014.0');">
[0:15]<b style="margin: 20px;">R16_UEP1_DMA</b> (def=0x0)    //    RW,endpoint 1 DMA buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008018"><details ontoggle="ElemCh('reg_40008018');"><summary>0x40008018<b style="margin: 20px;">R16_UEP2_DMA__R16_UH_RX_DMA</b>//   endpoint 2 DMA buffer address;host rx endpoint buffer high address</summary>
<ul>
<li class="content" name="fld_40008018.0" onclick="ElemClick('fld_40008018.0');">
[0:15]<b style="margin: 20px;">R16_UEP2_DMA</b> (def=0x0)    //    RW,endpoint 2 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000801C"><details ontoggle="ElemCh('reg_4000801C');"><summary>0x4000801C<b style="margin: 20px;">R16_UEP3_DMA__R16_UH_TX_DMA</b>//   endpoint 3 DMA buffer address;host tx endpoint buffer high address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40008020"><details ontoggle="ElemCh('reg_40008020');"><summary>0x40008020<b style="margin: 20px;">R8_UEP0_T_LEN</b>//   endpoint 0 transmittal length</summary>
<ul>
<li class="content" name="fld_40008020.0" onclick="ElemClick('fld_40008020.0');">
[0:7]<b style="margin: 20px;">R8_UEP0_T_LEN</b> (def=0x0)    //    endpoint 0 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008022"><details ontoggle="ElemCh('reg_40008022');"><summary>0x40008022<b style="margin: 20px;">R8_UEP0_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content" name="fld_40008022.0" onclick="ElemClick('fld_40008022.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008022.2" onclick="ElemClick('fld_40008022.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008022.4" onclick="ElemClick('fld_40008022.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008022.6" onclick="ElemClick('fld_40008022.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_40008022.7" onclick="ElemClick('fld_40008022.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008024"><details ontoggle="ElemCh('reg_40008024');"><summary>0x40008024<b style="margin: 20px;">R8_UEP1_T_LEN</b>//   endpoint 1 transmittal length</summary>
<ul>
<li class="content" name="fld_40008024.0" onclick="ElemClick('fld_40008024.0');">
[0:7]<b style="margin: 20px;">R8_UEP1_T_LEN</b> (def=0x0)    //    endpoint 1 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008026"><details ontoggle="ElemCh('reg_40008026');"><summary>0x40008026<b style="margin: 20px;">R8_UEP1_CTRL__R8_UH_SETUP</b>//   endpoint 1 control;host aux setup</summary>
<ul>
<li class="content" name="fld_40008026.0" onclick="ElemClick('fld_40008026.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008026.2" onclick="ElemClick('fld_40008026.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008026.4" onclick="ElemClick('fld_40008026.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008026.6" onclick="ElemClick('fld_40008026.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG__RB_UH_SOF_EN</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic S
</li>
<li class="content" name="fld_40008026.7" onclick="ElemClick('fld_40008026.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG__RB_UH_PRE_PID_EN</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB 
</li>
</ul>
</details></li>
<li class="content" name="reg_40008028"><details ontoggle="ElemCh('reg_40008028');"><summary>0x40008028<b style="margin: 20px;">R8_UEP2_T_LEN_R8_UH_EP_PID</b>//   endpoint 2 transmittal length;host endpoint and PID</summary>
<ul>
<li class="content" name="fld_40008028.0" onclick="ElemClick('fld_40008028.0');">
[0:3]<b style="margin: 20px;">MASK_UH_ENDP</b> (def=0x0)    //    bit mask of endpoint number for USB host transfer
</li>
<li class="content" name="fld_40008028.4" onclick="ElemClick('fld_40008028.4');">
[4:7]<b style="margin: 20px;">MASK_UH_TOKEN</b> (def=0x0)    //    bit mask of token PID for USB host transfer
</li>
<li class="content" name="fld_40008028.0" onclick="ElemClick('fld_40008028.0');">
[0:7]<b style="margin: 20px;">R8_UEP2_T_LEN</b> (def=0x0)    //    endpoint 2 transmittal length;
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802A"><details ontoggle="ElemCh('reg_4000802A');"><summary>0x4000802A<b style="margin: 20px;">R8_UEP2_CTRL_R8_UH_RX_CTRL</b>//   endpoint 2 control;host receiver endpoint control</summary>
<ul>
<li class="content" name="fld_4000802A.0" onclick="ElemClick('fld_4000802A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000802A.2" onclick="ElemClick('fld_4000802A.2');">
[2]<b style="margin: 20px;">MASK_UH_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802A.2" onclick="ElemClick('fld_4000802A.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802A.4" onclick="ElemClick('fld_4000802A.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000802A.6" onclick="ElemClick('fld_4000802A.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000802A.7" onclick="ElemClick('fld_4000802A.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG__RB_UH_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle 
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802C"><details ontoggle="ElemCh('reg_4000802C');"><summary>0x4000802C<b style="margin: 20px;">R8_UEP3_T_LEN__R8_UH_TX_LEN</b>//   endpoint 3 transmittal length;host transmittal endpoint transmittal length</summary>
<ul>
<li class="content" name="fld_4000802C.0" onclick="ElemClick('fld_4000802C.0');">
[0:7]<b style="margin: 20px;">R8_UEP3_T_LEN__R8_UH_TX_LEN</b> (def=0x0)    //    endpoint 1 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802E"><details ontoggle="ElemCh('reg_4000802E');"><summary>0x4000802E<b style="margin: 20px;">R8_UEP3_CTRL__R8_UH_TX_CTRL</b>//   endpoint 3 control;host transmittal endpoint control</summary>
<ul>
<li class="content" name="fld_4000802E.0" onclick="ElemClick('fld_4000802E.0');">
[0:1]<b style="margin: 20px;">RB_UH_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000802E.0" onclick="ElemClick('fld_4000802E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000802E.2" onclick="ElemClick('fld_4000802E.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802E.4" onclick="ElemClick('fld_4000802E.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG_RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000802E.6" onclick="ElemClick('fld_4000802E.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG_RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000802E.7" onclick="ElemClick('fld_4000802E.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008030"><details ontoggle="ElemCh('reg_40008030');"><summary>0x40008030<b style="margin: 20px;">R8_UEP4_T_LEN</b>//   endpoint 4 transmittal length</summary>
<ul>
<li class="content" name="fld_40008030.0" onclick="ElemClick('fld_40008030.0');">
[0:7]<b style="margin: 20px;">R8_UEP4_T_LEN</b> (def=0x0)    //    endpoint 4transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008032"><details ontoggle="ElemCh('reg_40008032');"><summary>0x40008032<b style="margin: 20px;">R8_UEP4_CTRL</b>//   endpoint 4 control</summary>
<ul>
<li class="content" name="fld_40008032.0" onclick="ElemClick('fld_40008032.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008032.2" onclick="ElemClick('fld_40008032.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008032.4" onclick="ElemClick('fld_40008032.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008032.6" onclick="ElemClick('fld_40008032.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_40008032.7" onclick="ElemClick('fld_40008032.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40008000.8" onclick="ElemClick('isr_40008000.8');">[8]  <b>USB</b>    //    USB_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4000C000"><details ontoggle="ElemCh('per_4000C000');"><summary>0x4000C000<b style="margin: 20px;">BLE</b>// USB register</summary>
<ul>
<b>interrupts:</b><ul><li class="content" name="isr_4000C000.6" onclick="ElemClick('isr_4000C000.6');">[6]  <b>BLEL</b>    //    LLE_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000E000"><details ontoggle="ElemCh('per_E000E000');"><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Program Fast Interrupt Controller</summary>
<ul>
<li class="content" name="reg_E000E000"><details ontoggle="ElemCh('reg_E000E000');"><summary>0xE000E000<b style="margin: 20px;">R32_PFIC_ISR1</b>//   RO,Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E000.12" onclick="ElemClick('fld_E000E000.12');">
[12:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E004"><details ontoggle="ElemCh('reg_E000E004');"><summary>0xE000E004<b style="margin: 20px;">R32_PFIC_ISR2</b>//   RO,Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E004.0" onclick="ElemClick('fld_E000E004.0');">
[0:3]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E020"><details ontoggle="ElemCh('reg_E000E020');"><summary>0xE000E020<b style="margin: 20px;">R32_PFIC_IPR1</b>//   RO,Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E020.12" onclick="ElemClick('fld_E000E020.12');">
[12:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E024"><details ontoggle="ElemCh('reg_E000E024');"><summary>0xE000E024<b style="margin: 20px;">R32_PFIC_IPR2</b>//   RO,Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E024.0" onclick="ElemClick('fld_E000E024.0');">
[0:3]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E040"><details ontoggle="ElemCh('reg_E000E040');"><summary>0xE000E040<b style="margin: 20px;">R32_PFIC_ITHRESDR</b>//   RW,Interrupt Priority Register</summary>
<ul>
<li class="content" name="fld_E000E040.0" onclick="ElemClick('fld_E000E040.0');">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    RW,THRESHOLD
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E044"><details ontoggle="ElemCh('reg_E000E044');"><summary>0xE000E044<b style="margin: 20px;">R32_PFIC_FIBADDRR</b>//   RW,Interrupt Fast Address Register</summary>
<ul>
<li class="content" name="fld_E000E044.28" onclick="ElemClick('fld_E000E044.28');">
[28:31]<b style="margin: 20px;">BASEADDR</b> (def=0x0)    //    BASEADDR
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E048"><details ontoggle="ElemCh('reg_E000E048');"><summary>0xE000E048<b style="margin: 20px;">R32_PFIC_CFGR</b>//   Interrupt Config Register</summary>
<ul>
<li class="content" name="fld_E000E048.0" onclick="ElemClick('fld_E000E048.0');">
[0]<b style="margin: 20px;">HWSTKCTRL</b> (def=0x0)    //    RW,HWSTKCTRL
</li>
<li class="content" name="fld_E000E048.1" onclick="ElemClick('fld_E000E048.1');">
[1]<b style="margin: 20px;">NESTCTRL</b> (def=0x0)    //    RW,NESTCTRL
</li>
<li class="content" name="fld_E000E048.2" onclick="ElemClick('fld_E000E048.2');">
[2]<b style="margin: 20px;">NMISET</b> (def=0x0)    //    WO,NMISET
</li>
<li class="content" name="fld_E000E048.3" onclick="ElemClick('fld_E000E048.3');">
[3]<b style="margin: 20px;">NMIRESET</b> (def=0x0)    //    WO,NMIRESET
</li>
<li class="content" name="fld_E000E048.4" onclick="ElemClick('fld_E000E048.4');">
[4]<b style="margin: 20px;">EXCSET</b> (def=0x0)    //    WO,EXCSET
</li>
<li class="content" name="fld_E000E048.5" onclick="ElemClick('fld_E000E048.5');">
[5]<b style="margin: 20px;">EXCRESET</b> (def=0x0)    //    WO,EXCRESET
</li>
<li class="content" name="fld_E000E048.6" onclick="ElemClick('fld_E000E048.6');">
[6]<b style="margin: 20px;">PFICRESET</b> (def=0x0)    //    WO,PFICRSET
</li>
<li class="content" name="fld_E000E048.7" onclick="ElemClick('fld_E000E048.7');">
[7]<b style="margin: 20px;">SYSRESET</b> (def=0x0)    //    WO,SYSRESET
</li>
<li class="content" name="fld_E000E048.16" onclick="ElemClick('fld_E000E048.16');">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    WO,KEYCODE
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E04C"><details ontoggle="ElemCh('reg_E000E04C');"><summary>0xE000E04C<b style="margin: 20px;">R32_PFIC_GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content" name="fld_E000E04C.0" onclick="ElemClick('fld_E000E04C.0');">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    RO,NESTSTA
</li>
<li class="content" name="fld_E000E04C.8" onclick="ElemClick('fld_E000E04C.8');">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    RO,GACTSTA
</li>
<li class="content" name="fld_E000E04C.9" onclick="ElemClick('fld_E000E04C.9');">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    RO,GPENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E060"><details ontoggle="ElemCh('reg_E000E060');"><summary>0xE000E060<b style="margin: 20px;">R32_PFIC_FIFOADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content" name="fld_E000E060.0" onclick="ElemClick('fld_E000E060.0');">
[0:23]<b style="margin: 20px;">OFFADDR0</b> (def=0x0)    //    RW,OFFADDR0
</li>
<li class="content" name="fld_E000E060.24" onclick="ElemClick('fld_E000E060.24');">
[24:31]<b style="margin: 20px;">IRQID0</b> (def=0x0)    //    RW,IRQID0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E064"><details ontoggle="ElemCh('reg_E000E064');"><summary>0xE000E064<b style="margin: 20px;">R32_PFIC_FIFOADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content" name="fld_E000E064.0" onclick="ElemClick('fld_E000E064.0');">
[0:23]<b style="margin: 20px;">OFFADDR1</b> (def=0x0)    //    RW,OFFADDR1
</li>
<li class="content" name="fld_E000E064.24" onclick="ElemClick('fld_E000E064.24');">
[24:31]<b style="margin: 20px;">IRQID1</b> (def=0x0)    //    RW,IRQID1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E068"><details ontoggle="ElemCh('reg_E000E068');"><summary>0xE000E068<b style="margin: 20px;">R32_PFIC_FIFOADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content" name="fld_E000E068.0" onclick="ElemClick('fld_E000E068.0');">
[0:23]<b style="margin: 20px;">OFFADDR2</b> (def=0x0)    //    RW,OFFADDR2
</li>
<li class="content" name="fld_E000E068.24" onclick="ElemClick('fld_E000E068.24');">
[24:31]<b style="margin: 20px;">IRQID2</b> (def=0x0)    //    RW,IRQID2
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E06C"><details ontoggle="ElemCh('reg_E000E06C');"><summary>0xE000E06C<b style="margin: 20px;">R32_PFIC_FIFOADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content" name="fld_E000E06C.0" onclick="ElemClick('fld_E000E06C.0');">
[0:23]<b style="margin: 20px;">OFFADDR3</b> (def=0x0)    //    RW,OFFADDR3
</li>
<li class="content" name="fld_E000E06C.24" onclick="ElemClick('fld_E000E06C.24');">
[24:31]<b style="margin: 20px;">IRQID3</b> (def=0x0)    //    RW,IRQID3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E100"><details ontoggle="ElemCh('reg_E000E100');"><summary>0xE000E100<b style="margin: 20px;">R32_PFIC_IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E100.12" onclick="ElemClick('fld_E000E100.12');">
[12:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    RW1,INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E104"><details ontoggle="ElemCh('reg_E000E104');"><summary>0xE000E104<b style="margin: 20px;">R32_PFIC_IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E104.0" onclick="ElemClick('fld_E000E104.0');">
[0:3]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    RW1,INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E180"><details ontoggle="ElemCh('reg_E000E180');"><summary>0xE000E180<b style="margin: 20px;">R32_PFIC_IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E180.12" onclick="ElemClick('fld_E000E180.12');">
[12:31]<b style="margin: 20px;">INTRESET</b> (def=0x0)    //    RW1,INTRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E184"><details ontoggle="ElemCh('reg_E000E184');"><summary>0xE000E184<b style="margin: 20px;">R32_PFIC_IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E184.0" onclick="ElemClick('fld_E000E184.0');">
[0:3]<b style="margin: 20px;">INTRESET</b> (def=0x0)    //    RW1,INTRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E200"><details ontoggle="ElemCh('reg_E000E200');"><summary>0xE000E200<b style="margin: 20px;">R32_PFIC_IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E200.12" onclick="ElemClick('fld_E000E200.12');">
[12:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    RW1,PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E204"><details ontoggle="ElemCh('reg_E000E204');"><summary>0xE000E204<b style="margin: 20px;">R32_PFIC_IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E204.0" onclick="ElemClick('fld_E000E204.0');">
[0:3]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    RW1,PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E280"><details ontoggle="ElemCh('reg_E000E280');"><summary>0xE000E280<b style="margin: 20px;">R32_PFIC_IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E280.12" onclick="ElemClick('fld_E000E280.12');">
[12:31]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    RW1,PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E284"><details ontoggle="ElemCh('reg_E000E284');"><summary>0xE000E284<b style="margin: 20px;">R32_PFIC_IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E284.0" onclick="ElemClick('fld_E000E284.0');">
[0:3]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    RW1,PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E300"><details ontoggle="ElemCh('reg_E000E300');"><summary>0xE000E300<b style="margin: 20px;">R32_PFIC_IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E300.12" onclick="ElemClick('fld_E000E300.12');">
[12:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    RW1,IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E304"><details ontoggle="ElemCh('reg_E000E304');"><summary>0xE000E304<b style="margin: 20px;">R32_PFIC_IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E304.0" onclick="ElemClick('fld_E000E304.0');">
[0:3]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    RW1,IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E400"><details ontoggle="ElemCh('reg_E000E400');"><summary>0xE000E400<b style="margin: 20px;">R32_PFIC_IPRIOR0</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E400.0" onclick="ElemClick('fld_E000E400.0');">
[0:31]<b style="margin: 20px;">IPRIOR0</b> (def=0x0)    //    RW,IPRIOR0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E420"><details ontoggle="ElemCh('reg_E000E420');"><summary>0xE000E420<b style="margin: 20px;">R32_PFIC_IPRIOR1</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E420.0" onclick="ElemClick('fld_E000E420.0');">
[0:31]<b style="margin: 20px;">IPRIOR1</b> (def=0x0)    //    >RW,IPRIOR1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E440"><details ontoggle="ElemCh('reg_E000E440');"><summary>0xE000E440<b style="margin: 20px;">R32_PFIC_IPRIOR2</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E440.0" onclick="ElemClick('fld_E000E440.0');">
[0:31]<b style="margin: 20px;">IPRIOR2</b> (def=0x0)    //    >RW,IPRIOR2
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E460"><details ontoggle="ElemCh('reg_E000E460');"><summary>0xE000E460<b style="margin: 20px;">R32_PFIC_IPRIOR3</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E460.0" onclick="ElemClick('fld_E000E460.0');">
[0:31]<b style="margin: 20px;">IPRIOR3</b> (def=0x0)    //    >RW,IPRIOR3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E480"><details ontoggle="ElemCh('reg_E000E480');"><summary>0xE000E480<b style="margin: 20px;">R32_PFIC_IPRIOR4</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E480.0" onclick="ElemClick('fld_E000E480.0');">
[0:31]<b style="margin: 20px;">IPRIOR4</b> (def=0x0)    //    >RW,IPRIOR4
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4A0"><details ontoggle="ElemCh('reg_E000E4A0');"><summary>0xE000E4A0<b style="margin: 20px;">R32_PFIC_IPRIOR5</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E4A0.0" onclick="ElemClick('fld_E000E4A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR5</b> (def=0x0)    //    >RW,IPRIOR5
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4C0"><details ontoggle="ElemCh('reg_E000E4C0');"><summary>0xE000E4C0<b style="margin: 20px;">R32_PFIC_IPRIOR6</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E4C0.0" onclick="ElemClick('fld_E000E4C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR6</b> (def=0x0)    //    >RW,IPRIOR6
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4E0"><details ontoggle="ElemCh('reg_E000E4E0');"><summary>0xE000E4E0<b style="margin: 20px;">R32_PFIC_IPRIOR7</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E4E0.0" onclick="ElemClick('fld_E000E4E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR7</b> (def=0x0)    //    >RW,IPRIOR7
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E500"><details ontoggle="ElemCh('reg_E000E500');"><summary>0xE000E500<b style="margin: 20px;">R32_PFIC_IPRIOR8</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E500.0" onclick="ElemClick('fld_E000E500.0');">
[0:31]<b style="margin: 20px;">IPRIOR8</b> (def=0x0)    //    >RW,IPRIOR8
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E520"><details ontoggle="ElemCh('reg_E000E520');"><summary>0xE000E520<b style="margin: 20px;">R32_PFIC_IPRIOR9</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E520.0" onclick="ElemClick('fld_E000E520.0');">
[0:31]<b style="margin: 20px;">IPRIOR9</b> (def=0x0)    //    >RW,IPRIOR9
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E540"><details ontoggle="ElemCh('reg_E000E540');"><summary>0xE000E540<b style="margin: 20px;">R32_PFIC_IPRIOR10</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E540.0" onclick="ElemClick('fld_E000E540.0');">
[0:31]<b style="margin: 20px;">IPRIOR10</b> (def=0x0)    //    >RW,IPRIOR10
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E560"><details ontoggle="ElemCh('reg_E000E560');"><summary>0xE000E560<b style="margin: 20px;">R32_PFIC_IPRIOR11</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E560.0" onclick="ElemClick('fld_E000E560.0');">
[0:31]<b style="margin: 20px;">IPRIOR11</b> (def=0x0)    //    RW,IPRIOR11
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E580"><details ontoggle="ElemCh('reg_E000E580');"><summary>0xE000E580<b style="margin: 20px;">R32_PFIC_IPRIOR12</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E580.0" onclick="ElemClick('fld_E000E580.0');">
[0:31]<b style="margin: 20px;">IPRIOR12</b> (def=0x0)    //    RW,IPRIOR12
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5A0"><details ontoggle="ElemCh('reg_E000E5A0');"><summary>0xE000E5A0<b style="margin: 20px;">R32_PFIC_IPRIOR13</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E5A0.0" onclick="ElemClick('fld_E000E5A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR13</b> (def=0x0)    //    RW,IPRIOR13
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5C0"><details ontoggle="ElemCh('reg_E000E5C0');"><summary>0xE000E5C0<b style="margin: 20px;">R32_PFIC_IPRIOR14</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E5C0.0" onclick="ElemClick('fld_E000E5C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR14</b> (def=0x0)    //    RW,IPRIOR14
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5E0"><details ontoggle="ElemCh('reg_E000E5E0');"><summary>0xE000E5E0<b style="margin: 20px;">R32_PFIC_IPRIOR15</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E5E0.0" onclick="ElemClick('fld_E000E5E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR15</b> (def=0x0)    //    RW,IPRIOR15
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E600"><details ontoggle="ElemCh('reg_E000E600');"><summary>0xE000E600<b style="margin: 20px;">R32_PFIC_IPRIOR16</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E600.0" onclick="ElemClick('fld_E000E600.0');">
[0:31]<b style="margin: 20px;">IPRIOR16</b> (def=0x0)    //    RW,IPRIOR16
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E620"><details ontoggle="ElemCh('reg_E000E620');"><summary>0xE000E620<b style="margin: 20px;">R32_PFIC_IPRIOR17</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E620.0" onclick="ElemClick('fld_E000E620.0');">
[0:31]<b style="margin: 20px;">IPRIOR17</b> (def=0x0)    //    RW,IPRIOR17
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E640"><details ontoggle="ElemCh('reg_E000E640');"><summary>0xE000E640<b style="margin: 20px;">R32_PFIC_IPRIOR18</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E640.0" onclick="ElemClick('fld_E000E640.0');">
[0:31]<b style="margin: 20px;">IPRIOR18</b> (def=0x0)    //    RW,IPRIOR18
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E660"><details ontoggle="ElemCh('reg_E000E660');"><summary>0xE000E660<b style="margin: 20px;">R32_PFIC_IPRIOR19</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E660.0" onclick="ElemClick('fld_E000E660.0');">
[0:31]<b style="margin: 20px;">IPRIOR19</b> (def=0x0)    //    RW,IPRIOR19
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E680"><details ontoggle="ElemCh('reg_E000E680');"><summary>0xE000E680<b style="margin: 20px;">R32_PFIC_IPRIOR20</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E680.0" onclick="ElemClick('fld_E000E680.0');">
[0:31]<b style="margin: 20px;">IPRIOR20</b> (def=0x0)    //    RW,IPRIOR20
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6A0"><details ontoggle="ElemCh('reg_E000E6A0');"><summary>0xE000E6A0<b style="margin: 20px;">R32_PFIC_IPRIOR21</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E6A0.0" onclick="ElemClick('fld_E000E6A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR21</b> (def=0x0)    //    RW,IPRIOR21
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6C0"><details ontoggle="ElemCh('reg_E000E6C0');"><summary>0xE000E6C0<b style="margin: 20px;">R32_PFIC_IPRIOR22</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E6C0.0" onclick="ElemClick('fld_E000E6C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR22</b> (def=0x0)    //    RW,IPRIOR22
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6E0"><details ontoggle="ElemCh('reg_E000E6E0');"><summary>0xE000E6E0<b style="margin: 20px;">R32_PFIC_IPRIOR23</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E6E0.0" onclick="ElemClick('fld_E000E6E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR23</b> (def=0x0)    //    RW,IPRIOR23
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E700"><details ontoggle="ElemCh('reg_E000E700');"><summary>0xE000E700<b style="margin: 20px;">R32_PFIC_IPRIOR24</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E700.0" onclick="ElemClick('fld_E000E700.0');">
[0:31]<b style="margin: 20px;">IPRIOR24</b> (def=0x0)    //    RW,IPRIOR24
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E720"><details ontoggle="ElemCh('reg_E000E720');"><summary>0xE000E720<b style="margin: 20px;">R32_PFIC_IPRIOR25</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E720.0" onclick="ElemClick('fld_E000E720.0');">
[0:31]<b style="margin: 20px;">IPRIOR25</b> (def=0x0)    //    RW,IPRIOR25
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E740"><details ontoggle="ElemCh('reg_E000E740');"><summary>0xE000E740<b style="margin: 20px;">R32_PFIC_IPRIOR26</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E740.0" onclick="ElemClick('fld_E000E740.0');">
[0:31]<b style="margin: 20px;">IPRIOR26</b> (def=0x0)    //    RW,IPRIOR26
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E760"><details ontoggle="ElemCh('reg_E000E760');"><summary>0xE000E760<b style="margin: 20px;">R32_PFIC_IPRIOR27</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E760.0" onclick="ElemClick('fld_E000E760.0');">
[0:31]<b style="margin: 20px;">IPRIOR27</b> (def=0x0)    //    RW,IPRIOR27
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E780"><details ontoggle="ElemCh('reg_E000E780');"><summary>0xE000E780<b style="margin: 20px;">R32_PFIC_IPRIOR28</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E780.0" onclick="ElemClick('fld_E000E780.0');">
[0:31]<b style="margin: 20px;">IPRIOR28</b> (def=0x0)    //    RW,IPRIOR28
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7A0"><details ontoggle="ElemCh('reg_E000E7A0');"><summary>0xE000E7A0<b style="margin: 20px;">R32_PFIC_IPRIOR29</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E7A0.0" onclick="ElemClick('fld_E000E7A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR29</b> (def=0x0)    //    RW,IPRIOR29
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7C0"><details ontoggle="ElemCh('reg_E000E7C0');"><summary>0xE000E7C0<b style="margin: 20px;">R32_PFIC_IPRIOR30</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E7C0.0" onclick="ElemClick('fld_E000E7C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR30</b> (def=0x0)    //    RW,IPRIOR30
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7E0"><details ontoggle="ElemCh('reg_E000E7E0');"><summary>0xE000E7E0<b style="margin: 20px;">R32_PFIC_IPRIOR31</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E7E0.0" onclick="ElemClick('fld_E000E7E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR31</b> (def=0x0)    //    RW,IPRIOR31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E800"><details ontoggle="ElemCh('reg_E000E800');"><summary>0xE000E800<b style="margin: 20px;">R32_PFIC_IPRIOR32</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E800.0" onclick="ElemClick('fld_E000E800.0');">
[0:31]<b style="margin: 20px;">IPRIOR32</b> (def=0x0)    //    RW,IPRIOR32
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E820"><details ontoggle="ElemCh('reg_E000E820');"><summary>0xE000E820<b style="margin: 20px;">R32_PFIC_IPRIOR33</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E820.0" onclick="ElemClick('fld_E000E820.0');">
[0:31]<b style="margin: 20px;">IPRIOR33</b> (def=0x0)    //    RW,IPRIOR33
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E840"><details ontoggle="ElemCh('reg_E000E840');"><summary>0xE000E840<b style="margin: 20px;">R32_PFIC_IPRIOR34</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E840.0" onclick="ElemClick('fld_E000E840.0');">
[0:31]<b style="margin: 20px;">IPRIOR34</b> (def=0x0)    //    RW,IPRIOR34
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E860"><details ontoggle="ElemCh('reg_E000E860');"><summary>0xE000E860<b style="margin: 20px;">R32_PFIC_IPRIOR35</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E860.0" onclick="ElemClick('fld_E000E860.0');">
[0:31]<b style="margin: 20px;">IPRIOR35</b> (def=0x0)    //    RW,IPRIOR35
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E880"><details ontoggle="ElemCh('reg_E000E880');"><summary>0xE000E880<b style="margin: 20px;">R32_PFIC_IPRIOR36</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E880.0" onclick="ElemClick('fld_E000E880.0');">
[0:31]<b style="margin: 20px;">IPRIOR36</b> (def=0x0)    //    RW,IPRIOR36
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8A0"><details ontoggle="ElemCh('reg_E000E8A0');"><summary>0xE000E8A0<b style="margin: 20px;">R32_PFIC_IPRIOR37</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E8A0.0" onclick="ElemClick('fld_E000E8A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR37</b> (def=0x0)    //    RW,IPRIOR37
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8C0"><details ontoggle="ElemCh('reg_E000E8C0');"><summary>0xE000E8C0<b style="margin: 20px;">R32_PFIC_IPRIOR38</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E8C0.0" onclick="ElemClick('fld_E000E8C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR38</b> (def=0x0)    //    RW,IPRIOR38
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8E0"><details ontoggle="ElemCh('reg_E000E8E0');"><summary>0xE000E8E0<b style="margin: 20px;">R32_PFIC_IPRIOR39</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E8E0.0" onclick="ElemClick('fld_E000E8E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR39</b> (def=0x0)    //    RW,IPRIOR39
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E900"><details ontoggle="ElemCh('reg_E000E900');"><summary>0xE000E900<b style="margin: 20px;">R32_PFIC_IPRIOR40</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E900.0" onclick="ElemClick('fld_E000E900.0');">
[0:31]<b style="margin: 20px;">IPRIOR40</b> (def=0x0)    //    RW,IPRIOR40
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E920"><details ontoggle="ElemCh('reg_E000E920');"><summary>0xE000E920<b style="margin: 20px;">R32_PFIC_IPRIOR41</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E920.0" onclick="ElemClick('fld_E000E920.0');">
[0:31]<b style="margin: 20px;">IPRIOR41</b> (def=0x0)    //    RW,IPRIOR41
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E940"><details ontoggle="ElemCh('reg_E000E940');"><summary>0xE000E940<b style="margin: 20px;">R32_PFIC_IPRIOR42</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E940.0" onclick="ElemClick('fld_E000E940.0');">
[0:31]<b style="margin: 20px;">IPRIOR42</b> (def=0x0)    //    RW,IPRIOR42
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E960"><details ontoggle="ElemCh('reg_E000E960');"><summary>0xE000E960<b style="margin: 20px;">R32_PFIC_IPRIOR43</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E960.0" onclick="ElemClick('fld_E000E960.0');">
[0:31]<b style="margin: 20px;">IPRIOR43</b> (def=0x0)    //    RW,IPRIOR43
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E980"><details ontoggle="ElemCh('reg_E000E980');"><summary>0xE000E980<b style="margin: 20px;">R32_PFIC_IPRIOR44</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E980.0" onclick="ElemClick('fld_E000E980.0');">
[0:31]<b style="margin: 20px;">IPRIOR44</b> (def=0x0)    //    RW,IPRIOR44
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9A0"><details ontoggle="ElemCh('reg_E000E9A0');"><summary>0xE000E9A0<b style="margin: 20px;">R32_PFIC_IPRIOR45</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E9A0.0" onclick="ElemClick('fld_E000E9A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR45</b> (def=0x0)    //    RW,IPRIOR45
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9C0"><details ontoggle="ElemCh('reg_E000E9C0');"><summary>0xE000E9C0<b style="margin: 20px;">R32_PFIC_IPRIOR46</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E9C0.0" onclick="ElemClick('fld_E000E9C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR46</b> (def=0x0)    //    RW,IPRIOR46
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9E0"><details ontoggle="ElemCh('reg_E000E9E0');"><summary>0xE000E9E0<b style="margin: 20px;">R32_PFIC_IPRIOR47</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000E9E0.0" onclick="ElemClick('fld_E000E9E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR47</b> (def=0x0)    //    RW,IPRIOR47
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA00"><details ontoggle="ElemCh('reg_E000EA00');"><summary>0xE000EA00<b style="margin: 20px;">R32_PFIC_IPRIOR48</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EA00.0" onclick="ElemClick('fld_E000EA00.0');">
[0:31]<b style="margin: 20px;">IPRIOR48</b> (def=0x0)    //    RW,IPRIOR48
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA20"><details ontoggle="ElemCh('reg_E000EA20');"><summary>0xE000EA20<b style="margin: 20px;">R32_PFIC_IPRIOR49</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EA20.0" onclick="ElemClick('fld_E000EA20.0');">
[0:31]<b style="margin: 20px;">IPRIOR49</b> (def=0x0)    //    RW,IPRIOR49
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA40"><details ontoggle="ElemCh('reg_E000EA40');"><summary>0xE000EA40<b style="margin: 20px;">R32_PFIC_IPRIOR50</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EA40.0" onclick="ElemClick('fld_E000EA40.0');">
[0:31]<b style="margin: 20px;">IPRIOR50</b> (def=0x0)    //    RW,IPRIOR50
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA60"><details ontoggle="ElemCh('reg_E000EA60');"><summary>0xE000EA60<b style="margin: 20px;">R32_PFIC_IPRIOR51</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EA60.0" onclick="ElemClick('fld_E000EA60.0');">
[0:31]<b style="margin: 20px;">IPRIOR51</b> (def=0x0)    //    RW,IPRIOR51
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA80"><details ontoggle="ElemCh('reg_E000EA80');"><summary>0xE000EA80<b style="margin: 20px;">R32_PFIC_IPRIOR52</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EA80.0" onclick="ElemClick('fld_E000EA80.0');">
[0:31]<b style="margin: 20px;">IPRIOR52</b> (def=0x0)    //    RW,IPRIOR52
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAA0"><details ontoggle="ElemCh('reg_E000EAA0');"><summary>0xE000EAA0<b style="margin: 20px;">R32_PFIC_IPRIOR53</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EAA0.0" onclick="ElemClick('fld_E000EAA0.0');">
[0:31]<b style="margin: 20px;">IPRIOR53</b> (def=0x0)    //    RW,IPRIOR53
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAD0"><details ontoggle="ElemCh('reg_E000EAD0');"><summary>0xE000EAD0<b style="margin: 20px;">R32_PFIC_IPRIOR54</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EAD0.0" onclick="ElemClick('fld_E000EAD0.0');">
[0:31]<b style="margin: 20px;">IPRIOR54</b> (def=0x0)    //    RW,IPRIOR54
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAE0"><details ontoggle="ElemCh('reg_E000EAE0');"><summary>0xE000EAE0<b style="margin: 20px;">R32_PFIC_IPRIOR55</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EAE0.0" onclick="ElemClick('fld_E000EAE0.0');">
[0:31]<b style="margin: 20px;">IPRIOR55</b> (def=0x0)    //    RW,IPRIOR55
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB00"><details ontoggle="ElemCh('reg_E000EB00');"><summary>0xE000EB00<b style="margin: 20px;">R32_PFIC_IPRIOR56</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EB00.0" onclick="ElemClick('fld_E000EB00.0');">
[0:31]<b style="margin: 20px;">IPRIOR56</b> (def=0x0)    //    RW,IPRIOR56
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB20"><details ontoggle="ElemCh('reg_E000EB20');"><summary>0xE000EB20<b style="margin: 20px;">R32_PFIC_IPRIOR57</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EB20.0" onclick="ElemClick('fld_E000EB20.0');">
[0:31]<b style="margin: 20px;">IPRIOR57</b> (def=0x0)    //    RW,IPRIOR57
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB40"><details ontoggle="ElemCh('reg_E000EB40');"><summary>0xE000EB40<b style="margin: 20px;">R32_PFIC_IPRIOR58</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EB40.0" onclick="ElemClick('fld_E000EB40.0');">
[0:31]<b style="margin: 20px;">IPRIOR58</b> (def=0x0)    //    RW,IPRIOR58
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB60"><details ontoggle="ElemCh('reg_E000EB60');"><summary>0xE000EB60<b style="margin: 20px;">R32_PFIC_IPRIOR59</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EB60.0" onclick="ElemClick('fld_E000EB60.0');">
[0:31]<b style="margin: 20px;">IPRIOR59</b> (def=0x0)    //    RW,IPRIOR59
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB80"><details ontoggle="ElemCh('reg_E000EB80');"><summary>0xE000EB80<b style="margin: 20px;">R32_PFIC_IPRIOR60</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EB80.0" onclick="ElemClick('fld_E000EB80.0');">
[0:31]<b style="margin: 20px;">IPRIOR60</b> (def=0x0)    //    RW,IPRIOR60
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EBA0"><details ontoggle="ElemCh('reg_E000EBA0');"><summary>0xE000EBA0<b style="margin: 20px;">R32_PFIC_IPRIOR61</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EBA0.0" onclick="ElemClick('fld_E000EBA0.0');">
[0:31]<b style="margin: 20px;">IPRIOR61</b> (def=0x0)    //    RW,IPRIOR61
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EBE0"><details ontoggle="ElemCh('reg_E000EBE0');"><summary>0xE000EBE0<b style="margin: 20px;">R32_PFIC_IPRIOR62</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EBE0.0" onclick="ElemClick('fld_E000EBE0.0');">
[0:31]<b style="margin: 20px;">IPRIOR62</b> (def=0x0)    //    RW,IPRIOR62
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EC00"><details ontoggle="ElemCh('reg_E000EC00');"><summary>0xE000EC00<b style="margin: 20px;">R32_PFIC_IPRIOR63</b>//   Interrupt Priority configuration Register</summary>
<ul>
<li class="content" name="fld_E000EC00.0" onclick="ElemClick('fld_E000EC00.0');">
[0:31]<b style="margin: 20px;">IPRIOR63</b> (def=0x0)    //    RW,IPRIOR63
</li>
</ul>
</details></li>
<li class="content" name="reg_E000ED10"><details ontoggle="ElemCh('reg_E000ED10');"><summary>0xE000ED10<b style="margin: 20px;">R32_PFIC_SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED10.1" onclick="ElemClick('fld_E000ED10.1');">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    RW,SLEEPONEXIT
</li>
<li class="content" name="fld_E000ED10.2" onclick="ElemClick('fld_E000ED10.2');">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    RW,SLEEPDEEP
</li>
<li class="content" name="fld_E000ED10.3" onclick="ElemClick('fld_E000ED10.3');">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    RW,WFITOWFE
</li>
<li class="content" name="fld_E000ED10.4" onclick="ElemClick('fld_E000ED10.4');">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    RW,SEVONPEND
</li>
<li class="content" name="fld_E000ED10.5" onclick="ElemClick('fld_E000ED10.5');">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    WO,SETEVENT
</li>
</ul>
</details></li>
<li class="content" name="reg_E000ED14"><details ontoggle="ElemCh('reg_E000ED14');"><summary>0xE000ED14<b style="margin: 20px;">R32_PFIC_VTCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED14.0" onclick="ElemClick('fld_E000ED14.0');">
[0]<b style="margin: 20px;">VTADDR</b> (def=0x0)    //    VTADDR
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_E000F000"><details ontoggle="ElemCh('per_E000F000');"><summary>0xE000F000<b style="margin: 20px;">Systick</b>// Systick register</summary>
<ul>
<li class="content" name="reg_E000F000"><details ontoggle="ElemCh('reg_E000F000');"><summary>0xE000F000<b style="margin: 20px;">R32_STK_CTLR</b>//   Systick counter control register</summary>
<ul>
<li class="content" name="fld_E000F000.0" onclick="ElemClick('fld_E000F000.0');">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    Systick counter enable
</li>
<li class="content" name="fld_E000F000.1" onclick="ElemClick('fld_E000F000.1');">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    Systick counter interrupt enable
</li>
<li class="content" name="fld_E000F000.2" onclick="ElemClick('fld_E000F000.2');">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System counter clock Source selection
</li>
<li class="content" name="fld_E000F000.8" onclick="ElemClick('fld_E000F000.8');">
[8]<b style="margin: 20px;">STRELOAD</b> (def=0x0)    //    System counter reload control
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F004"><details ontoggle="ElemCh('reg_E000F004');"><summary>0xE000F004<b style="margin: 20px;">R32_STK_CNTL</b>//   Systick counter low register</summary>
<ul>
<li class="content" name="fld_E000F004.0" onclick="ElemClick('fld_E000F004.0');">
[0:31]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    RW,CNTL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F008"><details ontoggle="ElemCh('reg_E000F008');"><summary>0xE000F008<b style="margin: 20px;">R32_STK_CNTH</b>//   Systick counter high register</summary>
<ul>
<li class="content" name="fld_E000F008.0" onclick="ElemClick('fld_E000F008.0');">
[0:31]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    RW,CNTH
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F00C"><details ontoggle="ElemCh('reg_E000F00C');"><summary>0xE000F00C<b style="margin: 20px;">R32_STK_CMPLR</b>//   Systick compare low register</summary>
<ul>
<li class="content" name="fld_E000F00C.0" onclick="ElemClick('fld_E000F00C.0');">
[0:31]<b style="margin: 20px;">CMPL</b> (def=0x0)    //    RW,CMPL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">R32_STK_CMPHR</b>//   Systick compare high register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CMPH</b> (def=0x0)    //    RW,CMPH
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F014"><details ontoggle="ElemCh('reg_E000F014');"><summary>0xE000F014<b style="margin: 20px;">R32_STK_CNTFG</b>//   Systick counter flag</summary>
<ul>
<li class="content" name="fld_E000F014.0" onclick="ElemClick('fld_E000F014.0');">
[0]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    RW0,System soft interrupt enable
</li>
<li class="content" name="fld_E000F014.1" onclick="ElemClick('fld_E000F014.1');">
[1]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    RW,Systick counter clear zero flag
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>
</div>

<div id="col-2">
<form style="position:fixed; top:0px; left:50%" onsubmit="event.preventDefault();">
  <input type="file" id="LoadFile" accept=".html" onchange="LoadFromFile();"/>
  <input id="url_open" placeholder="url" required="" value="">
  <button onclick="LoadHtml();">Load</button>
</form>
<H1>CMP</H1>
<ul>
</ul>

</div>


  </body>
</html>
