LIBRARY IEEE ;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY modulo_10 IS
		PORT( CLK: IN STD_LOGIC;
				P  : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
				);
END modulo_10;

ARCHITECTURE arch of modulo_10 is
signal X: STD_LOGIC_VECTOR( 3 DOWNTO 0);
begin

PROCESS (CLK)
BEGIN
IF (CLK'event and CLK = '0') THEN
	IF X = "1001" THEN X<= "0000";
		ELSE X <= X+1;
	END IF;
END IF;
 P <= X;
END PROCESS;
END arch;