

================================================================
== Vitis HLS Report for 'ByteXor_112'
================================================================
* Date:           Wed Dec  7 16:29:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       16|       16|         2|          -|          -|     8|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %b_offset"   --->   Operation 5 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_offset"   --->   Operation 6 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dst_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dst_offset"   --->   Operation 7 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln123 = store i4 0, i4 %idx" [clefia.c:123]   --->   Operation 8 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 9 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [clefia.c:124]   --->   Operation 10 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln123 = icmp_eq  i4 %idx_load, i4 8" [clefia.c:123]   --->   Operation 12 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln124 = add i4 %idx_load, i4 1" [clefia.c:124]   --->   Operation 13 'add' 'add_ln124' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 14 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i4 %idx_load" [clefia.c:124]   --->   Operation 15 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124_16 = zext i4 %idx_load" [clefia.c:124]   --->   Operation 16 'zext' 'zext_ln124_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln124_13 = add i5 %zext_ln124_16, i5 %b_offset_read" [clefia.c:124]   --->   Operation 17 'add' 'add_ln124_13' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124_17 = zext i5 %add_ln124_13" [clefia.c:124]   --->   Operation 18 'zext' 'zext_ln124_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln124_17" [clefia.c:124]   --->   Operation 19 'getelementptr' 'b_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln124_14 = add i4 %idx_load, i4 %a_offset_read" [clefia.c:124]   --->   Operation 20 'add' 'add_ln124_14' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124_18 = zext i4 %add_ln124_14" [clefia.c:124]   --->   Operation 21 'zext' 'zext_ln124_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln124_18" [clefia.c:124]   --->   Operation 22 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln124_15 = add i8 %zext_ln124, i8 %dst_offset_read" [clefia.c:124]   --->   Operation 23 'add' 'add_ln124_15' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%b_load_1 = load i5 %b_addr_1" [clefia.c:124]   --->   Operation 24 'load' 'b_load_1' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%b_load = load i5 %b_addr" [clefia.c:124]   --->   Operation 25 'load' 'b_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln123 = store i4 %add_ln124, i4 %idx" [clefia.c:123]   --->   Operation 26 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 27 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 28 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln124_19 = zext i8 %add_ln124_15" [clefia.c:124]   --->   Operation 29 'zext' 'zext_ln124_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln124_19" [clefia.c:124]   --->   Operation 30 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%b_load_1 = load i5 %b_addr_1" [clefia.c:124]   --->   Operation 31 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%b_load = load i5 %b_addr" [clefia.c:124]   --->   Operation 32 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %b_load, i8 %b_load_1" [clefia.c:124]   --->   Operation 33 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst_addr" [clefia.c:124]   --->   Operation 34 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 35 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111]
b_offset_read      (read             ) [ 0011]
a_offset_read      (read             ) [ 0011]
dst_offset_read    (read             ) [ 0011]
store_ln123        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
idx_load           (load             ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln123         (icmp             ) [ 0011]
add_ln124          (add              ) [ 0000]
br_ln123           (br               ) [ 0000]
zext_ln124         (zext             ) [ 0000]
zext_ln124_16      (zext             ) [ 0000]
add_ln124_13       (add              ) [ 0000]
zext_ln124_17      (zext             ) [ 0000]
b_addr             (getelementptr    ) [ 0001]
add_ln124_14       (add              ) [ 0000]
zext_ln124_18      (zext             ) [ 0000]
b_addr_1           (getelementptr    ) [ 0001]
add_ln124_15       (add              ) [ 0001]
store_ln123        (store            ) [ 0000]
ret_ln126          (ret              ) [ 0000]
specloopname_ln124 (specloopname     ) [ 0000]
zext_ln124_19      (zext             ) [ 0000]
dst_addr           (getelementptr    ) [ 0000]
b_load_1           (load             ) [ 0000]
b_load             (load             ) [ 0000]
xor_ln124          (xor              ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="idx_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="b_offset_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="5" slack="0"/>
<pin id="40" dir="0" index="1" bw="5" slack="0"/>
<pin id="41" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_offset_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="dst_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="b_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
<pin id="78" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/2 b_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="dst_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln124_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln123_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="idx_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln123_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln124_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln124_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln124_16_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_16/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln124_13_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="1"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_13/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln124_17_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_17/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln124_14_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="1"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_14/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln124_18_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_18/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln124_15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_15/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln123_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="1"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln124_19_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_19/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln124_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="idx_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="170" class="1005" name="b_offset_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="a_offset_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="dst_offset_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="b_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="193" class="1005" name="b_addr_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="add_ln124_15_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="63" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="56" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="136"><net_src comp="99" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="146"><net_src comp="114" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="160"><net_src comp="70" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="70" pin="7"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="166"><net_src comp="34" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="173"><net_src comp="38" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="178"><net_src comp="44" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="183"><net_src comp="50" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="191"><net_src comp="56" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="196"><net_src comp="63" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="201"><net_src comp="142" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: ByteXor.112 : dst_offset | {1 }
	Port: ByteXor.112 : b | {2 3 }
	Port: ByteXor.112 : a_offset | {1 }
	Port: ByteXor.112 : b_offset | {1 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln123 : 1
		add_ln124 : 1
		br_ln123 : 2
		zext_ln124 : 1
		zext_ln124_16 : 1
		add_ln124_13 : 2
		zext_ln124_17 : 3
		b_addr : 4
		add_ln124_14 : 1
		zext_ln124_18 : 2
		b_addr_1 : 3
		add_ln124_15 : 2
		b_load_1 : 4
		b_load : 5
		store_ln123 : 2
	State 3
		dst_addr : 1
		xor_ln124 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln124_fu_108      |    0    |    13   |
|    add   |     add_ln124_13_fu_122    |    0    |    13   |
|          |     add_ln124_14_fu_132    |    0    |    13   |
|          |     add_ln124_15_fu_142    |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln123_fu_102     |    0    |    9    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln124_fu_156      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  b_offset_read_read_fu_38  |    0    |    0    |
|   read   |  a_offset_read_read_fu_44  |    0    |    0    |
|          | dst_offset_read_read_fu_50 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln124_fu_114     |    0    |    0    |
|          |    zext_ln124_16_fu_118    |    0    |    0    |
|   zext   |    zext_ln124_17_fu_127    |    0    |    0    |
|          |    zext_ln124_18_fu_137    |    0    |    0    |
|          |    zext_ln124_19_fu_152    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    71   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| a_offset_read_reg_175 |    4   |
|  add_ln124_15_reg_198 |    8   |
|    b_addr_1_reg_193   |    5   |
|     b_addr_reg_188    |    5   |
| b_offset_read_reg_170 |    5   |
|dst_offset_read_reg_180|    8   |
|      idx_reg_163      |    4   |
+-----------------------+--------+
|         Total         |   39   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_70 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   39   |   89   |
+-----------+--------+--------+--------+
