# ECEN 520 Repository and Wiki


Welcome to the ECEn 520 repository. 
This repository will supplement Learning Suite by providing lecture slides, lecture notes, and [assignment descriptions](./assignments/Readme.md).

## Lecture Schedule 


| Date | Lecture |
| --- | --- |
| **Week 1** | |
| 9/4/2024 | [Class Overview](./lectures/class_overview.md) |
| 9/6/2024 | [SystemVerilog Review](./lectures/system_verilog_overview.md) |
| **Week 2** | |
| 9/9/2024 | [SystemVerilog Sequential Logic Design](./system_verilog_sequential.md) |
| 9/11/2024 | [FSM Design](./fsm_design.md) |
| 9/13/2024 | [FSM Glitches](./glitches.md) |
| **Week 3** | |
| 9/16/2024 | [RTL Design using ASM Diagrams](./rtl_asmd.md) |
| 9/18/2024 | [SystemVerilog testbenches](./testbenches.md) |
| 9/20/2024 | [Functions, Tasks, and Threads](./functions_tasks.md) |
| **Week 4** | |
| 9/23/2024 | [SystemVerilog Types](./systemverilog_types.md) |
| 9/25/2024 | [Synthesis Tools, Options, and Logs]() |
| 9/27/2024 | No Class |
| **Week 5** |  |
| 9/30/2024 | [Memories]() |
| 10/2/2024 | [SPI Controller](./spi.md)  |
| 10/4/2024 | **Exam #1** |
| **Week 6** | |
| 10/7/2024 |  |
| 10/9/2024 | [Timing overview and review]() |
| 10/11/2024 | [Clock jitter, duty cycle, clock skew]() |
| **Week 7** | |
| 10/14/2024 | [Clock Skew Analylsis]() |
| 10/16/2024 | [Xilinx Clock Skew Timing reports]() |
| 10/18/2024 | [Pipelining and Retiming]() |
| **Week 8** | |
| 10/21/2024 | [Reset timing and strategies]() |
| 10/23/2024 | [Poor Sequential Design Practice]() |
| 10/25/2024 | [Metastability & Syncrhonizer design]() |
| **Week 9** | |
| 10/28/2024 | [Clock domain crossing]() |
| 10/30/2024 | [Handshaking]() |
| 11/1/2024 | [Data transfer across clock domains]() |
| **Week 10** | |
| 11/4/2024 | [MMCMs and FPGA clocks]() |
| 11/6/2024 | []() |
| 11/8/2024 | []() |
