strict digraph "" {
	node [label="\N"];
	"1056:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb678d10>",
		fillcolor=lightcyan,
		label="1056:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1056:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb678d90>",
		fillcolor=cadetblue,
		label="1056:BS
MuxedCtrlData[7:0] = MAC[47:40];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb678d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1056:CA" -> "1056:BS"	 [cond="[]",
		lineno=None];
	"1064:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb679110>",
		fillcolor=lightcyan,
		label="1064:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1064:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679190>",
		fillcolor=cadetblue,
		label="1064:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679190>]",
		style=filled,
		typ=BlockingSubstitution];
	"1064:CA" -> "1064:BS"	 [cond="[]",
		lineno=None];
	"1045:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb6793d0>",
		fillcolor=turquoise,
		label="1045:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1046:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f37fb679410>",
		fillcolor=linen,
		label="1046:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1045:BL" -> "1046:CS"	 [cond="[]",
		lineno=None];
	"1060:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67c690>",
		fillcolor=cadetblue,
		label="1060:BS
MuxedCtrlData[7:0] = MAC[15:8];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67c690>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_1044:AL"	 [def_var="['MuxedCtrlData']",
		label="Leaf_1044:AL"];
	"1060:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1066:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685750>",
		fillcolor=cadetblue,
		label="1066:BS
MuxedCtrlData[7:0] = TxPauseTV[15:8];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685750>]",
		style=filled,
		typ=BlockingSubstitution];
	"1066:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1047:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb679550>",
		fillcolor=springgreen,
		label="1047:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1050:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679590>",
		fillcolor=cadetblue,
		label="1050:BS
MuxedCtrlData[7:0] = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679590>]",
		style=filled,
		typ=BlockingSubstitution];
	"1047:IF" -> "1050:BS"	 [cond="['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']",
		label="!((~DlyCrcEn | DlyCrcEn & &DlyCrcCnt[1:0]))",
		lineno=1047];
	"1048:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679750>",
		fillcolor=cadetblue,
		label="1048:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679750>]",
		style=filled,
		typ=BlockingSubstitution];
	"1047:IF" -> "1048:BS"	 [cond="['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']",
		label="(~DlyCrcEn | DlyCrcEn & &DlyCrcCnt[1:0])",
		lineno=1047];
	"1065:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685450>",
		fillcolor=cadetblue,
		label="1065:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685450>]",
		style=filled,
		typ=BlockingSubstitution];
	"1065:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1053:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a250>",
		fillcolor=cadetblue,
		label="1053:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a250>]",
		style=filled,
		typ=BlockingSubstitution];
	"1053:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1059:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67c250>",
		fillcolor=lightcyan,
		label="1059:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1059:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67c2d0>",
		fillcolor=cadetblue,
		label="1059:BS
MuxedCtrlData[7:0] = MAC[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67c2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1059:CA" -> "1059:BS"	 [cond="[]",
		lineno=None];
	"1052:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679f50>",
		fillcolor=cadetblue,
		label="1052:BS
MuxedCtrlData[7:0] = 8'hC2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1052:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1055:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67a790>",
		fillcolor=lightcyan,
		label="1055:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1055:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a810>",
		fillcolor=cadetblue,
		label="1055:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a810>]",
		style=filled,
		typ=BlockingSubstitution];
	"1055:CA" -> "1055:BS"	 [cond="[]",
		lineno=None];
	"1047:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb6794d0>",
		fillcolor=lightcyan,
		label="1047:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1047:CA" -> "1047:IF"	 [cond="[]",
		lineno=None];
	"1044:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb68e190>",
		clk_sens=False,
		fillcolor=gold,
		label="1044:AL",
		sens="['ByteCnt', 'DlyCrcEn', 'MAC', 'TxPauseTV', 'DlyCrcCnt']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['DlyCrcEn', 'TxPauseTV', 'MAC', 'DlyCrcCnt', 'ByteCnt']"];
	"1044:AL" -> "1045:BL"	 [cond="[]",
		lineno=None];
	"1057:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ab10>",
		fillcolor=cadetblue,
		label="1057:BS
MuxedCtrlData[7:0] = MAC[39:32];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ab10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1057:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1061:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67c9d0>",
		fillcolor=lightcyan,
		label="1061:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1061:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ca50>",
		fillcolor=cadetblue,
		label="1061:BS
MuxedCtrlData[7:0] = MAC[7:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ca50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1061:CA" -> "1061:BS"	 [cond="[]",
		lineno=None];
	"1052:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb679ed0>",
		fillcolor=lightcyan,
		label="1052:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1052:CA" -> "1052:BS"	 [cond="[]",
		lineno=None];
	"1054:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a510>",
		fillcolor=cadetblue,
		label="1054:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67a510>]",
		style=filled,
		typ=BlockingSubstitution];
	"1054:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1068:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb685e50>",
		fillcolor=lightcyan,
		label="1068:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1068:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685e90>",
		fillcolor=cadetblue,
		label="1068:BS
MuxedCtrlData[7:0] = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685e90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1068:CA" -> "1068:BS"	 [cond="[]",
		lineno=None];
	"1062:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67cd90>",
		fillcolor=lightcyan,
		label="1062:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1062:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ce10>",
		fillcolor=cadetblue,
		label="1062:BS
MuxedCtrlData[7:0] = 8'h88;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67ce10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1062:CA" -> "1062:BS"	 [cond="[]",
		lineno=None];
	"1058:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67aed0>",
		fillcolor=cadetblue,
		label="1058:BS
MuxedCtrlData[7:0] = MAC[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb67aed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1058:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1067:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685b10>",
		fillcolor=cadetblue,
		label="1067:BS
MuxedCtrlData[7:0] = TxPauseTV[7:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1067:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1063:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb6850d0>",
		fillcolor=lightcyan,
		label="1063:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1063:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685150>",
		fillcolor=cadetblue,
		label="1063:BS
MuxedCtrlData[7:0] = 8'h08;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb685150>]",
		style=filled,
		typ=BlockingSubstitution];
	"1063:CA" -> "1063:BS"	 [cond="[]",
		lineno=None];
	"1054:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67a490>",
		fillcolor=lightcyan,
		label="1054:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1054:CA" -> "1054:BS"	 [cond="[]",
		lineno=None];
	"1065:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb6853d0>",
		fillcolor=lightcyan,
		label="1065:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1065:CA" -> "1065:BS"	 [cond="[]",
		lineno=None];
	"1059:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1046:CS" -> "1056:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1064:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1059:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1055:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1047:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1061:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1052:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1068:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1062:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1063:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1054:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1046:CS" -> "1065:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1066:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb6856d0>",
		fillcolor=lightcyan,
		label="1066:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1066:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1053:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67a1d0>",
		fillcolor=lightcyan,
		label="1053:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1053:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1060:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67c610>",
		fillcolor=lightcyan,
		label="1060:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1060:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1057:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67aa90>",
		fillcolor=lightcyan,
		label="1057:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1057:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1067:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb685a90>",
		fillcolor=lightcyan,
		label="1067:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1067:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1058:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb67ae50>",
		fillcolor=lightcyan,
		label="1058:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1058:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1051:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb679c10>",
		fillcolor=lightcyan,
		label="1051:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1046:CS" -> "1051:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=1046];
	"1055:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1066:CA" -> "1066:BS"	 [cond="[]",
		lineno=None];
	"1051:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679c90>",
		fillcolor=cadetblue,
		label="1051:BS
MuxedCtrlData[7:0] = 8'h80;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb679c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1051:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1056:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1064:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1053:CA" -> "1053:BS"	 [cond="[]",
		lineno=None];
	"1060:CA" -> "1060:BS"	 [cond="[]",
		lineno=None];
	"1062:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1063:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1068:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1057:CA" -> "1057:BS"	 [cond="[]",
		lineno=None];
	"1067:CA" -> "1067:BS"	 [cond="[]",
		lineno=None];
	"1058:CA" -> "1058:BS"	 [cond="[]",
		lineno=None];
	"1051:CA" -> "1051:BS"	 [cond="[]",
		lineno=None];
	"1050:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1061:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
	"1048:BS" -> "Leaf_1044:AL"	 [cond="[]",
		lineno=None];
}
