#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa2a9109760 .scope module, "powerTop" "powerTop" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "ledz";
o0x10d409ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa2a912aae0_0 .net "clk", 0 0, o0x10d409ac8;  0 drivers
v0x7fa2a912ab70_0 .net "dataadr", 31 0, v0x7fa2a911f8f0_0;  1 drivers
v0x7fa2a912ac00_0 .var "ledz", 7 0;
v0x7fa2a912ac90_0 .net "memwrite", 0 0, L_0x7fa2a912b290;  1 drivers
o0x10d408f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa2a912ad20_0 .net "reset", 0 0, o0x10d408f88;  0 drivers
v0x7fa2a912ae30_0 .net "slowClock", 0 0, v0x7fa2a912a930_0;  1 drivers
v0x7fa2a912aec0_0 .net "writedata", 31 0, L_0x7fa2a6d1f0a0;  1 drivers
E_0x7fa2a910d1e0 .event edge, v0x7fa2a911c130_0, v0x7fa2a911be40_0, v0x7fa2a911c080_0;
S_0x7fa2a910bf00 .scope module, "inst" "m_main" 2 22, 2 74 0, S_0x7fa2a9109760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fa2a912a170_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a912a200_0 .net "dataadr", 31 0, v0x7fa2a911f8f0_0;  alias, 1 drivers
v0x7fa2a912a290_0 .net "instr", 31 0, L_0x7fa2a6d1e790;  1 drivers
v0x7fa2a912a320_0 .net "memwrite", 0 0, L_0x7fa2a912b290;  alias, 1 drivers
v0x7fa2a912a430_0 .net "pc", 31 0, v0x7fa2a9125790_0;  1 drivers
v0x7fa2a912a540_0 .net "readdata", 31 0, L_0x7fa2a6d21b40;  1 drivers
v0x7fa2a912a650_0 .net "reset", 0 0, o0x10d408f88;  alias, 0 drivers
v0x7fa2a912a6e0_0 .net "writedata", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
L_0x7fa2a6d12970 .part v0x7fa2a9125790_0, 2, 6;
S_0x7fa2a9105a10 .scope module, "dmem" "dynamic_memory" 2 88, 2 223 0, S_0x7fa2a910bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fa2a6d21b40 .functor BUFZ 32, L_0x7fa2a6d12a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa2a9105120 .array "RAM", 0 63, 31 0;
v0x7fa2a9104690_0 .net *"_ivl_0", 31 0, L_0x7fa2a6d12a10;  1 drivers
v0x7fa2a911bd80_0 .net *"_ivl_3", 29 0, L_0x7fa2a6d12ab0;  1 drivers
v0x7fa2a911be40_0 .net "a", 31 0, v0x7fa2a911f8f0_0;  alias, 1 drivers
v0x7fa2a911bef0_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a911bfd0_0 .net "rd", 31 0, L_0x7fa2a6d21b40;  alias, 1 drivers
v0x7fa2a911c080_0 .net "wd", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
v0x7fa2a911c130_0 .net "we", 0 0, L_0x7fa2a912b290;  alias, 1 drivers
E_0x7fa2a9102830 .event posedge, v0x7fa2a911bef0_0;
L_0x7fa2a6d12a10 .array/port v0x7fa2a9105120, L_0x7fa2a6d12ab0;
L_0x7fa2a6d12ab0 .part v0x7fa2a911f8f0_0, 2, 30;
S_0x7fa2a911c250 .scope module, "imem" "instruction_memory" 2 87, 2 184 0, S_0x7fa2a910bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fa2a6d1e790 .functor BUFZ 32, L_0x7fa2a6d280b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa2a911c410 .array "RAM", 0 63, 31 0;
v0x7fa2a911c4b0_0 .net *"_ivl_0", 31 0, L_0x7fa2a6d280b0;  1 drivers
v0x7fa2a911c560_0 .net *"_ivl_2", 7 0, L_0x7fa2a6d28150;  1 drivers
L_0x10d438440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa2a911c620_0 .net *"_ivl_5", 1 0, L_0x10d438440;  1 drivers
v0x7fa2a911c6d0_0 .net "a", 5 0, L_0x7fa2a6d12970;  1 drivers
v0x7fa2a911c7c0_0 .net "rd", 31 0, L_0x7fa2a6d1e790;  alias, 1 drivers
L_0x7fa2a6d280b0 .array/port v0x7fa2a911c410, L_0x7fa2a6d28150;
L_0x7fa2a6d28150 .concat [ 6 2 0 0], L_0x7fa2a6d12970, L_0x10d438440;
S_0x7fa2a911c8a0 .scope module, "mips" "mips_dp_cu" 2 86, 2 103 0, S_0x7fa2a910bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fa2a9128fc0_0 .net "alucontrol", 2 0, v0x7fa2a911d190_0;  1 drivers
v0x7fa2a911f2c0_0 .net "aluout", 31 0, v0x7fa2a911f8f0_0;  alias, 1 drivers
v0x7fa2a9129150_0 .net "alusrc", 0 0, L_0x7fa2a912b090;  1 drivers
v0x7fa2a9129260_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a9129370_0 .net "instr", 31 0, L_0x7fa2a6d1e790;  alias, 1 drivers
v0x7fa2a9129400_0 .net "jump", 0 0, L_0x7fa2a912b4a0;  1 drivers
v0x7fa2a9129510_0 .net "memtoreg", 0 0, L_0x7fa2a912b360;  1 drivers
v0x7fa2a9129620_0 .net "memwrite", 0 0, L_0x7fa2a912b290;  alias, 1 drivers
v0x7fa2a91296b0_0 .net "pc", 31 0, v0x7fa2a9125790_0;  alias, 1 drivers
v0x7fa2a91297c0_0 .net "pcsrc", 0 0, L_0x7fa2a912b980;  1 drivers
v0x7fa2a9129850_0 .net "readdata", 31 0, L_0x7fa2a6d21b40;  alias, 1 drivers
v0x7fa2a91298e0_0 .net "regdst", 0 0, L_0x7fa2a912aff0;  1 drivers
v0x7fa2a91299f0_0 .net "regwrite", 0 0, L_0x7fa2a912af50;  1 drivers
v0x7fa2a9129b00_0 .net "reset", 0 0, o0x10d408f88;  alias, 0 drivers
v0x7fa2a9129b90_0 .net "sig_jal", 0 0, L_0x7fa2a912b870;  1 drivers
v0x7fa2a9129c20_0 .net "sig_jr", 0 0, L_0x7fa2a912b730;  1 drivers
v0x7fa2a9129d30_0 .net "sig_lui", 0 0, L_0x7fa2a912b7d0;  1 drivers
v0x7fa2a9129ec0_0 .net "sig_ori", 0 0, L_0x7fa2a912b640;  1 drivers
v0x7fa2a9129fd0_0 .net "writedata", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
v0x7fa2a912a0e0_0 .net "zero", 0 0, v0x7fa2a911fa90_0;  1 drivers
L_0x7fa2a912baf0 .part L_0x7fa2a6d1e790, 26, 6;
L_0x7fa2a912bc10 .part L_0x7fa2a6d1e790, 0, 6;
S_0x7fa2a911cb60 .scope module, "CU" "control_unit" 2 127, 2 249 0, S_0x7fa2a911c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "sig_ori";
    .port_info 11 /OUTPUT 1 "sig_jr";
    .port_info 12 /OUTPUT 1 "sig_lui";
    .port_info 13 /OUTPUT 1 "sig_jal";
    .port_info 14 /OUTPUT 3 "alucontrol";
L_0x7fa2a912b980 .functor AND 1, L_0x7fa2a912b130, v0x7fa2a911fa90_0, C4<1>, C4<1>;
v0x7fa2a911e3e0_0 .net "alucontrol", 2 0, v0x7fa2a911d190_0;  alias, 1 drivers
v0x7fa2a911e4b0_0 .net "aluop", 1 0, L_0x7fa2a912b400;  1 drivers
v0x7fa2a911e540_0 .net "alusrc", 0 0, L_0x7fa2a912b090;  alias, 1 drivers
v0x7fa2a911e5d0_0 .net "branch", 0 0, L_0x7fa2a912b130;  1 drivers
v0x7fa2a911e680_0 .net "funct", 5 0, L_0x7fa2a912bc10;  1 drivers
v0x7fa2a911e790_0 .net "jump", 0 0, L_0x7fa2a912b4a0;  alias, 1 drivers
v0x7fa2a911e820_0 .net "memtoreg", 0 0, L_0x7fa2a912b360;  alias, 1 drivers
v0x7fa2a911e8b0_0 .net "memwrite", 0 0, L_0x7fa2a912b290;  alias, 1 drivers
v0x7fa2a911e980_0 .net "op", 5 0, L_0x7fa2a912baf0;  1 drivers
v0x7fa2a911ea90_0 .net "pcsrc", 0 0, L_0x7fa2a912b980;  alias, 1 drivers
v0x7fa2a911eb20_0 .net "regdst", 0 0, L_0x7fa2a912aff0;  alias, 1 drivers
v0x7fa2a911ebb0_0 .net "regwrite", 0 0, L_0x7fa2a912af50;  alias, 1 drivers
v0x7fa2a911ec40_0 .net "sig_jal", 0 0, L_0x7fa2a912b870;  alias, 1 drivers
v0x7fa2a911ecf0_0 .net "sig_jr", 0 0, L_0x7fa2a912b730;  alias, 1 drivers
v0x7fa2a911ed80_0 .net "sig_lui", 0 0, L_0x7fa2a912b7d0;  alias, 1 drivers
v0x7fa2a911ee30_0 .net "sig_ori", 0 0, L_0x7fa2a912b640;  alias, 1 drivers
v0x7fa2a911eee0_0 .net "zero", 0 0, v0x7fa2a911fa90_0;  alias, 1 drivers
S_0x7fa2a911cf10 .scope module, "AD" "aludec" 2 287, 2 354 0, S_0x7fa2a911cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fa2a911d190_0 .var "alucontrol", 2 0;
v0x7fa2a911d250_0 .net "aluop", 1 0, L_0x7fa2a912b400;  alias, 1 drivers
v0x7fa2a911d300_0 .net "funct", 5 0, L_0x7fa2a912bc10;  alias, 1 drivers
E_0x7fa2a911d140 .event edge, v0x7fa2a911d250_0, v0x7fa2a911d300_0;
S_0x7fa2a911d410 .scope module, "MD" "maindec" 2 270, 2 301 0, S_0x7fa2a911cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "sig_ori";
    .port_info 10 /OUTPUT 1 "sig_jr";
    .port_info 11 /OUTPUT 1 "sig_lui";
    .port_info 12 /OUTPUT 1 "sig_jal";
    .port_info 13 /OUTPUT 2 "aluop";
v0x7fa2a911d7d0_0 .net *"_ivl_14", 12 0, v0x7fa2a911da80_0;  1 drivers
v0x7fa2a911d880_0 .net "aluop", 1 0, L_0x7fa2a912b400;  alias, 1 drivers
v0x7fa2a911d940_0 .net "alusrc", 0 0, L_0x7fa2a912b090;  alias, 1 drivers
v0x7fa2a911d9f0_0 .net "branch", 0 0, L_0x7fa2a912b130;  alias, 1 drivers
v0x7fa2a911da80_0 .var "controls", 12 0;
v0x7fa2a911db70_0 .net "funct", 5 0, L_0x7fa2a912bc10;  alias, 1 drivers
v0x7fa2a911dc10_0 .net "jump", 0 0, L_0x7fa2a912b4a0;  alias, 1 drivers
v0x7fa2a911dca0_0 .net "memtoreg", 0 0, L_0x7fa2a912b360;  alias, 1 drivers
v0x7fa2a911dd40_0 .net "memwrite", 0 0, L_0x7fa2a912b290;  alias, 1 drivers
v0x7fa2a911de70_0 .net "op", 5 0, L_0x7fa2a912baf0;  alias, 1 drivers
v0x7fa2a911df00_0 .net "regdst", 0 0, L_0x7fa2a912aff0;  alias, 1 drivers
v0x7fa2a911df90_0 .net "regwrite", 0 0, L_0x7fa2a912af50;  alias, 1 drivers
v0x7fa2a911e020_0 .net "sig_jal", 0 0, L_0x7fa2a912b870;  alias, 1 drivers
v0x7fa2a911e0b0_0 .net "sig_jr", 0 0, L_0x7fa2a912b730;  alias, 1 drivers
v0x7fa2a911e150_0 .net "sig_lui", 0 0, L_0x7fa2a912b7d0;  alias, 1 drivers
v0x7fa2a911e1f0_0 .net "sig_ori", 0 0, L_0x7fa2a912b640;  alias, 1 drivers
E_0x7fa2a911d7a0 .event edge, v0x7fa2a911de70_0, v0x7fa2a911d300_0;
L_0x7fa2a912af50 .part v0x7fa2a911da80_0, 12, 1;
L_0x7fa2a912aff0 .part v0x7fa2a911da80_0, 11, 1;
L_0x7fa2a912b090 .part v0x7fa2a911da80_0, 10, 1;
L_0x7fa2a912b130 .part v0x7fa2a911da80_0, 9, 1;
L_0x7fa2a912b290 .part v0x7fa2a911da80_0, 8, 1;
L_0x7fa2a912b360 .part v0x7fa2a911da80_0, 7, 1;
L_0x7fa2a912b400 .part v0x7fa2a911da80_0, 5, 2;
L_0x7fa2a912b4a0 .part v0x7fa2a911da80_0, 4, 1;
L_0x7fa2a912b640 .part v0x7fa2a911da80_0, 3, 1;
L_0x7fa2a912b730 .part v0x7fa2a911da80_0, 2, 1;
L_0x7fa2a912b7d0 .part v0x7fa2a911da80_0, 1, 1;
L_0x7fa2a912b870 .part v0x7fa2a911da80_0, 0, 1;
S_0x7fa2a911f0f0 .scope module, "DP" "data_path" 2 145, 2 392 0, S_0x7fa2a911c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "sig_ori";
    .port_info 9 /INPUT 1 "sig_jr";
    .port_info 10 /INPUT 1 "sig_lui";
    .port_info 11 /INPUT 1 "sig_jal";
    .port_info 12 /INPUT 3 "alucontrol";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "pc";
    .port_info 15 /INPUT 32 "instr";
    .port_info 16 /OUTPUT 32 "aluout";
    .port_info 17 /OUTPUT 32 "writedata";
    .port_info 18 /INPUT 32 "readdata";
v0x7fa2a9127150_0 .net *"_ivl_3", 3 0, L_0x7fa2a9005850;  1 drivers
v0x7fa2a9127210_0 .net *"_ivl_5", 25 0, L_0x7fa2a90058f0;  1 drivers
L_0x10d4380e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91272b0_0 .net/2u *"_ivl_6", 1 0, L_0x10d4380e0;  1 drivers
v0x7fa2a9127360_0 .net "alucontrol", 2 0, v0x7fa2a911d190_0;  alias, 1 drivers
v0x7fa2a9127400_0 .net "aluout", 31 0, v0x7fa2a911f8f0_0;  alias, 1 drivers
v0x7fa2a91274e0_0 .net "alusrc", 0 0, L_0x7fa2a912b090;  alias, 1 drivers
v0x7fa2a9127570_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a9127600_0 .net "extend_mux_out", 31 0, L_0x7fa2a6d24a20;  1 drivers
v0x7fa2a91276e0_0 .net "from_lui_mux", 31 0, L_0x7fa2a6d1eda0;  1 drivers
v0x7fa2a91277f0_0 .net "from_wrmux", 4 0, L_0x7fa2a6d1f8c0;  1 drivers
v0x7fa2a91278c0_0 .net "instr", 31 0, L_0x7fa2a6d1e790;  alias, 1 drivers
v0x7fa2a9127950_0 .net "jr_mux_out", 31 0, L_0x7fa2a9003550;  1 drivers
v0x7fa2a9127a20_0 .net "jump", 0 0, L_0x7fa2a912b4a0;  alias, 1 drivers
v0x7fa2a9127ab0_0 .net "memtoreg", 0 0, L_0x7fa2a912b360;  alias, 1 drivers
v0x7fa2a9127b40_0 .net "pc", 31 0, v0x7fa2a9125790_0;  alias, 1 drivers
v0x7fa2a9127c10_0 .net "pcbranch", 31 0, L_0x7fa2a9003390;  1 drivers
v0x7fa2a9127ce0_0 .net "pcnext", 31 0, L_0x7fa2a9005730;  1 drivers
v0x7fa2a9127eb0_0 .net "pcnextbr", 31 0, L_0x7fa2a9003430;  1 drivers
v0x7fa2a9127f40_0 .net "pcplus4", 31 0, L_0x7fa2a912bcb0;  1 drivers
v0x7fa2a9128050_0 .net "pcsrc", 0 0, L_0x7fa2a912b980;  alias, 1 drivers
v0x7fa2a91280e0_0 .net "readdata", 31 0, L_0x7fa2a6d21b40;  alias, 1 drivers
v0x7fa2a9128170_0 .net "regdst", 0 0, L_0x7fa2a912aff0;  alias, 1 drivers
v0x7fa2a9128200_0 .net "regwrite", 0 0, L_0x7fa2a912af50;  alias, 1 drivers
v0x7fa2a9128290_0 .net "reset", 0 0, o0x10d408f88;  alias, 0 drivers
v0x7fa2a9128320_0 .net "result", 31 0, L_0x7fa2a6d273f0;  1 drivers
v0x7fa2a91283f0_0 .net "sig_jal", 0 0, L_0x7fa2a912b870;  alias, 1 drivers
v0x7fa2a9128500_0 .net "sig_jr", 0 0, L_0x7fa2a912b730;  alias, 1 drivers
v0x7fa2a9128590_0 .net "sig_lui", 0 0, L_0x7fa2a912b7d0;  alias, 1 drivers
v0x7fa2a9128620_0 .net "sig_ori", 0 0, L_0x7fa2a912b640;  alias, 1 drivers
v0x7fa2a91286b0_0 .net "signimm", 31 0, L_0x7fa2a6d061f0;  1 drivers
v0x7fa2a9128740_0 .net "signimmsh", 31 0, L_0x7fa2a9008530;  1 drivers
v0x7fa2a91287d0_0 .net "srca", 31 0, L_0x7fa2a6d1ec50;  1 drivers
v0x7fa2a9128860_0 .net "srcb", 31 0, L_0x7fa2a6d20a80;  1 drivers
v0x7fa2a9127db0_0 .net "write_to_rf", 31 0, L_0x7fa2a6d1ee40;  1 drivers
v0x7fa2a9128b30_0 .net "writedata", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
v0x7fa2a9128bc0_0 .net "writereg", 4 0, L_0x7fa2a6d1fde0;  1 drivers
v0x7fa2a9128c90_0 .net "zero", 0 0, v0x7fa2a911fa90_0;  alias, 1 drivers
v0x7fa2a9128d60_0 .net "zeroXimm", 31 0, L_0x7fa2a6d27e00;  1 drivers
v0x7fa2a9128e30_0 .net "zero_full", 31 0, L_0x7fa2a6d22e10;  1 drivers
L_0x7fa2a9005850 .part L_0x7fa2a912bcb0, 28, 4;
L_0x7fa2a90058f0 .part L_0x7fa2a6d1e790, 0, 26;
L_0x7fa2a9000e40 .concat [ 2 26 4 0], L_0x10d4380e0, L_0x7fa2a90058f0, L_0x7fa2a9005850;
L_0x7fa2a6d27820 .part L_0x7fa2a6d1e790, 21, 5;
L_0x7fa2a6d21f80 .part L_0x7fa2a6d1e790, 16, 5;
L_0x7fa2a6d21aa0 .part L_0x7fa2a6d1e790, 16, 5;
L_0x7fa2a6d1e6f0 .part L_0x7fa2a6d1e790, 11, 5;
L_0x7fa2a6d27d00 .part L_0x7fa2a6d1e790, 0, 16;
L_0x7fa2a6d27ea0 .part L_0x7fa2a6d1e790, 0, 16;
L_0x7fa2a6d209e0 .part L_0x7fa2a6d1e790, 0, 16;
S_0x7fa2a911f530 .scope module, "ALU" "alu" 2 455, 2 593 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fa2a911f780_0 .net "a", 31 0, L_0x7fa2a6d1ec50;  alias, 1 drivers
v0x7fa2a911f840_0 .net "b", 31 0, L_0x7fa2a6d20a80;  alias, 1 drivers
v0x7fa2a911f8f0_0 .var "out", 31 0;
v0x7fa2a911f9c0_0 .net "sel", 2 0, v0x7fa2a911d190_0;  alias, 1 drivers
v0x7fa2a911fa90_0 .var "zero", 0 0;
E_0x7fa2a911f720 .event edge, v0x7fa2a911d190_0, v0x7fa2a911f780_0, v0x7fa2a911f840_0, v0x7fa2a911be40_0;
S_0x7fa2a911fbb0 .scope module, "RF" "register_file" 2 442, 2 545 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fa2a911fe80_0 .net *"_ivl_0", 31 0, L_0x7fa2a9000ee0;  1 drivers
v0x7fa2a911ff10_0 .net *"_ivl_10", 6 0, L_0x7fa2a6d051b0;  1 drivers
L_0x10d4381b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa2a911ffb0_0 .net *"_ivl_13", 1 0, L_0x10d4381b8;  1 drivers
L_0x10d438200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9120070_0 .net/2u *"_ivl_14", 31 0, L_0x10d438200;  1 drivers
v0x7fa2a9120120_0 .net *"_ivl_18", 31 0, L_0x7fa2a6d1f1d0;  1 drivers
L_0x10d438248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9120210_0 .net *"_ivl_21", 26 0, L_0x10d438248;  1 drivers
L_0x10d438290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91202c0_0 .net/2u *"_ivl_22", 31 0, L_0x10d438290;  1 drivers
v0x7fa2a9120370_0 .net *"_ivl_24", 0 0, L_0x7fa2a6d26f60;  1 drivers
v0x7fa2a9120410_0 .net *"_ivl_26", 31 0, L_0x7fa2a6d14960;  1 drivers
v0x7fa2a9120520_0 .net *"_ivl_28", 6 0, L_0x7fa2a6d11390;  1 drivers
L_0x10d438128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91205d0_0 .net *"_ivl_3", 26 0, L_0x10d438128;  1 drivers
L_0x10d4382d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9120680_0 .net *"_ivl_31", 1 0, L_0x10d4382d8;  1 drivers
L_0x10d438320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9120730_0 .net/2u *"_ivl_32", 31 0, L_0x10d438320;  1 drivers
L_0x10d438170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91207e0_0 .net/2u *"_ivl_4", 31 0, L_0x10d438170;  1 drivers
v0x7fa2a9120890_0 .net *"_ivl_6", 0 0, L_0x7fa2a9000f80;  1 drivers
v0x7fa2a9120930_0 .net *"_ivl_8", 31 0, L_0x7fa2a6d077f0;  1 drivers
v0x7fa2a91209e0_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a9120b70_0 .net "ra1", 4 0, L_0x7fa2a6d27820;  1 drivers
v0x7fa2a9120c00_0 .net "ra2", 4 0, L_0x7fa2a6d21f80;  1 drivers
v0x7fa2a9120c90_0 .net "rd1", 31 0, L_0x7fa2a6d1ec50;  alias, 1 drivers
v0x7fa2a9120d20_0 .net "rd2", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
v0x7fa2a9120db0 .array "rf", 0 31, 31 0;
v0x7fa2a9120e40_0 .net "wa3", 4 0, L_0x7fa2a6d1fde0;  alias, 1 drivers
v0x7fa2a9120ed0_0 .net "wd3", 31 0, L_0x7fa2a6d1ee40;  alias, 1 drivers
v0x7fa2a9120f80_0 .net "we3", 0 0, L_0x7fa2a912af50;  alias, 1 drivers
L_0x7fa2a9000ee0 .concat [ 5 27 0 0], L_0x7fa2a6d27820, L_0x10d438128;
L_0x7fa2a9000f80 .cmp/ne 32, L_0x7fa2a9000ee0, L_0x10d438170;
L_0x7fa2a6d077f0 .array/port v0x7fa2a9120db0, L_0x7fa2a6d051b0;
L_0x7fa2a6d051b0 .concat [ 5 2 0 0], L_0x7fa2a6d27820, L_0x10d4381b8;
L_0x7fa2a6d1ec50 .functor MUXZ 32, L_0x10d438200, L_0x7fa2a6d077f0, L_0x7fa2a9000f80, C4<>;
L_0x7fa2a6d1f1d0 .concat [ 5 27 0 0], L_0x7fa2a6d21f80, L_0x10d438248;
L_0x7fa2a6d26f60 .cmp/ne 32, L_0x7fa2a6d1f1d0, L_0x10d438290;
L_0x7fa2a6d14960 .array/port v0x7fa2a9120db0, L_0x7fa2a6d11390;
L_0x7fa2a6d11390 .concat [ 5 2 0 0], L_0x7fa2a6d21f80, L_0x10d4382d8;
L_0x7fa2a6d1f0a0 .functor MUXZ 32, L_0x10d438320, L_0x7fa2a6d14960, L_0x7fa2a6d26f60, C4<>;
S_0x7fa2a9121110 .scope module, "SE" "sign_extend" 2 448, 2 577 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa2a91212d0_0 .net *"_ivl_1", 0 0, L_0x7fa2a6d215e0;  1 drivers
v0x7fa2a9121380_0 .net *"_ivl_2", 15 0, L_0x7fa2a6d21680;  1 drivers
v0x7fa2a9121430_0 .net "a", 15 0, L_0x7fa2a6d27d00;  1 drivers
v0x7fa2a91214f0_0 .net "y", 31 0, L_0x7fa2a6d061f0;  alias, 1 drivers
L_0x7fa2a6d215e0 .part L_0x7fa2a6d27d00, 15, 1;
LS_0x7fa2a6d21680_0_0 .concat [ 1 1 1 1], L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0;
LS_0x7fa2a6d21680_0_4 .concat [ 1 1 1 1], L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0;
LS_0x7fa2a6d21680_0_8 .concat [ 1 1 1 1], L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0;
LS_0x7fa2a6d21680_0_12 .concat [ 1 1 1 1], L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0, L_0x7fa2a6d215e0;
L_0x7fa2a6d21680 .concat [ 4 4 4 4], LS_0x7fa2a6d21680_0_0, LS_0x7fa2a6d21680_0_4, LS_0x7fa2a6d21680_0_8, LS_0x7fa2a6d21680_0_12;
L_0x7fa2a6d061f0 .concat [ 16 16 0 0], L_0x7fa2a6d27d00, L_0x7fa2a6d21680;
S_0x7fa2a91215d0 .scope module, "ZE" "zero_extend" 2 449, 2 657 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x10d4383b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91217c0_0 .net/2u *"_ivl_0", 15 0, L_0x10d4383b0;  1 drivers
v0x7fa2a9121880_0 .net "a", 15 0, L_0x7fa2a6d27ea0;  1 drivers
v0x7fa2a9121930_0 .net "y", 31 0, L_0x7fa2a6d27e00;  alias, 1 drivers
L_0x7fa2a6d27e00 .concat [ 16 16 0 0], L_0x7fa2a6d27ea0, L_0x10d4383b0;
S_0x7fa2a9121a20 .scope module, "ZF" "zero_filler" 2 450, 2 672 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x10d4383f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9121c50_0 .net/2u *"_ivl_0", 15 0, L_0x10d4383f8;  1 drivers
v0x7fa2a9121d10_0 .net "a", 15 0, L_0x7fa2a6d209e0;  1 drivers
v0x7fa2a9121db0_0 .net "y", 31 0, L_0x7fa2a6d22e10;  alias, 1 drivers
L_0x7fa2a6d22e10 .concat [ 16 16 0 0], L_0x10d4383f8, L_0x7fa2a6d209e0;
S_0x7fa2a9121e90 .scope module, "extend_mux" "mux_2_to_1" 2 454, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9122050 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a91221f0_0 .net "d0", 31 0, L_0x7fa2a6d061f0;  alias, 1 drivers
v0x7fa2a91222b0_0 .net "d1", 31 0, L_0x7fa2a6d27e00;  alias, 1 drivers
v0x7fa2a9122340_0 .net "s", 0 0, L_0x7fa2a912b640;  alias, 1 drivers
v0x7fa2a91223d0_0 .net "y", 31 0, L_0x7fa2a6d24a20;  alias, 1 drivers
L_0x7fa2a6d24a20 .functor MUXZ 32, L_0x7fa2a6d061f0, L_0x7fa2a6d27e00, L_0x7fa2a912b640, C4<>;
S_0x7fa2a91224a0 .scope module, "immsh" "shift_left_2" 2 435, 2 505 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa2a91226a0_0 .net *"_ivl_1", 25 0, L_0x7fa2a90070f0;  1 drivers
L_0x10d438050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9122760_0 .net/2u *"_ivl_2", 1 0, L_0x10d438050;  1 drivers
v0x7fa2a9122800_0 .net *"_ivl_4", 27 0, L_0x7fa2a90052f0;  1 drivers
L_0x10d438098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fa2a91228b0_0 .net *"_ivl_9", 3 0, L_0x10d438098;  1 drivers
v0x7fa2a9122960_0 .net "a", 31 0, L_0x7fa2a6d061f0;  alias, 1 drivers
v0x7fa2a9122a80_0 .net "y", 31 0, L_0x7fa2a9008530;  alias, 1 drivers
L_0x7fa2a90070f0 .part L_0x7fa2a6d061f0, 0, 26;
L_0x7fa2a90052f0 .concat [ 2 26 0 0], L_0x10d438050, L_0x7fa2a90070f0;
L_0x7fa2a9008530 .concat [ 28 4 0 0], L_0x7fa2a90052f0, L_0x10d438098;
S_0x7fa2a9122b40 .scope module, "jr_mux" "mux_2_to_1" 2 438, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9122d00 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a9122e80_0 .net "d0", 31 0, L_0x7fa2a9003430;  alias, 1 drivers
v0x7fa2a9122f30_0 .net "d1", 31 0, L_0x7fa2a6d1ec50;  alias, 1 drivers
v0x7fa2a9122fd0_0 .net "s", 0 0, L_0x7fa2a912b730;  alias, 1 drivers
v0x7fa2a9123060_0 .net "y", 31 0, L_0x7fa2a9003550;  alias, 1 drivers
L_0x7fa2a9003550 .functor MUXZ 32, L_0x7fa2a9003430, L_0x7fa2a6d1ec50, L_0x7fa2a912b730, C4<>;
S_0x7fa2a9123140 .scope module, "lui_mux" "mux_2_to_1" 2 446, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9121be0 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a91234c0_0 .net "d0", 31 0, L_0x7fa2a6d273f0;  alias, 1 drivers
v0x7fa2a9123580_0 .net "d1", 31 0, L_0x7fa2a6d22e10;  alias, 1 drivers
v0x7fa2a9123620_0 .net "s", 0 0, L_0x7fa2a912b7d0;  alias, 1 drivers
v0x7fa2a91236b0_0 .net "y", 31 0, L_0x7fa2a6d1eda0;  alias, 1 drivers
L_0x7fa2a6d1eda0 .functor MUXZ 32, L_0x7fa2a6d273f0, L_0x7fa2a6d22e10, L_0x7fa2a912b7d0, C4<>;
S_0x7fa2a9123780 .scope module, "mux_rf_write" "mux_2_to_1" 2 447, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9123940 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a9123ac0_0 .net "d0", 31 0, L_0x7fa2a6d1eda0;  alias, 1 drivers
v0x7fa2a9123b90_0 .net "d1", 31 0, L_0x7fa2a912bcb0;  alias, 1 drivers
v0x7fa2a9123c20_0 .net "s", 0 0, L_0x7fa2a912b870;  alias, 1 drivers
v0x7fa2a9123cb0_0 .net "y", 31 0, L_0x7fa2a6d1ee40;  alias, 1 drivers
L_0x7fa2a6d1ee40 .functor MUXZ 32, L_0x7fa2a6d1eda0, L_0x7fa2a912bcb0, L_0x7fa2a912b870, C4<>;
S_0x7fa2a9123d80 .scope module, "pcadd1" "adder" 2 434, 2 486 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa2a9123f90_0 .net "a", 31 0, v0x7fa2a9125790_0;  alias, 1 drivers
L_0x10d438008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9124050_0 .net "b", 31 0, L_0x10d438008;  1 drivers
v0x7fa2a9124100_0 .net "y", 31 0, L_0x7fa2a912bcb0;  alias, 1 drivers
L_0x7fa2a912bcb0 .arith/sum 32, v0x7fa2a9125790_0, L_0x10d438008;
S_0x7fa2a9124210 .scope module, "pcadd2" "adder" 2 436, 2 486 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa2a9124420_0 .net "a", 31 0, L_0x7fa2a912bcb0;  alias, 1 drivers
v0x7fa2a9124510_0 .net "b", 31 0, L_0x7fa2a9008530;  alias, 1 drivers
v0x7fa2a91245b0_0 .net "y", 31 0, L_0x7fa2a9003390;  alias, 1 drivers
L_0x7fa2a9003390 .arith/sum 32, L_0x7fa2a912bcb0, L_0x7fa2a9008530;
S_0x7fa2a91246b0 .scope module, "pcbrmux" "mux_2_to_1" 2 437, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9124870 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a91249f0_0 .net "d0", 31 0, L_0x7fa2a912bcb0;  alias, 1 drivers
v0x7fa2a9124aa0_0 .net "d1", 31 0, L_0x7fa2a9003390;  alias, 1 drivers
v0x7fa2a9124b40_0 .net "s", 0 0, L_0x7fa2a912b980;  alias, 1 drivers
v0x7fa2a9124bd0_0 .net "y", 31 0, L_0x7fa2a9003430;  alias, 1 drivers
L_0x7fa2a9003430 .functor MUXZ 32, L_0x7fa2a912bcb0, L_0x7fa2a9003390, L_0x7fa2a912b980, C4<>;
S_0x7fa2a9124c90 .scope module, "pcmux" "mux_2_to_1" 2 439, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9124e50 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a9124fd0_0 .net "d0", 31 0, L_0x7fa2a9003550;  alias, 1 drivers
v0x7fa2a91250a0_0 .net "d1", 31 0, L_0x7fa2a9000e40;  1 drivers
v0x7fa2a9125130_0 .net "s", 0 0, L_0x7fa2a912b4a0;  alias, 1 drivers
v0x7fa2a91251c0_0 .net "y", 31 0, L_0x7fa2a9005730;  alias, 1 drivers
L_0x7fa2a9005730 .functor MUXZ 32, L_0x7fa2a9003550, L_0x7fa2a9000e40, L_0x7fa2a912b4a0, C4<>;
S_0x7fa2a9125290 .scope module, "pcreg" "program_counter" 2 433, 2 466 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fa2a9125450 .param/l "WIDTH" 0 2 466, +C4<00000000000000000000000000100000>;
v0x7fa2a9125620_0 .net "clock", 0 0, v0x7fa2a912a930_0;  alias, 1 drivers
v0x7fa2a9125700_0 .net "d", 31 0, L_0x7fa2a9005730;  alias, 1 drivers
v0x7fa2a9125790_0 .var "q", 31 0;
v0x7fa2a9125820_0 .net "reset", 0 0, o0x10d408f88;  alias, 0 drivers
E_0x7fa2a91255d0 .event posedge, v0x7fa2a9125820_0, v0x7fa2a911bef0_0;
S_0x7fa2a91258d0 .scope module, "resmux" "mux_2_to_1" 2 445, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a9125a90 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a9125c10_0 .net "d0", 31 0, v0x7fa2a911f8f0_0;  alias, 1 drivers
v0x7fa2a9125d00_0 .net "d1", 31 0, L_0x7fa2a6d21b40;  alias, 1 drivers
v0x7fa2a9125d90_0 .net "s", 0 0, L_0x7fa2a912b360;  alias, 1 drivers
v0x7fa2a9125e20_0 .net "y", 31 0, L_0x7fa2a6d273f0;  alias, 1 drivers
L_0x7fa2a6d273f0 .functor MUXZ 32, v0x7fa2a911f8f0_0, L_0x7fa2a6d21b40, L_0x7fa2a912b360, C4<>;
S_0x7fa2a9125ee0 .scope module, "srcbmux" "mux_2_to_1" 2 453, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa2a91261a0 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000100000>;
v0x7fa2a91262a0_0 .net "d0", 31 0, L_0x7fa2a6d1f0a0;  alias, 1 drivers
v0x7fa2a9126390_0 .net "d1", 31 0, L_0x7fa2a6d24a20;  alias, 1 drivers
v0x7fa2a9126420_0 .net "s", 0 0, L_0x7fa2a912b090;  alias, 1 drivers
v0x7fa2a91264b0_0 .net "y", 31 0, L_0x7fa2a6d20a80;  alias, 1 drivers
L_0x7fa2a6d20a80 .functor MUXZ 32, L_0x7fa2a6d1f0a0, L_0x7fa2a6d24a20, L_0x7fa2a912b090, C4<>;
S_0x7fa2a9126570 .scope module, "wrmux" "mux_2_to_1" 2 443, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fa2a9126730 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000000101>;
v0x7fa2a91268b0_0 .net "d0", 4 0, L_0x7fa2a6d21aa0;  1 drivers
v0x7fa2a9126970_0 .net "d1", 4 0, L_0x7fa2a6d1e6f0;  1 drivers
v0x7fa2a9126a10_0 .net "s", 0 0, L_0x7fa2a912aff0;  alias, 1 drivers
v0x7fa2a9126aa0_0 .net "y", 4 0, L_0x7fa2a6d1f8c0;  alias, 1 drivers
L_0x7fa2a6d1f8c0 .functor MUXZ 5, L_0x7fa2a6d21aa0, L_0x7fa2a6d1e6f0, L_0x7fa2a912aff0, C4<>;
S_0x7fa2a9126b70 .scope module, "wrmux_jal" "mux_2_to_1" 2 444, 2 524 0, S_0x7fa2a911f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fa2a9126d30 .param/l "WIDTH" 0 2 524, +C4<00000000000000000000000000000101>;
v0x7fa2a9126eb0_0 .net "d0", 4 0, L_0x7fa2a6d1f8c0;  alias, 1 drivers
L_0x10d438368 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fa2a9126f80_0 .net "d1", 4 0, L_0x10d438368;  1 drivers
v0x7fa2a9127010_0 .net "s", 0 0, L_0x7fa2a912b870;  alias, 1 drivers
v0x7fa2a91270a0_0 .net "y", 4 0, L_0x7fa2a6d1fde0;  alias, 1 drivers
L_0x7fa2a6d1fde0 .functor MUXZ 5, L_0x7fa2a6d1f8c0, L_0x10d438368, L_0x7fa2a912b870, C4<>;
S_0x7fa2a912a770 .scope module, "slow" "clk_50MHz_to_1Hz" 2 17, 2 43 0, S_0x7fa2a9109760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_1hz";
    .port_info 1 /INPUT 1 "clk_50mhz";
v0x7fa2a912a930_0 .var "clk_1hz", 0 0;
v0x7fa2a912a9c0_0 .net "clk_50mhz", 0 0, o0x10d409ac8;  alias, 0 drivers
v0x7fa2a912aa50_0 .var "count", 24 0;
E_0x7fa2a91277c0 .event posedge, v0x7fa2a912a9c0_0;
    .scope S_0x7fa2a912a770;
T_0 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x7fa2a912aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa2a912a930_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fa2a912a770;
T_1 ;
    %wait E_0x7fa2a91277c0;
    %load/vec4 v0x7fa2a912aa50_0;
    %cmpi/e 24999999, 0, 25;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x7fa2a912aa50_0, 0;
    %load/vec4 v0x7fa2a912a930_0;
    %inv;
    %assign/vec4 v0x7fa2a912a930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa2a912aa50_0;
    %addi 1, 0, 25;
    %assign/vec4 v0x7fa2a912aa50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa2a911d410;
T_2 ;
    %wait E_0x7fa2a911d7a0;
    %load/vec4 v0x7fa2a911de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.0 ;
    %load/vec4 v0x7fa2a911db70_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 68, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 6208, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 5248, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1280, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 544, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 5120, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 16, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 5224, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 4098, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 4113, 0, 13;
    %assign/vec4 v0x7fa2a911da80_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa2a911cf10;
T_3 ;
    %wait E_0x7fa2a911d140;
    %load/vec4 v0x7fa2a911d250_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa2a911d250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fa2a911d250_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fa2a911d300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fa2a911d190_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa2a9125290;
T_4 ;
    %wait E_0x7fa2a91255d0;
    %load/vec4 v0x7fa2a9125820_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fa2a9125700_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x7fa2a9125790_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa2a911fbb0;
T_5 ;
    %wait E_0x7fa2a9102830;
    %load/vec4 v0x7fa2a9120f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fa2a9120ed0_0;
    %load/vec4 v0x7fa2a9120e40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa2a9120db0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa2a911f530;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fa2a911f530;
T_7 ;
    %wait E_0x7fa2a911f720;
    %load/vec4 v0x7fa2a911f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x7fa2a911f780_0;
    %load/vec4 v0x7fa2a911f840_0;
    %and;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %load/vec4 v0x7fa2a911f8f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
T_7.9 ;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x7fa2a911f780_0;
    %load/vec4 v0x7fa2a911f840_0;
    %or;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %load/vec4 v0x7fa2a911f8f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
T_7.11 ;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fa2a911f780_0;
    %load/vec4 v0x7fa2a911f840_0;
    %add;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %load/vec4 v0x7fa2a911f8f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
T_7.13 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fa2a911f840_0;
    %ix/getv 4, v0x7fa2a911f780_0;
    %shiftl 4;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fa2a911f780_0;
    %load/vec4 v0x7fa2a911f840_0;
    %sub;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %load/vec4 v0x7fa2a911f8f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2a911fa90_0, 0, 1;
T_7.15 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fa2a911f780_0;
    %load/vec4 v0x7fa2a911f840_0;
    %cmp/u;
    %jmp/0xz  T_7.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa2a911f8f0_0, 0, 32;
T_7.17 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa2a911c250;
T_8 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 537198599, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 537264128, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 549847041, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 2886074448, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 281346049, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 549912575, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 2886074448, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 281346043, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %pushi/vec4 134217735, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa2a911c410, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7fa2a9105a10;
T_9 ;
    %wait E_0x7fa2a9102830;
    %load/vec4 v0x7fa2a911c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fa2a911c080_0;
    %load/vec4 v0x7fa2a911be40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa2a9105120, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa2a9109760;
T_10 ;
    %wait E_0x7fa2a910d1e0;
    %load/vec4 v0x7fa2a912ac90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa2a912ab70_0;
    %pushi/vec4 80, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa2a912aec0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fa2a912ac00_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa2a912ac00_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "topp.v";
