/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [32:0] celloutsig_0_0z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_10z ? celloutsig_1_11z : celloutsig_1_10z;
  assign celloutsig_1_13z = !(celloutsig_1_7z ? in_data[157] : celloutsig_1_1z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z[31]);
  assign celloutsig_0_22z = !(celloutsig_0_6z[4] ? celloutsig_0_2z : celloutsig_0_17z);
  assign celloutsig_1_0z = !(in_data[155] ? in_data[170] : in_data[137]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : in_data[99]);
  assign celloutsig_1_6z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[17];
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_6z) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_1_11z = celloutsig_1_3z | celloutsig_1_7z;
  assign celloutsig_1_17z = celloutsig_1_7z | celloutsig_1_1z;
  assign celloutsig_1_3z = ~(in_data[138] ^ in_data[166]);
  reg [4:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_8z[12:9], celloutsig_0_17z };
  assign out_data[4:0] = _14_;
  assign celloutsig_0_6z = { in_data[56:51], celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[24:22], celloutsig_0_2z, celloutsig_0_5z, in_data[0] };
  assign celloutsig_0_4z = { in_data[38:24], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } >= { in_data[88:74], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_3z & ~(in_data[102]);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_4z & ~(in_data[48]);
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z } * { in_data[149:138], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_14z = in_data[109] ? { in_data[187:174], celloutsig_1_3z } : { in_data[183:172], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, celloutsig_0_0z[21:20] };
  assign celloutsig_1_10z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, in_data[190:160], in_data[140:134] };
  assign celloutsig_0_7z = & { celloutsig_0_6z[3], celloutsig_0_1z, celloutsig_0_0z[21:20] };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[190:160] };
  assign celloutsig_1_18z = in_data[143:141] << { celloutsig_1_12z[1], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_6z[3:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z } << { in_data[88:79], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[78:46] <<< in_data[88:56];
  assign celloutsig_1_19z = celloutsig_1_14z[12:4] >>> { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_13z };
  assign { out_data[130:128], out_data[104:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
