module full_adder(a, b, c_in, sum, c_out);
	input a, b, c_in;
	output sum, c_out;
	wire w1, w2, w3;
	
	xor G1(w1, a, b);
	