/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [15:0] _01_;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z[4] ^ celloutsig_1_0z;
  assign celloutsig_0_21z = celloutsig_0_20z ^ celloutsig_0_17z[1];
  assign celloutsig_1_3z = celloutsig_1_1z[3:0] + { celloutsig_1_1z[2:0], celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 16'h0000;
    else _01_ <= in_data[43:28];
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_7z[5:1], celloutsig_1_1z };
  assign celloutsig_0_2z = _01_[14:3] / { 1'h1, in_data[9:2], celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z } / { 1'h1, in_data[24:10] };
  assign celloutsig_0_24z = { in_data[49:45], celloutsig_0_22z } / { 1'h1, celloutsig_0_9z[9:7], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_23z[5:4], celloutsig_0_1z } === { celloutsig_0_18z[1:0], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_38z };
  assign celloutsig_0_45z = { celloutsig_0_17z[4:3], celloutsig_0_8z } === celloutsig_0_29z;
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_1z } === { in_data[87:78], celloutsig_0_8z };
  assign celloutsig_0_28z = celloutsig_0_17z[2:0] === _01_[12:10];
  assign celloutsig_1_6z = { in_data[122], celloutsig_1_3z, celloutsig_1_1z } > { in_data[133:132], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } > { in_data[162], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_9z[0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } > { celloutsig_0_7z[7:1], celloutsig_0_7z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } <= { celloutsig_0_7z[4:3], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = _01_[7:1] <= celloutsig_0_7z[7:1];
  assign celloutsig_1_0z = in_data[156:152] && in_data[164:160];
  assign celloutsig_0_4z = { in_data[16:14], celloutsig_0_3z } && in_data[83:80];
  assign celloutsig_1_4z = ! { in_data[127:117], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[191:190], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[118:116], in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_12z[1], celloutsig_0_5z } * _01_[8:3];
  assign celloutsig_0_17z = celloutsig_0_9z[15:11] * celloutsig_0_5z;
  assign celloutsig_1_7z[8:1] = celloutsig_1_6z ? { in_data[168:165], celloutsig_1_4z, 1'h1, celloutsig_1_0z, 1'h1 } : in_data[125:118];
  assign celloutsig_0_18z = celloutsig_0_2z[9] ? { celloutsig_0_9z[14:10], celloutsig_0_14z } : { celloutsig_0_17z[2:1], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_1z = _01_[14] ? _01_[2:0] : _01_[12:10];
  assign celloutsig_0_23z = celloutsig_0_6z[3] ? { celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_16z } : { celloutsig_0_9z[4:3], celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_3z = in_data[66:48] != { celloutsig_0_2z[9:3], celloutsig_0_2z };
  assign celloutsig_0_46z = { celloutsig_0_24z[5:1], celloutsig_0_21z } != { _01_[6:4], celloutsig_0_10z, celloutsig_0_39z, celloutsig_0_45z };
  assign celloutsig_1_10z = celloutsig_1_2z[5:1] != celloutsig_1_7z[7:3];
  assign celloutsig_1_13z = { in_data[130:126], celloutsig_1_0z } != _00_[9:4];
  assign celloutsig_0_13z = celloutsig_0_5z[4:1] != celloutsig_0_7z[3:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[6:3], celloutsig_0_1z, celloutsig_0_4z } | in_data[77:70];
  assign celloutsig_0_16z = | celloutsig_0_5z;
  assign celloutsig_0_19z = | { celloutsig_0_13z, in_data[25:20] };
  assign celloutsig_0_38z = ^ { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_29z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } << in_data[170:163];
  assign celloutsig_1_17z = { _00_[2], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z } << { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_17z } << { celloutsig_1_17z[6:4], celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_7z[8:1], celloutsig_1_4z } >> in_data[182:174];
  assign celloutsig_0_12z = in_data[54:51] >> { celloutsig_0_7z[2:0], celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_6z[6:4] <<< { celloutsig_0_12z[1], celloutsig_0_28z, celloutsig_0_21z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:1] - in_data[90:86];
  assign celloutsig_0_6z = _01_[13:7] - { in_data[23:19], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_7z[0] = celloutsig_1_4z;
  assign { out_data[140:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
