/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _02_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= in_data[14:5];
  assign { _01_[10:5], _00_, _01_[3:1] } = _02_;
  assign celloutsig_0_9z = celloutsig_0_8z[7] ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_0_31z = ~(celloutsig_0_14z & celloutsig_0_26z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z[5] & celloutsig_1_0z);
  assign celloutsig_0_12z = ~(1'h0 & celloutsig_0_7z[10]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z & celloutsig_0_7z[5]);
  assign celloutsig_1_18z = ~((celloutsig_1_9z | celloutsig_1_4z[8]) & celloutsig_1_12z[7]);
  assign celloutsig_0_6z = ~((in_data[83] | celloutsig_0_1z[0]) & _00_);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[18]) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_2z = celloutsig_0_1z[1] ^ celloutsig_0_0z;
  assign celloutsig_0_26z = { in_data[9:7], celloutsig_0_15z } + celloutsig_0_17z[7:4];
  assign celloutsig_1_14z = celloutsig_1_1z[25:13] == { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_19z = { _01_[7], celloutsig_0_12z, celloutsig_0_9z } == { celloutsig_0_7z[3:2], celloutsig_0_14z };
  assign celloutsig_0_0z = ! in_data[61:58];
  assign celloutsig_1_0z = in_data[164] & ~(in_data[189]);
  assign celloutsig_1_4z = in_data[106:98] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_1z[11:0], celloutsig_1_8z } % { 1'h1, in_data[105], celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_17z } % { 1'h1, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_19z, 1'h0, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[120:118], celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_1z[18:15], celloutsig_1_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z[23:8], celloutsig_1_0z };
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_5z[3:2] };
  assign celloutsig_1_11z = & celloutsig_1_1z[8:5];
  assign celloutsig_0_32z = ~^ celloutsig_0_29z[14:0];
  assign celloutsig_1_8z = ^ { celloutsig_1_1z[15:9], celloutsig_1_7z };
  assign celloutsig_0_14z = ^ in_data[60:36];
  assign celloutsig_1_1z = in_data[126:101] >> in_data[160:135];
  assign celloutsig_0_7z = { _01_[10:6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } >> { _01_[10:5], _00_, _01_[3:2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[28:27], celloutsig_0_0z, celloutsig_0_0z } - { in_data[79], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } ^ in_data[152:142];
  assign celloutsig_0_17z = { in_data[70:66], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z } ^ { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_7z = ~((celloutsig_1_1z[22] & celloutsig_1_4z[7]) | celloutsig_1_5z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_4z[6]) | celloutsig_1_7z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_2z) | in_data[9]);
  assign { celloutsig_0_8z[9:6], celloutsig_0_8z[4:1] } = { celloutsig_0_7z[10:7], celloutsig_0_7z[5:2] } ^ { celloutsig_0_7z[6:3], celloutsig_0_1z };
  assign { _01_[4], _01_[0] } = { _00_, 1'h0 };
  assign { celloutsig_0_8z[5], celloutsig_0_8z[0] } = { celloutsig_0_7z[6], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
