// Seed: 1925279899
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  wire id_3, id_4, id_5;
  id_6(
      .id_0(1)
  );
  assign module_1.id_0 = 0;
  wire id_7;
  assign module_2.type_19 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  wire id_3;
  wire id_4;
  logic [7:0] id_5, id_6, id_7;
  wire id_8;
  assign id_6[1] = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input tri id_3,
    inout supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
    , id_28,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wand id_16,
    output supply0 id_17,
    output tri1 id_18,
    input supply1 id_19,
    output uwire id_20,
    output tri0 id_21,
    output tri0 id_22,
    output tri0 id_23,
    output supply1 id_24,
    output wor id_25,
    input wand id_26
);
  xnor primCall (
      id_2, id_11, id_16, id_3, id_26, id_19, id_4, id_12, id_15, id_29, id_28, id_13, id_0, id_14
  );
  wire id_29;
  module_0 modCall_1 (
      id_18,
      id_5
  );
endmodule
