王伶俐，英国爱丁堡Napier大学博士，教授，博士生导师，IEEE会员，上海市浦江人才，IEEE Council on Electronic Design Automation (CEDA) Shanghai Chapter主席，复旦大学微电子学院EDA研究所副所长。
1990年毕业于物理系，后留校工作。1997年毕业于浙江大学电子工程系电路与系统专业，获工学硕士学位。2000年底在英国爱丁堡 Napier大学工程学院获博士学位。出国前曾讲授浙江大学电子工程系研究生课程。博士毕业后在可编程芯片(FPGA)供应商Altera公司欧洲技术中心研发部工作4年多。2005年4月人才引进到复旦大学专用集成电路与系统国家重点实验室工作。共发表学术论文100余篇，其中被SCI/EI检索80余篇。拥有美国授权专利一项，中国发明专利授权六项、实用新型授权专利一项、计算机软件著作权一项。2010年至2013年担任“新型计算结构与产业技术创新战略联盟”首届专家委员会成员和863重点项目“新概念高性能计算机体系结构及系统研究开发”总体组专家。2014年至今担任International Conference on Field Programmable Technology国际会议指导委员会成员（steering committee member）。
在可编程芯片供应商Altera公司欧洲技术中心研发部工作4年多, 从事于Quartus软件, Excalibur系列产品 (内嵌ARM微处理器和存储器的系统级可编程芯片), Nios通用嵌入式 RISC微处理器, 和HardCopy(从FPGA到 ASIC) Structured ASIC成套工具的研发与调试。熟悉硬件和软件以及 SoC/SOPC (System-On-a-Programmable-Chip) 系统的开发与应用。回国后主要从事FPGA软硬件系统的教学、研究和应用。承担大二的基础课程“计算机软件基础”，开设全英语教学的本科生选修课程“FPGA结构原理和应用” （2016年起获“复旦大学优秀全英语课程”）、硕士研究生学位专业课程“系统级可编程芯片设计”和博士研究生选修课程“可编程逻辑器件原理和CAD”与“数字集成电路设计中的高级综合技术”。2007-2008年参与了瑞典KTH和复旦大学联合研究生培养的“嵌入式系统”课程。在科研方面，主要负责的项目资助来源于美国、加拿大、日本、瑞士公司或大学的国际合作，国家科技重大专项，国家自然科学基金面上项目和重点项目子课题，国家863计划重点项目子课题，教育部留学回国人员基金，上海市浦江人才计划，上海市“科技创新行动计划”，上海市科委白玉兰人才基金和国内通信公司、金融公司、生物公司和研究所的横向合作等。主要研究领域包括FPGA集成电路设计、EDA算法、可重构系统及其应用加速和量子计算等。在海量图像识别或者视频匹配应用方面，经过863高性能计算机评测中心的第三方测试，相对于2012年IBM主流服务器X3650，在不同精度、帧聚合度的要求下达到平均220多倍的性能加速和效能提升，验证了可重构拟态计算机结构的优越性。所参与开发的世界首台拟态计算机被列入2013年中国十大科技进展新闻。2008年11月至12月，作为Visiting Faculty在美国Cadence Research Lab at Berkeley进行基于LUT的工艺映射合作研究工作。2010年7月至8月，在荷兰TUDelft和瑞士EPFL两所大学从事新型可编程逻辑结构的国际合作研究。近几年开展的国际合作交流学者来源于UC Berkeley、UCLA、UCR、多伦多大学、Imperial College和澳大利亚的悉尼大学等。
l 大规模数字集成电路面积，功耗，可测试性，和可布线性(routability)的优化。l 面向可编程芯片(CPLD & FPGA)的EDA软件开发与应用。l 软/硬件协同设计(SW/HW co-design) 。l High-Level Synthesis优化算法。l 嵌入式SoC/SOPC系统的开发与应用，特别是计算复杂，并行性和实时性要求高的应用场合。l 面向Reconfigurable Computing的可编程芯片结构研究。l 量子计算的电路设计优化。
美国Synopsys公司，“FPGA芯片设计和软件系统”，负责FPGA软件系统的开发，2005.2 – 2007.2智锐电子系统设计(上海)有限公司，“面向可重构计算的FPGA软件算法开发”，负责人，2006.10 – 2007.3国家自然科学基金面上项目，“量子计算电路的设计和综合”， 负责人，2007.1-2009.12教育部留学回国人员科研启动基金，“量子计算电路的设计和优化”， 负责人，2008.3上海市浦江人才项目，“抗辐射FPGA硬件电路与软件优化算法研究”， 负责人，2008.9-2010.9上海市“科技创新行动计划”集成电路设计专项，“国产自主知识产权FPGA的产业化应用和深入研发”， 负责FPGA软件系统的开发，2008.10-2010.9Sino-Swiss Science and Technology Cooperation 2008-2011(中瑞科技合作计划)，“Programmability Implementation Using Plasmonics Based on the MBQC Framework”，2009.8 – 2010.9Canada-China Scientific and Technological Cooperation（中国国际人才交流协会和加拿大科学技术合作中心），Organization of International Workshop on Emerging Circuits and Systems, 2009.8-2011.8“核高基”国家科技重大专项项目，“嵌入式可编程逻辑阵列IP核”， 软件子课题负责人， 2009.1-2011.6国家863计划重点项目“新概念高效能计算机体系结构及系统研究开发”子课题，“纳米尺度SoC精化设计与验证技术研究”，负责人，2009.9 - 2010.5国家863计划重点项目“新概念高效能计算机体系结构及系统研究开发”子课题，“非冯体系结构研究”，负责人，2009.9 - 2010.1上海市科委白玉兰人才基金，“三维FPGA的热分析模型研究”， 2009.5 – 2010.5国家自然科学基金面上项目，“量子可编程逻辑阵列结构研究”（61171011）， 负责人，2012.1-2015.12国家自然科学基金重点项目“基于双逻辑的低功耗IP核设计基础理论与关键技术”子课题“基于双逻辑IP核的验证和测试平台”（61131001），子课题负责人，2012.1-2016.12国家863计划重点项目“新概念高效能计算机体系结构及系统研究开发”子课题，“面向图像识别的HRCA设计与实现”，2011.12 - 2013.9国家自然科学基金国际(地区)合作与交流项目，第13届IEEE现场可编程技术国际会议(FPT2014)，2014.9 - 2014.12
Jian Yan, Junqi Yuan, Philip H. W. Leong, Wayne Luk, and Lingli Wang, Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017Li Ding, Kang Ping, Wenbo Yin and LingLi Wang, Hardware TCP Offload Engine based on 10-Gbps Ethernet for Low-Latency Network Communication, IEEE International Conference on Field-Programmable Technology (FPT2016), pp.265- 268, 2016Qi Zhan, Min Gao, Li Jiao, Shiwen Wang, Xitian Fan, Wei Cao, Xuegong Zhou and Lingli Wang, High Performance Deformable Part Model Accelerator Based on FPGA, IEEE International Conference on Field-Programmable Technology (FPT2016), pp.241- 244, 2016Zhehao Li, Jifang Jin, Ji Yang, Jiahua Lu, Lingli Wang, A Moving Object Extraction and Classification System based on Zynq and IBM SuperVessel, IEEE International Conference on Field-Programmable Technology (FPT2016), pp.303- 306, 2016Wei Liang, Wenbo Yin, Ping Kang, Lingli Wang, Memory Efficient and High Performance Key-value Store on FPGA Using Cuckoo Hashing, Field-Programmable Logic and Applications (FPL2016), Lausanne, pp.379-382, 2016Hao Zhou, Xinyu Niu, Junqi Yuan, Lingli Wang, Wayne Luk, Connect On the Fly: Enhancing and Prototyping of Cycle-Reconfigurable Modules, Field-Programmable Logic and Applications (FPL2016), Lausanne, pp.233-240, 2016Xitian Fan, Huimin Li, Wei Cao, Lingli Wang, DT-CGRA: Dual-Track Coarse-Grained Reconfigurable Architecture for Stream Applications, Field-Programmable Logic and Applications (FPL2016), Lausanne, pp.78-86, 2016Huimin Li, Xitian Fan, Li Jiao, Wei Cao, Xuegong Zhou, Lingli Wang, A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks, Field-Programmable Logic and Applications (FPL2016), Lausanne, pp. 69-77, 2016Jifang Jin, Jian Yan, Xuegong Zhou and Lingli Wang, An Adaptive Cross-Layer Fault Recovery Solutionfor Reconfigurable SoCs, IEEE International Conference on Field-Programmable Technology (FPT2015), Queenstown, 2015Jian Yan, Jifang Jin, Ying Wang, Xuegong Zhou, Leong Philip and Lingli Wang, UniStream: A Unified Stream Architecture Combining Configuration and Data Processing, Field-Programmable Logic and Applications (FPL2015), London, 2015Jian Yan, Junqi Yuan, Ying Wang, Philip Leong and Lingli Wang, Design Space Exploration for FPGA-based Hybrid Multicore Architecture, IEEE International Conference on Field-Programmable Technology (FPT2014), pp.280-281, 2014Jiasen Huang, Junyan Ren, Wenbo Yin and Lingli Wang, No Zero Padded Sparse Matrix-Vector Multiplication on FPGAs, IEEE International Conference on Field-Programmable Technology (FPT2014), pp.290-291, 2014Hu, Guangxi; Xiang, Ping; Ding, Zhihao; Liu, Ran;; Tang, Ting-Ao, Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors, IEEE Transactions on Electron Devices, Vol.61, No.3, pp.688-695, 2014Chaofan Yu,, Chun Zhang, Yu Hu, Lei He, Fast Filter-Based Boolean Matchers, IEEE Embedded Systems Letters, Vol. 5, No. 4, pp. 65-68, December 2013Xitian Fan, Chenlu Wu, Wei Cao, Xuegong Zhou, Shengye Wang and, Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA, IEEE International Conference on Field-Programmable Technology (FPT2013), pp.152-159, 2013Zheng Huang,, Yakov Nasikovskiy and Alan Mishchenko, Fast Boolean Matching Based on NPN Classification, IEEE International Conference on Field-Programmable Technology (FPT2013), pp. 310-313, 2013Jialin Chen,and Bin Wang, Quantum FPGA Architecture Design, IEEE International Conference on Field-Programmable Technology (FPT2013), pp. 354-357, 2013Shengye Wang, Chen Liang, Xuegong Zhou, Wei Cao, Chenlu Wu, Xitian Fan and, A Hardware Implementation of Bag of Words and Simhash for Image Recognition, IEEE International Conference on Field-Programmable Technology (FPT2013), pp.418-421, 2013Chen Liang, Chenlu Wu, Xuegong Zhou, Wei Cao, Shengye Wang and, An FPGA-Cluster-Accelerated Match Engine for Content-based Image Retrieval, IEEE International Conference on Field-Programmable Technology (FPT2013), pp.422-425, 2013Jialin Chen,, Edoardo Charbon, and Bin Wang, Programmable Architecture for Quantum Computing, Physical Review A (88), 022311, 2013Ying Wang, Xuegong Zhou,, Jian Yan, Wayne Luk, Chenglian Peng and Jiarong Tong, SPREAD: A Streaming-based Partially Reconfigurable Architecture and Programming Model, IEEE Transactions on Very Large Scale Integration Systems，Vol.21, No.12, pp. 2179-2192, 2013Guangxi Hu, Shuyan Hu, Ran Liu,, Xing Zhou, Ting-Ao Tang, Quasi-Ballistic Transport Model for Graphene Field-Effect Transistor, IEEE Transactions on Electron Devices, Vol. 60, No. 7, p 2410-2414, 2013Zheng Huang,, Yakov Nasikovskiy, Alan Mishchenko, Fast Boolean Matching for Small Practical Functions, Proc. International Workshop on Logic Synthesis (IWLS), pp.30-36, 2013Wenlong Yang,, and Alan Mishchenko, Lazy Man’s Logic Synthesis, International Conference on Computer-Aided Design (ICCAD), pp.597-604, 2012W. Yang,, and A. Mishchenko, "LMS: A new logic synthesis method based on pre-computed library", Proc. International Workshop on Logic Synthesis (IWLS), pp. 1-9, 2012Ying Wang, Jian Yan, Xuegong Zhou,, Wayne Luk, Chenglian Peng, Jiarong Tong, A Partially Reconfigurable Architecture Supporting Hardware ThreadsIEEE International Conference on Field-Programmable Technology (FPT2012), pp.269-276, 2012F. Gong, H. Yu,L. He, A Parallel and Incremental Extraction of Variational Capacitance with Stochastic Geometric Moments, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.20, No.9, pp.1729-1737, 2012T. Eguia, S. X.-D. Tan, R. Shen, D. Li, E. H. Pacheco, M. Tirumala, General parameterized thermal modeling for high-performance microprocessor design”, IEEE Transactions on Very Large Scale Integrated Systems, Vol.20, No.2, pp.211-224, 2012陈志辉,章淳,王颖,,一种FPGA抗辐射工艺映射方法研究,电子学报, Vol.39, No.11, pp.2507-2512, 2011Kanwen Wang, Jialin Chen, Wei Cao, Ying Wang,, Jiarong Tong, A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design，IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 58, No. 7, pp.432-436, 2011Kejie Ma, Lingli Wang, Xuegong Zhou, Sheldon X.-D.Tan, Jiarong Tong, General Switch Box Modeling and Optimization for FPGA Routing Architectures, pp.320-323, International Conference on Field-Programmable Technology(FPT2010), 2010Chun Zhang, Lerong Cheng,, Jiarong Tong, FPGA power and timing optimization: architecture, process, and CAD, 2010 International Conference on Computational Problem-Solving (ICCP), Invited Talk，pp.350 - 354, 2010Chun Zhang, Yu Hu,, Lei He, and Jiarong Tong，Accelerating Boolean Matching Using Bloom Filter，IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E93-ANo.10pp.1775-1781, 2010/10C. Zhang, Y. Hu,, J. Tong and L. He，Engineering a Scalable Boolean Matching Based on EDA SaaS 2.0, The International Conference on Computer-Aided Design (ICCAD), San Jose, CA., pp. 750-755, 2010C. Zhang, Y. Hu,, J. Tong and L. He，Building A Faster Boolean Matcher Using Bloom Filter，Proceedings of 18ACM International Symposium on Field Programmable Gate Arrays 2010，pp.185-188, Feb. 2010HU Guang-Xi,, LIU Ran, TANG Ting-Ao, Quantum-Mechanical Study on Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect Transistors, Commun. Theor. Phys., Chinese Physical Society, pp. 763-767, Vol. 54, No. 4, 2010龚爱慧，梁绍池，陈志辉，，童家榕, CSPack：采用CSP图匹配的新型装箱算法,计算机辅助设计与图形学学报, Vol.22, No.11, pp.1998-2003, 2010汪鹏君，李辉，吴文晋，张小颖，戴静，量子遗传算法在多输出Reed—Muller逻辑电路最佳极性搜索中的应用，电子学报，Vol.38, No.5, pp.1058-1063, 2010Jia-Lin Chen, Edoardo Charbon, Lingli Wang, Wen-Qing Zhao, Quantum Gate Array Architecture Design Using Photons, International Conference on Quantum Foundation and Technology(ICQFT’09), 2009Guang-Xi Hu, Ran Liu, Ting-Ao Tang, and，Analytic Investigation on Threshold Voltage of Fully-depleted Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect-Transistors, Journal of the Korean Physical Society，Vol. 52, No. 6, pp.1909–1912, 2008谈珺,申秋实，，童家榕, FPGA通用开关盒层次化建模与优化,电子与信息学报,第30卷，第5期, pp.1239-1242, 2008M. Yang,J.R. Tong, A.E.A. Almaini, Techniques for Dual Forms of Reed–Muller Expansion Conversion，Integration, the VLSI Journal，Vol. 41, No. 1, pp.113-122, 2008胡云，，唐璞山，童家榕,基于概率增益的电路划分算法，电子与信息学报，Vol.29，No.11, pp.2762-2766, 2007Guang-Xi Hu, Ran Liu, Ting-Ao Tang, Shi-Jin Ding, and, Theory of Short-Channel Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect-Transistors, Japanese Journal of Applied Physics, Vol. 46, No. 4A, pp. 1437–1440，2007胡云，，唐璞山，童家榕,基于布通率的FPGA装箱算法，计算机辅助设计与图形学学报，Vol.19, No.1, pp.108-113, 2007and A. E. A. Almaini, Multilevel Logic Simplification Based on Containment Recursive Paradigm,IEE Proceedings Computers and Digital Techniques, Vol.150, No.4, 218-226, 2003and A. E. A. Almaini, Exact Minimisation of Large Multiple Output FPRM Functions, IEE Proceedings Computers and Digital Techniques, Vol.149, No.5, 203-212, 2002and A. E. A. Almaini, Optimisation of Reed-Muller PLA Implementations, IEE Proceedings Circuits, Devices and Systems, Vol.149, No.2, 119-128, 2002and A. E. A. Almaini, Multilevel Logic Minimization Using Functional Don't Cares, 14th International Conference on VLSI Design, IEEE Computer Society, Bangalore, India, 417-424, 2001X. Wu, M. Pedram, and, Multi-Code State Assignment for Low Power Sequential Circuit Design, IEE Proceedings Circuits, Devices and Systems, Vol.147, No.5, 271-275, 2000, A. E. A. Almaini, Fast Conversion Algorithm for Very Large Boolean Functions, IEE Electronics Letters, Vol.36, No.16, 1370-1371, 2000, L, Song, G. Wu, Xiexiong, Chen,基于双向电流型CMOS电路的谱综合,电子科学学刊, Vol.22, No.2, 310-315, 2000, A. E. A. Almaini, and A. Bystrov, Efficient Polarity Conversion for Large Boolean Functions, IEE Proceedings Computers and Digital Techniques, Vol.146, No.4, 197-204, 1999X. Chen, and A. E. A. Almaini, Algebraic Properties ofMultiple-Valued Modulo Systems and Their Applications to Current-Mode CMOS Circuits, IEE Proceedings Computers and Digital Techniques, Vol.145, No.5, 364-368, 1998, X. Chen, and A. E. A. Almaini, Modulo Correlativity and its Application in a Multiple Valued Logic System, International J. Electronics, Vol.85, No.5, 561-570, 1998, Xiexiong Chen, and Xunwei Wu,模为合数时多值模代数的模减与模除运算,电子学报, Vol.26, No.5, 17-20, 1998, Xinmin Xu, Xiexiong Chen,基于模运算模为合数的多值逻辑函数的展开,电子科学学刊, Vol.20, No.1, 120-124, 1998范雅俊，，陈偕雄，基于多值模相关性的电流型CMOS电路设计，电路与系统学报，Vol.3，No.2, pp.43-49, 1998，陈偕雄，不完全确定序列机状态化简，电路与系统学报，Vol.1，No.3, pp.72-76, 1996
 浙江大学西溪校区     