Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:32:31 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/timing.txt -max_paths 10
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1013)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2247)
5. checking no_input_delay (40)
6. checking no_output_delay (46)
7. checking multiple_clock (9811)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1013)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1011 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2247)
---------------------------------------------------
 There are 2247 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (9811)
---------------------------------
 There are 9811 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.355        0.000                      0                24067        0.011        0.000                      0                24067        3.000        0.000                       0                 10119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.224        0.000                      0                   48        0.230        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm         11.355        0.000                      0                23112        0.166        0.000                      0                23112       14.141        0.000                       0                  9776  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    42.544        0.000                      0                  646        0.096        0.000                      0                  646       49.500        0.000                       0                   302  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.232        0.000                      0                   48        0.230        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm_1       11.357        0.000                      0                23112        0.166        0.000                      0                23112       14.141        0.000                       0                  9776  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.224        0.000                      0                   48        0.039        0.000                      0                   48  
clk_out3_mmcm_1  clk_out3_mmcm         11.355        0.000                      0                23112        0.011        0.000                      0                23112  
clk_out1_mmcm    clk_out1_mmcm_1      116.224        0.000                      0                   48        0.039        0.000                      0                   48  
clk_out3_mmcm    clk_out3_mmcm_1       11.355        0.000                      0                23112        0.011        0.000                      0                23112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.594        0.000                      0                   39        0.602        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           16.358        0.000                      0                  222        0.971        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           16.358        0.000                      0                  222        0.816        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         16.358        0.000                      0                  222        0.816        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         16.360        0.000                      0                  222        0.971        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.224ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.752ns (63.021%)  route 1.028ns (36.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 117.800 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y164        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.882 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.028     1.910    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X60Y163        LUT3 (Prop_lut3_I2_O)        0.124     2.034 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.034    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.662   117.800    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.569   118.369    
                         clock uncertainty           -0.191   118.178    
    SLICE_X60Y163        FDRE (Setup_fdre_C_D)        0.081   118.259    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.259    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                116.224    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.842ns (32.954%)  route 1.713ns (67.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.640 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.640    slow_clock_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.518    value[7]_i_3_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.642 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.642    _T_105[6]
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.434ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.870ns (33.680%)  route 1.713ns (66.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.668 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.668    _T_105[7]
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                116.434    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.277    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.913    -0.760    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.235    -0.525    
    SLICE_X61Y162        FDRE (Hold_fdre_C_D)         0.017    -0.508    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.042    -0.185 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.185    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.107    -0.417    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092    -0.508    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.182    -0.201    ip_reset_sys/U0/EXT_LPF/p_3_in6_in
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.060    -0.451    ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.091    -0.433    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.225    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X63Y164        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y164        FDRE (Hold_fdre_C_D)         0.092    -0.432    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y95         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    value_reg[1]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.043    -0.235 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[4]
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/lpf_exr
    SLICE_X60Y163        LUT3 (Prop_lut3_I1_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.235    -0.526    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.121    -0.405    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X60Y163        LUT5 (Prop_lut5_I0_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.235    -0.526    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.120    -0.406    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y96     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y95     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y96     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 0.574ns (3.147%)  route 17.666ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.254 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.456    17.506    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.493    29.254    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/C
                         clock pessimism              0.488    29.742    
                         clock uncertainty           -0.155    29.587    
    SLICE_X58Y103        FDRE (Setup_fdre_C_R)       -0.726    28.861    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.894ns  (logic 0.574ns (3.208%)  route 17.320ns (96.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.110    17.161    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.489    29.250    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/C
                         clock pessimism              0.488    29.738    
                         clock uncertainty           -0.155    29.583    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.726    28.857    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.418ns  (logic 0.574ns (3.295%)  route 16.844ns (96.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.256 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.634    16.684    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.495    29.256    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/C
                         clock pessimism              0.488    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X64Y107        FDRE (Setup_fdre_C_R)       -0.631    28.958    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         28.958    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 0.574ns (3.294%)  route 16.853ns (96.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 29.344 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.643    16.693    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.583    29.344    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/C
                         clock pessimism              0.488    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X79Y107        FDRE (Setup_fdre_C_R)       -0.631    29.046    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]
  -------------------------------------------------------------------
                         required time                         29.046    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.298ns  (logic 0.574ns (3.318%)  route 16.724ns (96.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 29.347 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.514    16.564    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.586    29.347    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/C
                         clock pessimism              0.488    29.835    
                         clock uncertainty           -0.155    29.680    
    SLICE_X80Y108        FDRE (Setup_fdre_C_R)       -0.726    28.954    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.574ns (3.316%)  route 16.735ns (96.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.525    16.575    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.304ns  (logic 0.574ns (3.317%)  route 16.730ns (96.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.520    16.571    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 12.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.651    -0.513    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X18Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.287    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[4]
    SLICE_X19Y197        LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1_n_0
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.927    -0.746    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X19Y197        FDRE (Hold_fdre_C_D)         0.092    -0.408    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.376    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[13]
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[13]
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.831    -0.842    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.091    -0.499    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.650    -0.514    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X11Y192        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.226    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0_n_0
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.926    -0.747    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.120    -0.356    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.647    -0.517    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X35Y194        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y194        FDSE (Prop_fdse_C_Q)         0.141    -0.376 r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.280    E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg_n_0_[2]
    SLICE_X37Y195        LUT3 (Prop_lut3_I1_O)        0.045    -0.235 r  E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367/O
                         net (fo=1, routed)           0.000    -0.235    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367__0
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.921    -0.752    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/C
                         clock pessimism              0.251    -0.501    
    SLICE_X37Y195        FDSE (Hold_fdse_C_D)         0.091    -0.410    E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.555    -0.609    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X49Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/Q
                         net (fo=1, routed)           0.095    -0.373    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][26]
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_9[26]
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.824    -0.849    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X48Y133        FDRE (Hold_fdre_C_D)         0.092    -0.504    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.558    -0.606    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X49Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.370    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_0[9]
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[9]
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.829    -0.844    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.092    -0.501    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y23     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y26     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB18_X2Y40     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.782      27.838     RAMB18_X2Y40     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.687ns  (logic 1.126ns (16.839%)  route 5.561ns (83.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.312    62.080    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X53Y146        FDRE (Setup_fdre_C_R)       -0.429   104.624    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.624    
                         arrival time                         -62.080    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.687ns  (logic 1.126ns (16.839%)  route 5.561ns (83.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.312    62.080    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X53Y146        FDRE (Setup_fdre_C_R)       -0.429   104.624    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.624    
                         arrival time                         -62.080    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.687ns  (logic 1.126ns (16.839%)  route 5.561ns (83.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.312    62.080    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X53Y146        FDRE (Setup_fdre_C_R)       -0.429   104.624    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.624    
                         arrival time                         -62.080    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.687ns  (logic 1.126ns (16.839%)  route 5.561ns (83.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.312    62.080    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X53Y146        FDRE (Setup_fdre_C_R)       -0.429   104.624    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]
  -------------------------------------------------------------------
                         required time                        104.624    
                         arrival time                         -62.080    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.687ns  (logic 1.126ns (16.839%)  route 5.561ns (83.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.312    62.080    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X53Y146        FDRE (Setup_fdre_C_R)       -0.429   104.624    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]
  -------------------------------------------------------------------
                         required time                        104.624    
                         arrival time                         -62.080    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.785ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.639ns  (logic 1.126ns (16.961%)  route 5.513ns (83.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.264    62.031    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.671   105.083    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/C
                         clock pessimism              0.197   105.280    
                         clock uncertainty           -0.035   105.245    
    SLICE_X49Y153        FDRE (Setup_fdre_C_R)       -0.429   104.816    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -62.031    
  -------------------------------------------------------------------
                         slack                                 42.785    

Slack (MET) :             42.785ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.639ns  (logic 1.126ns (16.961%)  route 5.513ns (83.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.264    62.031    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.671   105.083    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/C
                         clock pessimism              0.197   105.280    
                         clock uncertainty           -0.035   105.245    
    SLICE_X49Y153        FDRE (Setup_fdre_C_R)       -0.429   104.816    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -62.031    
  -------------------------------------------------------------------
                         slack                                 42.785    

Slack (MET) :             42.785ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.639ns  (logic 1.126ns (16.961%)  route 5.513ns (83.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.264    62.031    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.671   105.083    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/C
                         clock pessimism              0.197   105.280    
                         clock uncertainty           -0.035   105.245    
    SLICE_X49Y153        FDRE (Setup_fdre_C_R)       -0.429   104.816    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -62.031    
  -------------------------------------------------------------------
                         slack                                 42.785    

Slack (MET) :             42.785ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.639ns  (logic 1.126ns (16.961%)  route 5.513ns (83.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.264    62.031    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.671   105.083    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[19]/C
                         clock pessimism              0.197   105.280    
                         clock uncertainty           -0.035   105.245    
    SLICE_X49Y153        FDRE (Setup_fdre_C_R)       -0.429   104.816    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[19]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -62.031    
  -------------------------------------------------------------------
                         slack                                 42.785    

Slack (MET) :             42.785ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.639ns  (logic 1.126ns (16.961%)  route 5.513ns (83.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 55.393 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.800    55.393    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X62Y152        FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDSE (Prop_fdse_C_Q)         0.524    55.917 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/Q
                         net (fo=8, routed)           1.235    57.151    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[0]
    SLICE_X62Y154        LUT5 (Prop_lut5_I2_O)        0.150    57.301 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.735    58.036    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X62Y154        LUT6 (Prop_lut6_I4_O)        0.328    58.364 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.279    59.643    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X60Y154        LUT4 (Prop_lut4_I0_O)        0.124    59.767 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.264    62.031    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.671   105.083    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/C
                         clock pessimism              0.197   105.280    
                         clock uncertainty           -0.035   105.245    
    SLICE_X49Y153        FDRE (Setup_fdre_C_R)       -0.429   104.816    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -62.031    
  -------------------------------------------------------------------
                         slack                                 42.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.245%)  route 0.243ns (53.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X50Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/Q
                         net (fo=1, routed)           0.243     1.875    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_32_reg[10]
    SLICE_X52Y146        LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_12_i_1/O
                         net (fo=1, routed)           0.000     1.920    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg_0
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y146        FDRE (Hold_fdre_C_D)         0.092     1.824    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_13_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.796%)  route 0.258ns (55.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X50Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[12]/Q
                         net (fo=1, routed)           0.258     1.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_32_reg[11]
    SLICE_X52Y146        LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_13_i_1/O
                         net (fo=1, routed)           0.000     1.935    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_13_reg_0
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_13_reg/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y146        FDRE (Hold_fdre_C_D)         0.092     1.824    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_13_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.187ns (36.166%)  route 0.330ns (63.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.640     1.550    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X53Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/Q
                         net (fo=14, routed)          0.330     2.021    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_resumereq_reg_0
    SLICE_X50Y155        LUT4 (Prop_lut4_I2_O)        0.046     2.067 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_i_1__87/O
                         net (fo=1, routed)           0.000     2.067    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg_1
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Hold_fdce_C_D)         0.131     1.947    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.042%)  route 0.330ns (63.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.640     1.550    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X53Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/Q
                         net (fo=14, routed)          0.330     2.021    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/mem_0_resumereq_reg_0
    SLICE_X50Y155        LUT5 (Prop_lut5_I2_O)        0.045     2.066 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_i_1__88/O
                         net (fo=1, routed)           0.000     2.066    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/ready_reg_io_d
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Hold_fdce_C_D)         0.120     1.936    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.090%)  route 0.328ns (69.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X51Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/Q
                         net (fo=1, routed)           0.328     1.937    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[13]
    SLICE_X53Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X53Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X53Y145        FDRE (Hold_fdre_C_D)         0.047     1.779    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.643     1.553    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X49Y152        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/Q
                         net (fo=2, routed)           0.110     1.804    E300ArtyDevKitPlatform/sys/dtm/D[19]
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.917     2.072    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X49Y153        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X49Y153        FDRE (Hold_fdre_C_D)         0.075     1.643    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_10_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.246ns (47.661%)  route 0.270ns (52.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X50Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.148     1.617 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[9]/Q
                         net (fo=1, routed)           0.270     1.887    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_32_reg[8]
    SLICE_X52Y146        LUT6 (Prop_lut6_I5_O)        0.098     1.985 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_10_i_1__0/O
                         net (fo=1, routed)           0.000     1.985    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_10_reg_0
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X52Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_10_reg/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y146        FDRE (Hold_fdre_C_D)         0.091     1.823    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_10_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.231%)  route 0.358ns (71.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X51Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/Q
                         net (fo=1, routed)           0.358     1.968    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[15]
    SLICE_X53Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X53Y145        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X53Y145        FDRE (Hold_fdre_C_D)         0.071     1.803    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_23_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.643     1.553    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X64Y157        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg/Q
                         net (fo=1, routed)           0.120     1.814    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24
    SLICE_X65Y156        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_23_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.920     2.075    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X65Y156        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_23_reg/C
                         clock pessimism             -0.505     1.570    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.078     1.648    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_23_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_14_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.734%)  route 0.337ns (67.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X50Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_14_reg/Q
                         net (fo=2, routed)           0.337     1.970    E300ArtyDevKitPlatform/sys/dtm/D[11]
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.983    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X53Y146        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X53Y146        FDRE (Hold_fdre_C_D)         0.070     1.802    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y155   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y155   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y155   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y155   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y155   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y153   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.232ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.752ns (63.021%)  route 1.028ns (36.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 117.800 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y164        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.882 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.028     1.910    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X60Y163        LUT3 (Prop_lut3_I2_O)        0.124     2.034 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.034    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.662   117.800    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.569   118.369    
                         clock uncertainty           -0.184   118.185    
    SLICE_X60Y163        FDRE (Setup_fdre_C_D)        0.081   118.266    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.266    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                116.232    

Slack (MET) :             116.423ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.842ns (32.954%)  route 1.713ns (67.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.640 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.640    slow_clock_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029   118.064    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.064    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                116.423    

Slack (MET) :             116.423ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.518    value[7]_i_3_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.642 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.642    _T_105[6]
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.031   118.066    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.066    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                116.423    

Slack (MET) :             116.441ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.870ns (33.680%)  route 1.713ns (66.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.668 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.668    _T_105[7]
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075   118.110    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                116.441    

Slack (MET) :             116.496ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.679    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.679    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.496    

Slack (MET) :             116.496ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.679    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.679    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.496    

Slack (MET) :             116.496ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.679    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.679    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.496    

Slack (MET) :             116.591ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.591    

Slack (MET) :             116.591ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.591    

Slack (MET) :             116.591ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.184   118.203    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.277    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.913    -0.760    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.235    -0.525    
    SLICE_X61Y162        FDRE (Hold_fdre_C_D)         0.017    -0.508    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.042    -0.185 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.185    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.107    -0.417    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092    -0.508    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.182    -0.201    ip_reset_sys/U0/EXT_LPF/p_3_in6_in
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.060    -0.451    ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.091    -0.433    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.225    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X63Y164        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.235    -0.524    
    SLICE_X63Y164        FDRE (Hold_fdre_C_D)         0.092    -0.432    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y95         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    value_reg[1]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.043    -0.235 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[4]
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/lpf_exr
    SLICE_X60Y163        LUT3 (Prop_lut3_I1_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.235    -0.526    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.121    -0.405    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X60Y163        LUT5 (Prop_lut5_I0_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.235    -0.526    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.120    -0.406    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y96     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y95     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y96     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X62Y164    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y96     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y95     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.357ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 0.574ns (3.147%)  route 17.666ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.254 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.456    17.506    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.493    29.254    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/C
                         clock pessimism              0.488    29.742    
                         clock uncertainty           -0.153    29.589    
    SLICE_X58Y103        FDRE (Setup_fdre_C_R)       -0.726    28.863    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                 11.357    

Slack (MET) :             11.698ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.894ns  (logic 0.574ns (3.208%)  route 17.320ns (96.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.110    17.161    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.489    29.250    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/C
                         clock pessimism              0.488    29.738    
                         clock uncertainty           -0.153    29.585    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.726    28.859    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg
  -------------------------------------------------------------------
                         required time                         28.859    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                 11.698    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.153    29.588    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.153    29.588    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.153    29.588    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             12.275ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.418ns  (logic 0.574ns (3.295%)  route 16.844ns (96.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.256 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.634    16.684    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.495    29.256    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/C
                         clock pessimism              0.488    29.744    
                         clock uncertainty           -0.153    29.591    
    SLICE_X64Y107        FDRE (Setup_fdre_C_R)       -0.631    28.960    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         28.960    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 12.275    

Slack (MET) :             12.355ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 0.574ns (3.294%)  route 16.853ns (96.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 29.344 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.643    16.693    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.583    29.344    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/C
                         clock pessimism              0.488    29.832    
                         clock uncertainty           -0.153    29.679    
    SLICE_X79Y107        FDRE (Setup_fdre_C_R)       -0.631    29.048    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]
  -------------------------------------------------------------------
                         required time                         29.048    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                 12.355    

Slack (MET) :             12.391ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.298ns  (logic 0.574ns (3.318%)  route 16.724ns (96.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 29.347 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.514    16.564    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.586    29.347    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/C
                         clock pessimism              0.488    29.835    
                         clock uncertainty           -0.153    29.682    
    SLICE_X80Y108        FDRE (Setup_fdre_C_R)       -0.726    28.956    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]
  -------------------------------------------------------------------
                         required time                         28.956    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                 12.391    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.574ns (3.316%)  route 16.735ns (96.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.525    16.575    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.153    29.664    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.631    29.033    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]
  -------------------------------------------------------------------
                         required time                         29.033    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.304ns  (logic 0.574ns (3.317%)  route 16.730ns (96.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.520    16.571    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.153    29.664    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.631    29.033    E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]
  -------------------------------------------------------------------
                         required time                         29.033    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 12.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.651    -0.513    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X18Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.287    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[4]
    SLICE_X19Y197        LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1_n_0
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.927    -0.746    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X19Y197        FDRE (Hold_fdre_C_D)         0.092    -0.408    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.376    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[13]
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[13]
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.831    -0.842    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.091    -0.499    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.650    -0.514    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X11Y192        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.226    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0_n_0
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.926    -0.747    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.120    -0.356    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.647    -0.517    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X35Y194        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y194        FDSE (Prop_fdse_C_Q)         0.141    -0.376 r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.280    E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg_n_0_[2]
    SLICE_X37Y195        LUT3 (Prop_lut3_I1_O)        0.045    -0.235 r  E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367/O
                         net (fo=1, routed)           0.000    -0.235    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367__0
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.921    -0.752    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/C
                         clock pessimism              0.251    -0.501    
    SLICE_X37Y195        FDSE (Hold_fdse_C_D)         0.091    -0.410    E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.555    -0.609    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X49Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/Q
                         net (fo=1, routed)           0.095    -0.373    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][26]
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_9[26]
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.824    -0.849    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X48Y133        FDRE (Hold_fdre_C_D)         0.092    -0.504    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.558    -0.606    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X49Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.370    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_0[9]
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[9]
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.829    -0.844    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.092    -0.501    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y23     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y26     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB18_X2Y40     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.782      27.838     RAMB18_X2Y40     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y171    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.224ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.752ns (63.021%)  route 1.028ns (36.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 117.800 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y164        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.882 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.028     1.910    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X60Y163        LUT3 (Prop_lut3_I2_O)        0.124     2.034 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.034    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.662   117.800    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.569   118.369    
                         clock uncertainty           -0.191   118.178    
    SLICE_X60Y163        FDRE (Setup_fdre_C_D)        0.081   118.259    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.259    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                116.224    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.842ns (32.954%)  route 1.713ns (67.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.640 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.640    slow_clock_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.518    value[7]_i_3_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.642 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.642    _T_105[6]
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.434ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.870ns (33.680%)  route 1.713ns (66.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.668 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.668    _T_105[7]
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                116.434    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.277    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.913    -0.760    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.191    -0.334    
    SLICE_X61Y162        FDRE (Hold_fdre_C_D)         0.017    -0.317    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.042    -0.185 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.185    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.107    -0.226    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092    -0.317    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.182    -0.201    ip_reset_sys/U0/EXT_LPF/p_3_in6_in
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.191    -0.320    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.060    -0.260    ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.091    -0.242    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.225    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X63Y164        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y164        FDRE (Hold_fdre_C_D)         0.092    -0.241    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y95         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    value_reg[1]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.043    -0.235 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[4]
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/lpf_exr
    SLICE_X60Y163        LUT3 (Prop_lut3_I1_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.191    -0.335    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.121    -0.214    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X60Y163        LUT5 (Prop_lut5_I0_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.191    -0.335    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.120    -0.215    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 0.574ns (3.147%)  route 17.666ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.254 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.456    17.506    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.493    29.254    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/C
                         clock pessimism              0.488    29.742    
                         clock uncertainty           -0.155    29.587    
    SLICE_X58Y103        FDRE (Setup_fdre_C_R)       -0.726    28.861    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.894ns  (logic 0.574ns (3.208%)  route 17.320ns (96.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.110    17.161    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.489    29.250    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/C
                         clock pessimism              0.488    29.738    
                         clock uncertainty           -0.155    29.583    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.726    28.857    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.418ns  (logic 0.574ns (3.295%)  route 16.844ns (96.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.256 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.634    16.684    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.495    29.256    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/C
                         clock pessimism              0.488    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X64Y107        FDRE (Setup_fdre_C_R)       -0.631    28.958    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         28.958    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 0.574ns (3.294%)  route 16.853ns (96.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 29.344 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.643    16.693    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.583    29.344    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/C
                         clock pessimism              0.488    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X79Y107        FDRE (Setup_fdre_C_R)       -0.631    29.046    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]
  -------------------------------------------------------------------
                         required time                         29.046    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.298ns  (logic 0.574ns (3.318%)  route 16.724ns (96.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 29.347 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.514    16.564    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.586    29.347    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/C
                         clock pessimism              0.488    29.835    
                         clock uncertainty           -0.155    29.680    
    SLICE_X80Y108        FDRE (Setup_fdre_C_R)       -0.726    28.954    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.574ns (3.316%)  route 16.735ns (96.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.525    16.575    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.304ns  (logic 0.574ns (3.317%)  route 16.730ns (96.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.520    16.571    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 12.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.651    -0.513    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X18Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.287    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[4]
    SLICE_X19Y197        LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1_n_0
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.927    -0.746    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.155    -0.345    
    SLICE_X19Y197        FDRE (Hold_fdre_C_D)         0.092    -0.253    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.376    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[13]
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[13]
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.831    -0.842    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.155    -0.435    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.091    -0.344    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.650    -0.514    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X11Y192        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.226    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0_n_0
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.926    -0.747    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.155    -0.321    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.120    -0.201    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.647    -0.517    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X35Y194        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y194        FDSE (Prop_fdse_C_Q)         0.141    -0.376 r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.280    E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg_n_0_[2]
    SLICE_X37Y195        LUT3 (Prop_lut3_I1_O)        0.045    -0.235 r  E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367/O
                         net (fo=1, routed)           0.000    -0.235    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367__0
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.921    -0.752    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/C
                         clock pessimism              0.251    -0.501    
                         clock uncertainty            0.155    -0.346    
    SLICE_X37Y195        FDSE (Hold_fdse_C_D)         0.091    -0.255    E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.555    -0.609    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X49Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/Q
                         net (fo=1, routed)           0.095    -0.373    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][26]
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_9[26]
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.824    -0.849    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.155    -0.441    
    SLICE_X48Y133        FDRE (Hold_fdre_C_D)         0.092    -0.349    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.558    -0.606    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X49Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.370    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_0[9]
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[9]
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.829    -0.844    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.155    -0.438    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.092    -0.346    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.224ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.752ns (63.021%)  route 1.028ns (36.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 117.800 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y164        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.882 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.028     1.910    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X60Y163        LUT3 (Prop_lut3_I2_O)        0.124     2.034 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.034    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.662   117.800    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.569   118.369    
                         clock uncertainty           -0.191   118.178    
    SLICE_X60Y163        FDRE (Setup_fdre_C_D)        0.081   118.259    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.259    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                116.224    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.842ns (32.954%)  route 1.713ns (67.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.640 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.640    slow_clock_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.416ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.817     1.518    value[7]_i_3_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.642 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.642    _T_105[6]
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                116.416    

Slack (MET) :             116.434ns  (required time - arrival time)
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.870ns (33.680%)  route 1.713ns (66.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  value_reg[2]/Q
                         net (fo=5, routed)           0.898     0.402    value_reg[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.299     0.701 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.516    value[7]_i_3_n_0
    SLICE_X55Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.668 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.668    _T_105[7]
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y96         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                116.434    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X62Y165        FDRE (Setup_fdre_C_R)       -0.524   117.672    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    

Slack (MET) :             116.584ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.082%)  route 1.348ns (69.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 117.801 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.794    -0.746    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.860     0.571    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y163        LUT1 (Prop_lut1_I0_O)        0.124     0.695 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     1.182    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.663   117.801    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y165        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.586   118.387    
                         clock uncertainty           -0.191   118.196    
    SLICE_X63Y165        FDRE (Setup_fdre_C_R)       -0.429   117.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.767    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                116.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.277    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.913    -0.760    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.191    -0.334    
    SLICE_X61Y162        FDRE (Hold_fdre_C_D)         0.017    -0.317    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.042    -0.185 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.185    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.107    -0.226    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092    -0.317    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.639    -0.525    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y162        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.182    -0.201    ip_reset_sys/U0/EXT_LPF/p_3_in6_in
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.191    -0.320    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.060    -0.260    ip_reset_sys/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.227    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X63Y163        LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y163        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y163        FDSE (Hold_fdse_C_D)         0.091    -0.242    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.640    -0.524    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.225    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X63Y164        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.914    -0.759    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y164        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.235    -0.524    
                         clock uncertainty            0.191    -0.333    
    SLICE_X63Y164        FDRE (Hold_fdre_C_D)         0.092    -0.241    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y95         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    value_reg[1]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.043    -0.235 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[4]
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/lpf_exr
    SLICE_X60Y163        LUT3 (Prop_lut3_I1_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.191    -0.335    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.121    -0.214    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.638    -0.526    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.174    -0.188    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X60Y163        LUT5 (Prop_lut5_I0_O)        0.045    -0.143 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.143    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.912    -0.761    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y163        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.191    -0.335    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.120    -0.215    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 0.574ns (3.147%)  route 17.666ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.254 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.456    17.506    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.493    29.254    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X58Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg/C
                         clock pessimism              0.488    29.742    
                         clock uncertainty           -0.155    29.587    
    SLICE_X58Y103        FDRE (Setup_fdre_C_R)       -0.726    28.861    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_valid_reg
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.894ns  (logic 0.574ns (3.208%)  route 17.320ns (96.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       13.110    17.161    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.489    29.250    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X56Y106        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg/C
                         clock pessimism              0.488    29.738    
                         clock uncertainty           -0.155    29.583    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.726    28.857    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_btb_update_valid_reg
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 0.574ns (3.242%)  route 17.133ns (96.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.253 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.923    16.974    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.492    29.253    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X58Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]/C
                         clock pessimism              0.488    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X58Y107        FDRE (Setup_fdre_C_R)       -0.726    28.860    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         28.860    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.418ns  (logic 0.574ns (3.295%)  route 16.844ns (96.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.256 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.634    16.684    E300ArtyDevKitPlatform/sys/tile/frontend/sys_reset
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.495    29.256    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X64Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]/C
                         clock pessimism              0.488    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X64Y107        FDRE (Setup_fdre_C_R)       -0.631    28.958    E300ArtyDevKitPlatform/sys/tile/frontend/s2_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         28.958    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 0.574ns (3.294%)  route 16.853ns (96.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 29.344 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.643    16.693    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.583    29.344    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X79Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]/C
                         clock pessimism              0.488    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X79Y107        FDRE (Setup_fdre_C_R)       -0.631    29.046    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[3]
  -------------------------------------------------------------------
                         required time                         29.046    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.298ns  (logic 0.574ns (3.318%)  route 16.724ns (96.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 29.347 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.514    16.564    E300ArtyDevKitPlatform/sys/tile/frontend/btb/sys_reset
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.586    29.347    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X80Y108        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]/C
                         clock pessimism              0.488    29.835    
                         clock uncertainty           -0.155    29.680    
    SLICE_X80Y108        FDRE (Setup_fdre_C_R)       -0.726    28.954    E300ArtyDevKitPlatform/sys/tile/frontend/btb/pageValid_reg[4]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.574ns (3.316%)  route 16.735ns (96.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.525    16.575    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X72Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[10]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.304ns  (logic 0.574ns (3.317%)  route 16.730ns (96.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.329 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)       12.520    16.571    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.568    29.329    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X73Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]/C
                         clock pessimism              0.488    29.817    
                         clock uncertainty           -0.155    29.662    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.631    29.031    E300ArtyDevKitPlatform/sys/tile/core/csr/_T_271_reg[1]
  -------------------------------------------------------------------
                         required time                         29.031    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 12.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.651    -0.513    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X18Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.287    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[4]
    SLICE_X19Y197        LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[4]_i_1_n_0
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.927    -0.746    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X19Y197        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.155    -0.345    
    SLICE_X19Y197        FDRE (Hold_fdre_C_D)         0.092    -0.253    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.772%)  route 0.349ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.639    -0.525    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/clk_out3
    SLICE_X11Y176        FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/value_reg[0]/Q
                         net (fo=21, routed)          0.349    -0.035    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/A0
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.911    -0.762    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/WCLK
    SLICE_X10Y176        RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.155    -0.357    
    SLICE_X10Y176        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.047    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.376    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[13]
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[13]
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.831    -0.842    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X45Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.155    -0.435    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.091    -0.344    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.650    -0.514    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X11Y192        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.226    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__0_n_0
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.926    -0.747    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X8Y193         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.155    -0.321    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.120    -0.201    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.647    -0.517    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X35Y194        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y194        FDSE (Prop_fdse_C_Q)         0.141    -0.376 r  E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.280    E300ArtyDevKitPlatform/sys/i2c_0_1/fSCL_reg_n_0_[2]
    SLICE_X37Y195        LUT3 (Prop_lut3_I1_O)        0.045    -0.235 r  E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367/O
                         net (fo=1, routed)           0.000    -0.235    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_367__0
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.921    -0.752    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X37Y195        FDSE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg/C
                         clock pessimism              0.251    -0.501    
                         clock uncertainty            0.155    -0.346    
    SLICE_X37Y195        FDSE (Hold_fdse_C_D)         0.091    -0.255    E300ArtyDevKitPlatform/sys/i2c_0_1/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.555    -0.609    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X49Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[26]/Q
                         net (fo=1, routed)           0.095    -0.373    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][26]
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_9[26]
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.824    -0.849    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X48Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.155    -0.441    
    SLICE_X48Y133        FDRE (Hold_fdre_C_D)         0.092    -0.349    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.558    -0.606    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X49Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.370    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_0[9]
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[9]
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.829    -0.844    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X48Y111        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.155    -0.438    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.092    -0.346    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.642ns (22.495%)  route 2.212ns (77.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.392     8.244    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/debug_1_io_dmi_dmiReset
    SLICE_X51Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.669   105.081    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/IBUFG_O
    SLICE_X51Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/C
                         clock pessimism              0.197   105.278    
                         clock uncertainty           -0.035   105.243    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.838    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.642ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.642ns (22.367%)  route 2.228ns (77.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 105.074 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          1.408     8.260    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X53Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.662   105.074    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/IBUFG_O
    SLICE_X53Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/C
                         clock pessimism              0.268   105.343    
                         clock uncertainty           -0.035   105.307    
    SLICE_X53Y154        FDCE (Recov_fdce_C_CLR)     -0.405   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.902    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 96.642    

Slack (MET) :             96.665ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.672ns (26.058%)  route 1.907ns (73.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 105.080 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X59Y156        LUT2 (Prop_lut2_I1_O)        0.154     6.882 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          1.086     7.969    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X51Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.668   105.080    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/IBUFG_O
    SLICE_X51Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.197   105.277    
                         clock uncertainty           -0.035   105.242    
    SLICE_X51Y157        FDCE (Recov_fdce_C_CLR)     -0.608   104.634    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                 96.665    

Slack (MET) :             96.665ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.672ns (26.058%)  route 1.907ns (73.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 105.080 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.797     5.390    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.518     5.908 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.820     6.728    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X59Y156        LUT2 (Prop_lut2_I1_O)        0.154     6.882 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          1.086     7.969    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X51Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.668   105.080    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/IBUFG_O
    SLICE_X51Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.197   105.277    
                         clock uncertainty           -0.035   105.242    
    SLICE_X51Y157        FDCE (Recov_fdce_C_CLR)     -0.608   104.634    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                 96.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.300     2.351    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/debug_1_io_dmi_dmiReset
    SLICE_X50Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.915     2.070    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/IBUFG_O
    SLICE_X50Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/C
                         clock pessimism             -0.255     1.816    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.130     2.181    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X58Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.916     2.071    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X58Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.504     1.567    
    SLICE_X58Y157        FDCE (Remov_fdce_C_CLR)     -0.067     1.500    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.130     2.181    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X58Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.916     2.071    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X58Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.504     1.567    
    SLICE_X58Y157        FDCE (Remov_fdce_C_CLR)     -0.067     1.500    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.209ns (23.994%)  route 0.662ns (76.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.642     1.552    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X58Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.290     2.006    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT1 (Prop_lut1_I0_O)        0.045     2.051 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__2/O
                         net (fo=34, routed)          0.372     2.423    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X49Y155        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.917     2.072    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/IBUFG_O
    SLICE_X49Y155        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/C
                         clock pessimism             -0.255     1.818    
    SLICE_X49Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.358ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/sys_reset
    SLICE_X51Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/clk_out3
    SLICE_X51Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X51Y180        FDCE (Recov_fdce_C_CLR)     -0.607    29.226    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.226    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.358    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/sys_reset
    SLICE_X50Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/clk_out3
    SLICE_X50Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X50Y180        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 0.574ns (4.316%)  route 12.726ns (95.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 29.418 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.516    12.566    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/sys_reset
    SLICE_X50Y178        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.657    29.418    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/clk_out3
    SLICE_X50Y178        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/C
                         clock pessimism              0.569    29.987    
                         clock uncertainty           -0.155    29.832    
    SLICE_X50Y178        FDCE (Recov_fdce_C_CLR)     -0.521    29.311    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.311    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.029ns  (logic 0.574ns (4.406%)  route 12.455ns (95.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 29.409 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.245    12.295    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/sys_reset
    SLICE_X53Y177        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.648    29.409    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/clk_out3
    SLICE_X53Y177        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/C
                         clock pessimism              0.497    29.907    
                         clock uncertainty           -0.155    29.751    
    SLICE_X53Y177        FDCE (Recov_fdce_C_CLR)     -0.607    29.144    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.144    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 16.849    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 0.574ns (4.430%)  route 12.383ns (95.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 29.412 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.173    12.223    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/sys_reset
    SLICE_X53Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.651    29.412    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/clk_out3
    SLICE_X53Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/C
                         clock pessimism              0.497    29.910    
                         clock uncertainty           -0.155    29.754    
    SLICE_X53Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.147    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.147    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.149ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 0.574ns (4.480%)  route 12.239ns (95.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.421 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.029    12.079    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/sys_reset
    SLICE_X48Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.660    29.421    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/clk_out3
    SLICE_X48Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/C
                         clock pessimism              0.569    29.990    
                         clock uncertainty           -0.155    29.835    
    SLICE_X48Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.228    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 17.149    

Slack (MET) :             17.268ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 0.574ns (4.615%)  route 11.864ns (95.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        7.654    11.704    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X53Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.485    29.246    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X53Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X53Y138        FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 17.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.183ns (21.498%)  route 0.668ns (78.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.192     0.331    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X49Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X49Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X49Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.183ns (15.532%)  route 0.995ns (84.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.416     0.658    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X50Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.914    -0.759    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X50Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.488    
    SLICE_X50Y157        FDCE (Remov_fdce_C_CLR)     -0.132    -0.620    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.358ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/sys_reset
    SLICE_X51Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/clk_out3
    SLICE_X51Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X51Y180        FDCE (Recov_fdce_C_CLR)     -0.607    29.226    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.226    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.358    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/sys_reset
    SLICE_X50Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/clk_out3
    SLICE_X50Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X50Y180        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 0.574ns (4.316%)  route 12.726ns (95.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 29.418 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.516    12.566    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/sys_reset
    SLICE_X50Y178        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.657    29.418    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/clk_out3
    SLICE_X50Y178        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/C
                         clock pessimism              0.569    29.987    
                         clock uncertainty           -0.155    29.832    
    SLICE_X50Y178        FDCE (Recov_fdce_C_CLR)     -0.521    29.311    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.311    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.029ns  (logic 0.574ns (4.406%)  route 12.455ns (95.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 29.409 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.245    12.295    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/sys_reset
    SLICE_X53Y177        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.648    29.409    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/clk_out3
    SLICE_X53Y177        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/C
                         clock pessimism              0.497    29.907    
                         clock uncertainty           -0.155    29.751    
    SLICE_X53Y177        FDCE (Recov_fdce_C_CLR)     -0.607    29.144    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.144    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 16.849    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 0.574ns (4.430%)  route 12.383ns (95.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 29.412 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.173    12.223    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/sys_reset
    SLICE_X53Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.651    29.412    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/clk_out3
    SLICE_X53Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/C
                         clock pessimism              0.497    29.910    
                         clock uncertainty           -0.155    29.754    
    SLICE_X53Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.147    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.147    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.149ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 0.574ns (4.480%)  route 12.239ns (95.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.421 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.029    12.079    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/sys_reset
    SLICE_X48Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.660    29.421    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/clk_out3
    SLICE_X48Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/C
                         clock pessimism              0.569    29.990    
                         clock uncertainty           -0.155    29.835    
    SLICE_X48Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.228    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 17.149    

Slack (MET) :             17.268ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 0.574ns (4.615%)  route 11.864ns (95.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        7.654    11.704    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X53Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.485    29.246    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X53Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X53Y138        FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 17.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.183ns (21.498%)  route 0.668ns (78.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.192     0.331    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X49Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X49Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X49Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.183ns (15.532%)  route 0.995ns (84.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.416     0.658    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X50Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.914    -0.759    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X50Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.155    -0.333    
    SLICE_X50Y157        FDCE (Remov_fdce_C_CLR)     -0.132    -0.465    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.358ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/sys_reset
    SLICE_X51Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/clk_out3
    SLICE_X51Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X51Y180        FDCE (Recov_fdce_C_CLR)     -0.607    29.226    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.226    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.358    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/sys_reset
    SLICE_X50Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/clk_out3
    SLICE_X50Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X50Y180        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 0.574ns (4.316%)  route 12.726ns (95.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 29.418 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.516    12.566    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/sys_reset
    SLICE_X50Y178        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.657    29.418    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/clk_out3
    SLICE_X50Y178        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/C
                         clock pessimism              0.569    29.987    
                         clock uncertainty           -0.155    29.832    
    SLICE_X50Y178        FDCE (Recov_fdce_C_CLR)     -0.521    29.311    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.311    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.029ns  (logic 0.574ns (4.406%)  route 12.455ns (95.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 29.409 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.245    12.295    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/sys_reset
    SLICE_X53Y177        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.648    29.409    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/clk_out3
    SLICE_X53Y177        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/C
                         clock pessimism              0.497    29.907    
                         clock uncertainty           -0.155    29.751    
    SLICE_X53Y177        FDCE (Recov_fdce_C_CLR)     -0.607    29.144    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.144    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 16.849    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 0.574ns (4.430%)  route 12.383ns (95.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 29.412 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.173    12.223    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/sys_reset
    SLICE_X53Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.651    29.412    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/clk_out3
    SLICE_X53Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/C
                         clock pessimism              0.497    29.910    
                         clock uncertainty           -0.155    29.754    
    SLICE_X53Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.147    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.147    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.155    29.833    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.312    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.149ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 0.574ns (4.480%)  route 12.239ns (95.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.421 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.029    12.079    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/sys_reset
    SLICE_X48Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.660    29.421    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/clk_out3
    SLICE_X48Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/C
                         clock pessimism              0.569    29.990    
                         clock uncertainty           -0.155    29.835    
    SLICE_X48Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.228    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 17.149    

Slack (MET) :             17.268ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 0.574ns (4.615%)  route 11.864ns (95.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        7.654    11.704    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X53Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.485    29.246    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X53Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X53Y138        FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 17.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.183ns (21.498%)  route 0.668ns (78.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.192     0.331    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X49Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X49Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X49Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.485    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.155    -0.105    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.262    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.183ns (15.532%)  route 0.995ns (84.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.416     0.658    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X50Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.914    -0.759    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X50Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.155    -0.333    
    SLICE_X50Y157        FDCE (Remov_fdce_C_CLR)     -0.132    -0.465    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.360ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/sys_reset
    SLICE_X51Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/clk_out3
    SLICE_X51Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.153    29.835    
    SLICE_X51Y180        FDCE (Recov_fdce_C_CLR)     -0.607    29.228    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.360    

Slack (MET) :             16.446ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 0.574ns (4.220%)  route 13.027ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.817    12.868    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/sys_reset
    SLICE_X50Y180        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/clk_out3
    SLICE_X50Y180        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.153    29.835    
    SLICE_X50Y180        FDCE (Recov_fdce_C_CLR)     -0.521    29.314    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 16.446    

Slack (MET) :             16.746ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 0.574ns (4.316%)  route 12.726ns (95.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 29.418 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.516    12.566    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/sys_reset
    SLICE_X50Y178        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.657    29.418    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/clk_out3
    SLICE_X50Y178        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg/C
                         clock pessimism              0.569    29.987    
                         clock uncertainty           -0.153    29.834    
    SLICE_X50Y178        FDCE (Recov_fdce_C_CLR)     -0.521    29.313    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 16.746    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.029ns  (logic 0.574ns (4.406%)  route 12.455ns (95.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 29.409 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.245    12.295    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/sys_reset
    SLICE_X53Y177        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.648    29.409    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/clk_out3
    SLICE_X53Y177        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg/C
                         clock pessimism              0.497    29.907    
                         clock uncertainty           -0.153    29.753    
    SLICE_X53Y177        FDCE (Recov_fdce_C_CLR)     -0.607    29.146    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.146    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 16.851    

Slack (MET) :             16.926ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 0.574ns (4.430%)  route 12.383ns (95.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 29.412 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.173    12.223    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/sys_reset
    SLICE_X53Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.651    29.412    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/clk_out3
    SLICE_X53Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg/C
                         clock pessimism              0.497    29.910    
                         clock uncertainty           -0.153    29.756    
    SLICE_X53Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.149    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 16.926    

Slack (MET) :             17.135ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.153    29.835    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.314    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.135    

Slack (MET) :             17.135ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.153    29.835    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.314    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.135    

Slack (MET) :             17.135ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 0.574ns (4.445%)  route 12.338ns (95.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 29.419 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.128    12.178    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/sys_reset
    SLICE_X42Y173        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.658    29.419    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/clk_out3
    SLICE_X42Y173        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg/C
                         clock pessimism              0.569    29.988    
                         clock uncertainty           -0.153    29.835    
    SLICE_X42Y173        FDCE (Recov_fdce_C_CLR)     -0.521    29.314    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 17.135    

Slack (MET) :             17.150ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 0.574ns (4.480%)  route 12.239ns (95.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.421 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        8.029    12.079    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/sys_reset
    SLICE_X48Y179        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.660    29.421    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/clk_out3
    SLICE_X48Y179        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg/C
                         clock pessimism              0.569    29.990    
                         clock uncertainty           -0.153    29.837    
    SLICE_X48Y179        FDCE (Recov_fdce_C_CLR)     -0.607    29.230    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 17.150    

Slack (MET) :             17.270ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 0.574ns (4.615%)  route 11.864ns (95.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.806    -0.734    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         4.210     3.932    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X36Y196        LUT1 (Prop_lut1_I0_O)        0.118     4.050 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reg_bp_1_control_dmode_i_1/O
                         net (fo=2039, routed)        7.654    11.704    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X53Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        1.485    29.246    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X53Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X53Y138        FDCE (Recov_fdce_C_CLR)     -0.607    28.974    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.974    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 17.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.183ns (21.498%)  route 0.668ns (78.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.192     0.331    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X49Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X49Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X49Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.183ns (21.389%)  route 0.673ns (78.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.476     0.097    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X48Y158        LUT2 (Prop_lut2_I0_O)        0.042     0.139 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__92/O
                         net (fo=5, routed)           0.197     0.336    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X48Y158        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.916    -0.757    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X48Y158        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X48Y158        FDCE (Remov_fdce_C_CLR)     -0.154    -0.640    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.183ns (16.956%)  route 0.896ns (83.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.318     0.559    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X52Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.913    -0.760    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X52Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.157    -0.417    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.183ns (15.532%)  route 0.995ns (84.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X41Y153        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=133, routed)         0.579     0.200    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y156        LUT2 (Prop_lut2_I0_O)        0.042     0.242 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__93/O
                         net (fo=10, routed)          0.416     0.658    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X50Y157        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=9776, routed)        0.914    -0.759    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X50Y157        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.271    -0.488    
    SLICE_X50Y157        FDCE (Remov_fdce_C_CLR)     -0.132    -0.620    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  1.278    





