Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Mar 12 21:11:07 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.357        0.000                      0                  135        0.176        0.000                      0                  135        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.357        0.000                      0                  135        0.176        0.000                      0                  135        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.148ns (81.441%)  route 0.489ns (18.559%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.608     5.192    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  alutester/slowCounter/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    alutester/slowCounter/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  alutester/slowCounter/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    alutester/slowCounter/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  alutester/slowCounter/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.926    alutester/slowCounter/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  alutester/slowCounter/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    alutester/slowCounter/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  alutester/slowCounter/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    alutester/slowCounter/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  alutester/slowCounter/M_ctr_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    alutester/slowCounter/M_ctr_q_reg[24]_i_1__0_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  alutester/slowCounter/M_ctr_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.830    alutester/slowCounter/M_ctr_q_reg[28]_i_1_n_6
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.498    14.902    alutester/slowCounter/CLK
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[29]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.062    15.187    alutester/slowCounter/M_ctr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 alutester/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowClock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 2.034ns (78.780%)  route 0.548ns (21.220%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/slowClock/CLK
    SLICE_X62Y72         FDRE                                         r  alutester/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  alutester/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.188    alutester/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.862 r  alutester/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    alutester/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  alutester/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    alutester/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  alutester/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    alutester/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  alutester/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    alutester/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  alutester/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    alutester/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  alutester/slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    alutester/slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.775 r  alutester/slowClock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.775    alutester/slowClock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X62Y78         FDRE                                         r  alutester/slowClock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.497    14.901    alutester/slowClock/CLK
    SLICE_X62Y78         FDRE                                         r  alutester/slowClock/M_ctr_q_reg[25]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.062    15.186    alutester/slowClock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 2.053ns (80.747%)  route 0.489ns (19.253%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.608     5.192    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  alutester/slowCounter/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    alutester/slowCounter/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  alutester/slowCounter/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    alutester/slowCounter/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  alutester/slowCounter/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.926    alutester/slowCounter/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  alutester/slowCounter/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    alutester/slowCounter/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  alutester/slowCounter/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    alutester/slowCounter/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  alutester/slowCounter/M_ctr_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    alutester/slowCounter/M_ctr_q_reg[24]_i_1__0_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 r  alutester/slowCounter/M_ctr_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.735    alutester/slowCounter/M_ctr_q_reg[28]_i_1_n_5
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.498    14.902    alutester/slowCounter/CLK
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[30]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.062    15.187    alutester/slowCounter/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.037ns (80.625%)  route 0.489ns (19.375%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.608     5.192    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  alutester/slowCounter/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    alutester/slowCounter/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  alutester/slowCounter/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    alutester/slowCounter/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  alutester/slowCounter/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.926    alutester/slowCounter/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  alutester/slowCounter/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    alutester/slowCounter/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  alutester/slowCounter/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    alutester/slowCounter/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  alutester/slowCounter/M_ctr_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    alutester/slowCounter/M_ctr_q_reg[24]_i_1__0_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.719 r  alutester/slowCounter/M_ctr_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.719    alutester/slowCounter/M_ctr_q_reg[28]_i_1_n_7
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.498    14.902    alutester/slowCounter/CLK
    SLICE_X63Y80         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[28]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.062    15.187    alutester/slowCounter/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.608     5.192    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  alutester/slowCounter/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    alutester/slowCounter/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  alutester/slowCounter/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    alutester/slowCounter/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  alutester/slowCounter/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.926    alutester/slowCounter/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  alutester/slowCounter/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    alutester/slowCounter/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  alutester/slowCounter/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    alutester/slowCounter/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.716 r  alutester/slowCounter/M_ctr_q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.716    alutester/slowCounter/M_ctr_q_reg[24]_i_1__0_n_6
    SLICE_X63Y79         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.498    14.902    alutester/slowCounter/CLK
    SLICE_X63Y79         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[25]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y79         FDRE (Setup_fdre_C_D)        0.062    15.187    alutester/slowCounter/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/FSM_sequential_M_testerfsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.766ns (32.973%)  route 1.557ns (67.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  alutester/FSM_sequential_M_testerfsm_q_reg[1]/Q
                         net (fo=14, routed)          0.914     6.625    alutester/M_testerfsm_q[1]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  alutester/FSM_sequential_M_testerfsm_q[4]_i_3/O
                         net (fo=1, routed)           0.264     7.013    alutester/slowClock/FSM_sequential_M_testerfsm_q_reg[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  alutester/slowClock/FSM_sequential_M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.379     7.516    alutester/slowClock_n_1
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.899    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[0]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X64Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.989    alutester/FSM_sequential_M_testerfsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/FSM_sequential_M_testerfsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.766ns (32.973%)  route 1.557ns (67.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  alutester/FSM_sequential_M_testerfsm_q_reg[1]/Q
                         net (fo=14, routed)          0.914     6.625    alutester/M_testerfsm_q[1]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  alutester/FSM_sequential_M_testerfsm_q[4]_i_3/O
                         net (fo=1, routed)           0.264     7.013    alutester/slowClock/FSM_sequential_M_testerfsm_q_reg[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  alutester/slowClock/FSM_sequential_M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.379     7.516    alutester/slowClock_n_1
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.899    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X64Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.989    alutester/FSM_sequential_M_testerfsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/FSM_sequential_M_testerfsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.766ns (32.973%)  route 1.557ns (67.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  alutester/FSM_sequential_M_testerfsm_q_reg[1]/Q
                         net (fo=14, routed)          0.914     6.625    alutester/M_testerfsm_q[1]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  alutester/FSM_sequential_M_testerfsm_q[4]_i_3/O
                         net (fo=1, routed)           0.264     7.013    alutester/slowClock/FSM_sequential_M_testerfsm_q_reg[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  alutester/slowClock/FSM_sequential_M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.379     7.516    alutester/slowClock_n_1
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.899    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[2]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X64Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.989    alutester/FSM_sequential_M_testerfsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/FSM_sequential_M_testerfsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.766ns (32.973%)  route 1.557ns (67.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  alutester/FSM_sequential_M_testerfsm_q_reg[1]/Q
                         net (fo=14, routed)          0.914     6.625    alutester/M_testerfsm_q[1]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  alutester/FSM_sequential_M_testerfsm_q[4]_i_3/O
                         net (fo=1, routed)           0.264     7.013    alutester/slowClock/FSM_sequential_M_testerfsm_q_reg[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  alutester/slowClock/FSM_sequential_M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.379     7.516    alutester/slowClock_n_1
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.899    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[3]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X64Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.989    alutester/FSM_sequential_M_testerfsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/FSM_sequential_M_testerfsm_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.766ns (32.973%)  route 1.557ns (67.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.609     5.193    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  alutester/FSM_sequential_M_testerfsm_q_reg[1]/Q
                         net (fo=14, routed)          0.914     6.625    alutester/M_testerfsm_q[1]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  alutester/FSM_sequential_M_testerfsm_q[4]_i_3/O
                         net (fo=1, routed)           0.264     7.013    alutester/slowClock/FSM_sequential_M_testerfsm_q_reg[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  alutester/slowClock/FSM_sequential_M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.379     7.516    alutester/slowClock_n_1
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.899    alutester/CLK
    SLICE_X64Y77         FDRE                                         r  alutester/FSM_sequential_M_testerfsm_q_reg[4]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X64Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.989    alutester/FSM_sequential_M_testerfsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.526    reset_cond/CLK
    SLICE_X60Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.082     1.772    reset_cond/M_stage_d[1]
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.849     2.038    reset_cond/CLK
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y77         FDSE (Hold_fdse_C_D)         0.057     1.596    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.526    reset_cond/CLK
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.837    reset_cond/M_stage_d[2]
    SLICE_X64Y76         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.848     2.038    reset_cond/CLK
    SLICE_X64Y76         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X64Y76         FDSE (Hold_fdse_C_D)         0.059     1.618    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.527    alutester/slowCounter/CLK
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  alutester/slowCounter/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.776    alutester/slowCounter/M_ctr_q_reg_n_0_[23]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_4
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     2.041    alutester/slowCounter/CLK
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    alutester/slowCounter/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.580     1.524    alutester/slowCounter/CLK
    SLICE_X63Y75         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  alutester/slowCounter/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    alutester/slowCounter/M_ctr_q_reg_n_0_[11]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  alutester/slowCounter/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    alutester/slowCounter/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y75         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.847     2.037    alutester/slowCounter/CLK
    SLICE_X63Y75         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105     1.629    alutester/slowCounter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.527    alutester/slowCounter/CLK
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  alutester/slowCounter/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.776    alutester/slowCounter/M_ctr_q_reg_n_0_[19]
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.850     2.040    alutester/slowCounter/CLK
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.632    alutester/slowCounter/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.580     1.524    alutester/slowCounter/CLK
    SLICE_X63Y74         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  alutester/slowCounter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    alutester/slowCounter/M_ctr_q_reg_n_0_[7]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  alutester/slowCounter/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    alutester/slowCounter/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y74         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.847     2.037    alutester/slowCounter/CLK
    SLICE_X63Y74         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.105     1.629    alutester/slowCounter/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.581     1.525    alutester/slowCounter/CLK
    SLICE_X63Y76         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  alutester/slowCounter/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    alutester/slowCounter/M_ctr_q_reg_n_0_[15]
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  alutester/slowCounter/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    alutester/slowCounter/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X63Y76         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.848     2.038    alutester/slowCounter/CLK
    SLICE_X63Y76         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.105     1.630    alutester/slowCounter/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.581     1.525    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  alutester/slowCounter/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    alutester/slowCounter/M_ctr_q_reg_n_0_[3]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  alutester/slowCounter/M_ctr_q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    alutester/slowCounter/M_ctr_q_reg[0]_i_1__0_n_4
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.848     2.038    alutester/slowCounter/CLK
    SLICE_X63Y73         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.105     1.630    alutester/slowCounter/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.527    alutester/slowCounter/CLK
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  alutester/slowCounter/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.773    alutester/slowCounter/M_ctr_q_reg_n_0_[20]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  alutester/slowCounter/M_ctr_q_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.888    alutester/slowCounter/M_ctr_q_reg[20]_i_1__0_n_7
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     2.041    alutester/slowCounter/CLK
    SLICE_X63Y78         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[20]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    alutester/slowCounter/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 alutester/slowCounter/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutester/slowCounter/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.527    alutester/slowCounter/CLK
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  alutester/slowCounter/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.773    alutester/slowCounter/M_ctr_q_reg_n_0_[16]
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  alutester/slowCounter/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.888    alutester/slowCounter/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.850     2.040    alutester/slowCounter/CLK
    SLICE_X63Y77         FDRE                                         r  alutester/slowCounter/M_ctr_q_reg[16]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.632    alutester/slowCounter/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   alutester/FSM_sequential_M_testerfsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   alutester/FSM_sequential_M_testerfsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   alutester/FSM_sequential_M_testerfsm_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   alutester/FSM_sequential_M_testerfsm_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   alutester/FSM_sequential_M_testerfsm_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   alutester/slowClock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y75   alutester/slowClock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   alutester/slowClock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   alutester/slowClock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   alutester/slowClock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   alutester/slowClock/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alutester/slowClock/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alutester/slowClock/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alutester/slowClock/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alutester/slowClock/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   alutester/slowCounter/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   alutester/slowCounter/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   alutester/slowClock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   alutester/slowClock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   alutester/slowClock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   alutester/slowClock/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   alutester/slowClock/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   alutester/slowCounter/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   alutester/slowCounter/M_ctr_q_reg[11]/C



