[
	{	
		"name": "XOR_LOW",
		"type": "combinational",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/xor.spice",
		"signature": "fxor A B vdd",
		"drive": "X1",
		"pins": [
			{
				"name": "A",
				"type": "input",
				"capacitance": "0.003"
			},
			{
				"name": "B",
				"type": "input",
				"capacitance": "0.003"
			},
			{
				"name": "vdd",
				"type": "power"
			},
			{
				"name": "fxor",
				"type": "output",
				"max_capacitance": "0.6064",
				"function": "(A ^ B)",
				"timing": [
					{
						"related_pin": "A",
						"timing_sense": "binate",
						"binate_type": "positive 0",
						"other_pin": "B",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "B",
						"timing_sense": "binate",
						"binate_type": "positive 0",
						"other_pin": "A",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				] 
			}
		]
	},
	{	
		"name": "XNOR_LOW",
		"type": "combinational",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/xnor.spice",
		"signature": "xnor A B vdd",
		"drive": "X1",
		"pins": [
			{
				"name": "A",
				"type": "input",
				"capacitance": "0.003"
			},
			{
				"name": "B",
				"type": "input",
				"capacitance": "0.003"
			},
			{
				"name": "vdd",
				"type": "power"
			},
			{
				"name": "xnor",
				"type": "output",
				"max_capacitance": "0.6064",
				"function": "!(A ^ B)",
				"timing": [
					{
						"related_pin": "A",
						"timing_sense": "binate",
						"binate_type": "negative 0",
						"other_pin": "B",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "B",
						"timing_sense": "binate",
						"binate_type": "negative 0",
						"other_pin": "A",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				] 
			}
		]
	},
	{	
		"name": "DFFRS_LOW",
		"type": "sequential",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/dffrs.spice",
		"signature": "Q Qm D CLK S R Vdd",
		"drive": "X1",
		"pins": [
			{
				"name": "D",
				"type": "input",
				"capacitance": "0.003",
				"timing": [
					{
						"related_pin": "CLK",
						"type": "setup_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					},
					{
						"related_pin": "CLK",
						"type": "hold_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					}
				]
			},
			{
				"name": "S",
				"type": "preset",
				"capacitance": "0.003",
				"timing": [
					{
						"related_pin": "CLK",
						"type": "recovery_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					},
					{
						"related_pin": "CLK",
						"type": "removal_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					}
				]
			},
			{
				"name": "R",
				"type": "clear",
				"capacitance": "0.003",
				"timing": [
					{
						"related_pin": "CLK",
						"type": "recovery_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					},
					{
						"related_pin": "CLK",
						"type": "removal_rising",
						"related_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"],
						"constrained_slew": ["0.0042", "0.0307", "0.0768", "0.48", "3"]
					}
				]
			},
			{
				"name": "CLK",
				"capacitance": "0.003",
				"type": "clock"
			},
			{
				"name": "Vdd",
				"type": "power"
			},
			{
				"name": "Q",
				"type": "output",
				"function": "IQ",
				"max_capacitance": "0.2128",
				"timing": [
					{
						"related_pin": "CLK",
						"timing_sense": "non_unate",
						"type": "rising_edge",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "R",
						"type": "clear",
						"sense": "negative_unate",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{	
						"related_pin": "S",
						"type": "preset",
						"sense": "positive_unate",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				] 
			},
			{
				"name": "Qm",
				"type": "output",
				"function": "IQN",
				"max_capacitance": "0.2128",
				"timing": [
					{
						"related_pin": "CLK",
						"timing_sense": "non_unate",
						"type": "rising_edge",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "R",
						"type": "clear",
						"sense": "positive_unate",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{	
						"related_pin": "S",
						"type": "preset",
						"sense": "negative_unate",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				]
			}
		]
	}
]
