

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s'
================================================================
* Date:           Wed Nov 15 18:37:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.979 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 5 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_1_V_read_1, i32 2, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 6 'partselect' 'trunc_ln' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 2)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 7 'bitselect' 'tmp' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln718 = trunc i16 %data_1_V_read_1 to i1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 8 'trunc' 'trunc_ln718' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'bitselect' 'tmp_241' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %trunc_ln718, %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 10 'or' 'or_ln412' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 1)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 11 'bitselect' 'tmp_242' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415_1 = and i1 %or_ln412, %tmp_242" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'and' 'and_ln415_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415_1 to i8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'zext' 'zext_ln415' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'add' 'add_ln415' <Predicate = (icmp_ln1494_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415, i32 7)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'bitselect' 'tmp_243' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%xor_ln416 = xor i1 %tmp_243, true" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'xor' 'xor_ln416' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%and_ln416 = and i1 %tmp_241, %xor_ln416" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'and' 'and_ln416' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_20_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_1, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'partselect' 'p_Result_20_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_20_1, -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'icmp' 'icmp_ln879' <Predicate = (icmp_ln1494_1 & and_ln416)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_20_1, 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'icmp' 'icmp_ln768' <Predicate = (icmp_ln1494_1 & !and_ln416)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'select' 'select_ln777' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%select_ln340_1 = select i1 %select_ln777, i8 %add_ln415, i8 -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'select' 'select_ln340_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i8 %select_ln340_1, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'select' 'select_ln1494' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_8_V_read_1, i32 2, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'partselect' 'trunc_ln708_s' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 2)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'bitselect' 'tmp_244' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%trunc_ln718_59 = trunc i16 %data_8_V_read_1 to i1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'trunc' 'trunc_ln718_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'bitselect' 'tmp_245' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%or_ln412_59 = or i1 %trunc_ln718_59, %tmp_244" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'or' 'or_ln412_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 1)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'bitselect' 'tmp_246' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%and_ln415_8 = and i1 %or_ln412_59, %tmp_246" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'and' 'and_ln415_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%zext_ln415_59 = zext i1 %and_ln415_8 to i8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'zext' 'zext_ln415_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns) (out node of the LUT)   --->   "%add_ln415_59 = add i8 %zext_ln415_59, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'add' 'add_ln415_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_59, i32 7)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'bitselect' 'tmp_247' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%xor_ln416_59 = xor i1 %tmp_247, true" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'xor' 'xor_ln416_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%and_ln416_59 = and i1 %tmp_245, %xor_ln416_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'and' 'and_ln416_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_20_8 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_1, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'partselect' 'p_Result_20_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln879_59 = icmp eq i6 %p_Result_20_8, -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'icmp' 'icmp_ln879_59' <Predicate = (icmp_ln1494_8 & and_ln416_59)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln768_59 = icmp eq i6 %p_Result_20_8, 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'icmp' 'icmp_ln768_59' <Predicate = (icmp_ln1494_8 & !and_ln416_59)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_59, i1 %icmp_ln768_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'select' 'select_ln777_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%select_ln340_8 = select i1 %select_ln777_59, i8 %add_ln415_59, i8 -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'select' 'select_ln340_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1494_59 = select i1 %icmp_ln1494_8, i8 %select_ln340_8, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'select' 'select_ln1494_59' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8 } undef, i8 %select_ln1494, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8 } %mrv, i8 %select_ln1494_59, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "ret { i8, i8 } %mrv_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.979ns
The critical path consists of the following:
	wire read on port 'data_8_V_read' (firmware/nnet_utils/nnet_activation.h:39) [3]  (0 ns)
	'icmp' operation ('icmp_ln1494_8', firmware/nnet_utils/nnet_activation.h:45) [25]  (0.676 ns)
	'select' operation ('res[8].V', firmware/nnet_utils/nnet_activation.h:45) [43]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
