<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6700/ip/hpm_lcdc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6700_2ip_2hpm__lcdc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_lcdc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6700_2ip_2hpm__lcdc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_LCDC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_LCDC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structLCDC__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#aba7432639047cca2897a83b3d55bab6c">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#aba7432639047cca2897a83b3d55bab6c">CTRL</a>;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a05de52df3969077d3dd6e7dacd01d2bd">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a05de52df3969077d3dd6e7dacd01d2bd">BGND_CL</a>;                     <span class="comment">/* 0x4: Background Color Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#ac90d6f00511815ab6954bf3809fff46e">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#ac90d6f00511815ab6954bf3809fff46e">DISP_WN_SIZE</a>;                <span class="comment">/* 0x8: Display Window Size Register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a23e3eb6baf8ee46e49bb1070efe806a9">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a23e3eb6baf8ee46e49bb1070efe806a9">HSYNC_PARA</a>;                  <span class="comment">/* 0xC: HSYNC Config Register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a51a2350a443b4ce5896dd0dcc83bb02e">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a51a2350a443b4ce5896dd0dcc83bb02e">VSYNC_PARA</a>;                  <span class="comment">/* 0x10: VSYNC Config Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a5afc96384453d39e003dbcea7bcba8ae">   18</a></span>    __W  uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a5afc96384453d39e003dbcea7bcba8ae">DMA_ST</a>;                      <span class="comment">/* 0x14: DMA Status Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a9e1b32b683bceabca10ec55b16d23916">   19</a></span>    __W  uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a9e1b32b683bceabca10ec55b16d23916">ST</a>;                          <span class="comment">/* 0x18: Status Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#af0973c396d4efc10e279025493841139">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#af0973c396d4efc10e279025493841139">INT_EN</a>;                      <span class="comment">/* 0x1C: Interrupt Enable Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a93b2d0322896c9a4f540451e38410a4c">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a93b2d0322896c9a4f540451e38410a4c">TXFIFO</a>;                      <span class="comment">/* 0x20: TX FIFO Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#af8098b7d8a01eac29b9e1b4e89f973ad">   22</a></span>    __R  uint8_t  RESERVED0[476];              <span class="comment">/* 0x24 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a371f646d2dd56a1b41aa27e3bea4baa3">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a371f646d2dd56a1b41aa27e3bea4baa3">LAYCTRL</a>;                 <span class="comment">/* 0x200: Layer Control Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a98efca5a29de6ae77367727099dd8ce7">   25</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a98efca5a29de6ae77367727099dd8ce7">ALPHAS</a>;                  <span class="comment">/* 0x204: Layer Alpha Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#acae6f25478ebba82decf10cb791e0eb1">   26</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#acae6f25478ebba82decf10cb791e0eb1">LAYSIZE</a>;                 <span class="comment">/* 0x208: Layer Size Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a6fc376ba7eb53538b7de91445a5f0055">   27</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a6fc376ba7eb53538b7de91445a5f0055">LAYPOS</a>;                  <span class="comment">/* 0x20C: Layer Position Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#ae1dffb4a027bf8428a39661381bfa907">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#ae1dffb4a027bf8428a39661381bfa907">START0</a>;                  <span class="comment">/* 0x210: Layer Buffer Pointer Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0x214 - 0x217: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a3b3fc234109c319bccc847e74f394514">   30</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a3b3fc234109c319bccc847e74f394514">LINECFG</a>;                 <span class="comment">/* 0x218: Layer Bus Config Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a3d14914f90fcfeecdd229847cf9d8d75">   31</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a3d14914f90fcfeecdd229847cf9d8d75">BG_CL</a>;                   <span class="comment">/* 0x21C: Layer Background Color Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a7913388d56f87dbb69bc24e23117cfe2">   32</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a7913388d56f87dbb69bc24e23117cfe2">CSC_COEF0</a>;               <span class="comment">/* 0x220: Layer Color Space Conversion Config Register 0 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a6cb88785e7cf1863bb6476b87e22081a">   33</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a6cb88785e7cf1863bb6476b87e22081a">CSC_COEF1</a>;               <span class="comment">/* 0x224: Layer Color Space Conversion Config Register 1 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a8b24537bf6a1cdff82baa49977e32c26">   34</a></span>        __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a8b24537bf6a1cdff82baa49977e32c26">CSC_COEF2</a>;               <span class="comment">/* 0x228: Layer Color Space Conversion Config Register 2 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#af43ce0f34aaa16c43f67e26f83b876a1">   35</a></span>        __R  uint8_t  RESERVED1[20];           <span class="comment">/* 0x22C - 0x23F: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a3b7821d1683b4501a484b2abd18622f6">   36</a></span>    } LAYER[8];</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structLCDC__Type.html#a6681c8ccbbed6631199dfefcedd4c7c3">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCDC__Type.html#a6681c8ccbbed6631199dfefcedd4c7c3">CLUT_LOAD</a>;                   <span class="comment">/* 0x400: Clut Load Control Register */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>} <a class="code hl_struct" href="structLCDC__Type.html">LCDC_Type</a>;</div>
</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * SW_RST (RW)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * Software reset, high active. When write 1 ,all internal logical will be reset.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * 0b - No action</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * 1b - All LCDC internal registers are forced into their reset state. Interface registers are not affected.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ad672736635b68e9a928248db4689de70">   49</a></span><span class="preprocessor">#define LCDC_CTRL_SW_RST_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7d720bb4af89f223f99ca6b587f3cf3a">   50</a></span><span class="preprocessor">#define LCDC_CTRL_SW_RST_SHIFT (31U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aea6464f4144342b2ee164ffb0e7020a5">   51</a></span><span class="preprocessor">#define LCDC_CTRL_SW_RST_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_SW_RST_SHIFT) &amp; LCDC_CTRL_SW_RST_MASK)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a077e283a2285354a0be34ddf7c891446">   52</a></span><span class="preprocessor">#define LCDC_CTRL_SW_RST_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_SW_RST_MASK) &gt;&gt; LCDC_CTRL_SW_RST_SHIFT)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * DISP_ON (RW)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * Display panel On/Off mode.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 0b - Display Off.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 1b - Display On.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * Display can be set off at any time, but it can only be set on after VS_BLANK status is asserted.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * So a good procedure to stop and turn on the display is:</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * 1) clr VS_BLANK status</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * 2) assert software reset</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * 3) de-assert software reset</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * 4) set display off</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * 5) check VS_BLANK status until it is asserted,</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 6)reset the module, change settings</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 7) set display on</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ad93249142edf1fd6f4536caf6412f922">   70</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_ON_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a2cec713fc637b714e196a56f26b5ee59">   71</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_ON_SHIFT (30U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7babd91cd7573c92912357467fabda1f">   72</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_ON_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_DISP_ON_SHIFT) &amp; LCDC_CTRL_DISP_ON_MASK)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aafb96a3fdf290d3f0a9c3c18b3e0add7">   73</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_ON_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_DISP_ON_MASK) &gt;&gt; LCDC_CTRL_DISP_ON_SHIFT)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * LINE_PATTERN (RW)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * LCDIF line output order.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * 000b - RGB.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * 001b - RBG.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 010b - GBR.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 011b - GRB.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * 100b - BRG.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 101b - BGR.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a2759245f44e9c1c1643c94c8d5d47b2a">   86</a></span><span class="preprocessor">#define LCDC_CTRL_LINE_PATTERN_MASK (0x38000000UL)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a44c2547712b7191a632f98b47418160d">   87</a></span><span class="preprocessor">#define LCDC_CTRL_LINE_PATTERN_SHIFT (27U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab8f7f9a30d1ccbea57ae0a4f9b56f29d">   88</a></span><span class="preprocessor">#define LCDC_CTRL_LINE_PATTERN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_LINE_PATTERN_SHIFT) &amp; LCDC_CTRL_LINE_PATTERN_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afeef0ccae98670632b7e9d6ac111115e">   89</a></span><span class="preprocessor">#define LCDC_CTRL_LINE_PATTERN_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_LINE_PATTERN_MASK) &gt;&gt; LCDC_CTRL_LINE_PATTERN_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * DISP_MODE (RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * LCDIF operating mode.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * 00b - Normal mode. Panel content controlled by layer configuration.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 01b - Test Mode1.(BGND Color Display)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * 10b - Test Mode2.(Column Color Bar)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 11b - Test Mode3.(Row Color Bar)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1f09aced3edf31adceec306d0c984928">  100</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_MODE_MASK (0x6000000UL)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6e7d6f58b750a6a2b781f91f44bfee30">  101</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a66f23a0ba0bcd77ad173bba147235387">  102</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_DISP_MODE_SHIFT) &amp; LCDC_CTRL_DISP_MODE_MASK)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a385d9135f52a4c9f8c64741a95bbe4d3">  103</a></span><span class="preprocessor">#define LCDC_CTRL_DISP_MODE_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_DISP_MODE_MASK) &gt;&gt; LCDC_CTRL_DISP_MODE_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/*</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * BGDCL4CLR (RW)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> *</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * background color for clear mode when the alpha channel is 0</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab13500da4cd84309b28d7cae736b93f1">  110</a></span><span class="preprocessor">#define LCDC_CTRL_BGDCL4CLR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab3a7b9cce3f1acf0f05837af38b264b9">  111</a></span><span class="preprocessor">#define LCDC_CTRL_BGDCL4CLR_SHIFT (24U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3f9b255b33f186cee50cd5a223631e46">  112</a></span><span class="preprocessor">#define LCDC_CTRL_BGDCL4CLR_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_BGDCL4CLR_SHIFT) &amp; LCDC_CTRL_BGDCL4CLR_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5267a5ca4e1872a4d078007a695eb05c">  113</a></span><span class="preprocessor">#define LCDC_CTRL_BGDCL4CLR_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_BGDCL4CLR_MASK) &gt;&gt; LCDC_CTRL_BGDCL4CLR_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * ARQOS (RW)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> *</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * ARQOS for bus fabric arbitration</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a280a3784add5623f5f570929134638cd">  120</a></span><span class="preprocessor">#define LCDC_CTRL_ARQOS_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae6c2875f7d88eee778f43ad40a71078a">  121</a></span><span class="preprocessor">#define LCDC_CTRL_ARQOS_SHIFT (20U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8521fdf64d509d8b0fbef1d80993767c">  122</a></span><span class="preprocessor">#define LCDC_CTRL_ARQOS_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_ARQOS_SHIFT) &amp; LCDC_CTRL_ARQOS_MASK)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a044e943d1d8f4c5f07dbfe314c86c6a3">  123</a></span><span class="preprocessor">#define LCDC_CTRL_ARQOS_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_ARQOS_MASK) &gt;&gt; LCDC_CTRL_ARQOS_SHIFT)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/*</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * INV_PXDATA (RW)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> *</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * Indicates if value at the output (pixel data output) needs to be negated.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * 0b - Output is to remain same as the data inside memory</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * 1b - Output to be negated from the data inside memory</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a07ba49bf53a46881553d6a430ec0d151">  132</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXDATA_MASK (0x10U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a919a05937ca0aeadada0cecce5fd3acd">  133</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXDATA_SHIFT (4U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aaca6f06ba4ecbe3df355e97477f42167">  134</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXDATA_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_INV_PXDATA_SHIFT) &amp; LCDC_CTRL_INV_PXDATA_MASK)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a0868cf187f30cbb2f070c9233d1ad95d">  135</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXDATA_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_INV_PXDATA_MASK) &gt;&gt; LCDC_CTRL_INV_PXDATA_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * INV_PXCLK (RW)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * Polarity change of Pixel Clock.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * 0b - LCDC outputs data on the rising edge, and Display samples data on the falling edge</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * 1b - LCDC outputs data on the falling edge, Display samples data on the rising edge</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a23c8f164f34cd48efcdab76f9c4591a4">  144</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXCLK_MASK (0x8U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a24a9a5e9d36777e96abca032d7071983">  145</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXCLK_SHIFT (3U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8732712e34d7256c53b0334c0e73b975">  146</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXCLK_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_INV_PXCLK_SHIFT) &amp; LCDC_CTRL_INV_PXCLK_MASK)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af09c78bd4ac58a475fefb10c6dfc7d38">  147</a></span><span class="preprocessor">#define LCDC_CTRL_INV_PXCLK_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_INV_PXCLK_MASK) &gt;&gt; LCDC_CTRL_INV_PXCLK_SHIFT)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * INV_HREF (RW)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * Polarity of HREF</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * 0b - HREF signal active HIGH, indicating active pixel data</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * 1b - HREF signal active LOW</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6f8583fe81e2014290ad7cc7f175f536">  156</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HREF_MASK (0x4U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9b386cedbfd175e0e87c31f3ee7755e2">  157</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HREF_SHIFT (2U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a20e0988472baa9daf90b7a35f1504c49">  158</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HREF_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_INV_HREF_SHIFT) &amp; LCDC_CTRL_INV_HREF_MASK)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae494b688295f19a29bd921830195a860">  159</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HREF_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_INV_HREF_MASK) &gt;&gt; LCDC_CTRL_INV_HREF_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * INV_VSYNC (RW)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * Polarity of VSYNC</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * 0b - VSYNC signal active HIGH</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 1b - VSYNC signal active LOW</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a17fcd87941aa9ed3c6a3053cf1978537">  168</a></span><span class="preprocessor">#define LCDC_CTRL_INV_VSYNC_MASK (0x2U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a37e273048a91379b1f9cd9c5e1c38ac5">  169</a></span><span class="preprocessor">#define LCDC_CTRL_INV_VSYNC_SHIFT (1U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af93934f96bb8018b70286ebf92c9d492">  170</a></span><span class="preprocessor">#define LCDC_CTRL_INV_VSYNC_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_INV_VSYNC_SHIFT) &amp; LCDC_CTRL_INV_VSYNC_MASK)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#acb089c15275e47a7c8105a6f869c55ab">  171</a></span><span class="preprocessor">#define LCDC_CTRL_INV_VSYNC_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_INV_VSYNC_MASK) &gt;&gt; LCDC_CTRL_INV_VSYNC_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * INV_HSYNC (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * Polarity of HSYNC</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * 0b - HSYNC signal active HIGH</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * 1b - HSYNC signal active LOW</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab263520f86a821ba30b8fc3d44a922b0">  180</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HSYNC_MASK (0x1U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a4023520c7041c63bffc3cfb945bb840d">  181</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HSYNC_SHIFT (0U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a47817a749995c25be565b6d669cac9f9">  182</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HSYNC_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CTRL_INV_HSYNC_SHIFT) &amp; LCDC_CTRL_INV_HSYNC_MASK)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab1279de96e6e3be2a53bfbea9ad912d3">  183</a></span><span class="preprocessor">#define LCDC_CTRL_INV_HSYNC_GET(x) (((uint32_t)(x) &amp; LCDC_CTRL_INV_HSYNC_MASK) &gt;&gt; LCDC_CTRL_INV_HSYNC_SHIFT)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/* Bitfield definition for register: BGND_CL */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/*</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * R (RW)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> *</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * Red component of the default color displayed in the sectors where no layer is active.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a80bf4ebf4e4a9239cd88ac75350ca62a">  191</a></span><span class="preprocessor">#define LCDC_BGND_CL_R_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac64b33bb943a643d5f9a9057e550815d">  192</a></span><span class="preprocessor">#define LCDC_BGND_CL_R_SHIFT (16U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3eceacc5b3bf713a37c94f9baa4014cb">  193</a></span><span class="preprocessor">#define LCDC_BGND_CL_R_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_BGND_CL_R_SHIFT) &amp; LCDC_BGND_CL_R_MASK)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ad98b823d99a21365d096c2d645835a1e">  194</a></span><span class="preprocessor">#define LCDC_BGND_CL_R_GET(x) (((uint32_t)(x) &amp; LCDC_BGND_CL_R_MASK) &gt;&gt; LCDC_BGND_CL_R_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * G (RW)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * Green component of the default color displayed in the sectors where no layer is active.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9b7cd4dc3115c1e6b83321e11079ef1b">  201</a></span><span class="preprocessor">#define LCDC_BGND_CL_G_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae46c6ea3349e524d620127a6969ea7f3">  202</a></span><span class="preprocessor">#define LCDC_BGND_CL_G_SHIFT (8U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a45b87c0b8338b365de5a394521aedf08">  203</a></span><span class="preprocessor">#define LCDC_BGND_CL_G_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_BGND_CL_G_SHIFT) &amp; LCDC_BGND_CL_G_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afe00569c478e25172dd92db80185db32">  204</a></span><span class="preprocessor">#define LCDC_BGND_CL_G_GET(x) (((uint32_t)(x) &amp; LCDC_BGND_CL_G_MASK) &gt;&gt; LCDC_BGND_CL_G_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * B (RW)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * Blue component of the default color displayed in the sectors where no layer is active.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a185633028d9105793882fcbd73d6e8b6">  211</a></span><span class="preprocessor">#define LCDC_BGND_CL_B_MASK (0xFFU)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ada2477c7fe340801b1818004ba845f9b">  212</a></span><span class="preprocessor">#define LCDC_BGND_CL_B_SHIFT (0U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af39a314f25bc0abd64f8958fdb0951fa">  213</a></span><span class="preprocessor">#define LCDC_BGND_CL_B_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_BGND_CL_B_SHIFT) &amp; LCDC_BGND_CL_B_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a917e2a6b14b68552b009dcf1d1b506da">  214</a></span><span class="preprocessor">#define LCDC_BGND_CL_B_GET(x) (((uint32_t)(x) &amp; LCDC_BGND_CL_B_MASK) &gt;&gt; LCDC_BGND_CL_B_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Bitfield definition for register: DISP_WN_SIZE */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * Sets the display size vertical resolution in pixels.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aea443062309b419869cc88675ee812ee">  222</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_Y_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a233c10d810c49d529af70daae73af478">  223</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#abcdef747e42e52377ba4b4c06fb715fc">  224</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_Y_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_DISP_WN_SIZE_Y_SHIFT) &amp; LCDC_DISP_WN_SIZE_Y_MASK)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afcc69f7db1b2fb977b01822660d1ab08">  225</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_Y_GET(x) (((uint32_t)(x) &amp; LCDC_DISP_WN_SIZE_Y_MASK) &gt;&gt; LCDC_DISP_WN_SIZE_Y_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * Sets the display size horizontal resolution in pixels.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae15ac28a25d6d879dedded227b353497">  232</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_X_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a87fc0dcdbee56f0235efe038be55ef40">  233</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a33986ecb3204b02e0a15792894d1e80f">  234</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_X_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_DISP_WN_SIZE_X_SHIFT) &amp; LCDC_DISP_WN_SIZE_X_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a17a98b67b79fbf9d05432ca7d26155fe">  235</a></span><span class="preprocessor">#define LCDC_DISP_WN_SIZE_X_GET(x) (((uint32_t)(x) &amp; LCDC_DISP_WN_SIZE_X_MASK) &gt;&gt; LCDC_DISP_WN_SIZE_X_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* Bitfield definition for register: HSYNC_PARA */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * FP (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * HSYNC front-porch pulse width (in pixel clock cycles). If zero, indicates no front-porch for HSYNC</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af4fe8566e07317ec692b89c8e0429bb7">  243</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_FP_MASK (0x7FC00000UL)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aeb3e7394a692aaed9a15ff464d115b91">  244</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_FP_SHIFT (22U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a993730abd2f32fe885b01ad8167a1593">  245</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_FP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_HSYNC_PARA_FP_SHIFT) &amp; LCDC_HSYNC_PARA_FP_MASK)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5ca271c4cdb18a9f9c12b2828facdf18">  246</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_FP_GET(x) (((uint32_t)(x) &amp; LCDC_HSYNC_PARA_FP_MASK) &gt;&gt; LCDC_HSYNC_PARA_FP_SHIFT)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/*</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * BP (RW)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> *</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * HSYNC back-porch pulse width (in pixel clock cycles). If zero, indicates no back-porch for HSYNC</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a92819b9c890930d3c8307ea621a18915">  253</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_BP_MASK (0xFF800UL)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#adb058f899dff2fd23133832095d4405a">  254</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_BP_SHIFT (11U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a712a04e5629b6f880b1748cce474ac1a">  255</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_BP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_HSYNC_PARA_BP_SHIFT) &amp; LCDC_HSYNC_PARA_BP_MASK)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a167cbac840232129fd4fc6f87727a4cc">  256</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_BP_GET(x) (((uint32_t)(x) &amp; LCDC_HSYNC_PARA_BP_MASK) &gt;&gt; LCDC_HSYNC_PARA_BP_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * PW (RW)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> *</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * HSYNC active pulse width (in pixel clock cycles). Pulse width has a minimum value of 1.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a95346bb1b3c440b180baea245da6bf61">  263</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_PW_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a86ecbe5006490a34c7fcfdf0e7fa6845">  264</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_PW_SHIFT (0U)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a624aac10eb149fe20d71a237dd648aee">  265</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_PW_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_HSYNC_PARA_PW_SHIFT) &amp; LCDC_HSYNC_PARA_PW_MASK)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab3c372757966fcac6ee0da62f50a09ab">  266</a></span><span class="preprocessor">#define LCDC_HSYNC_PARA_PW_GET(x) (((uint32_t)(x) &amp; LCDC_HSYNC_PARA_PW_MASK) &gt;&gt; LCDC_HSYNC_PARA_PW_SHIFT)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/* Bitfield definition for register: VSYNC_PARA */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/*</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * FP (RW)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * VSYNC front-porch pulse width (in horizontal line cycles). If zero, means no front-porch for VSYNC</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a37a47af303ac0f0c47ef04008c3032fe">  274</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_FP_MASK (0x7FC00000UL)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1a540a1dd0263326935fece8d7ab6771">  275</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_FP_SHIFT (22U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9c3f1d7d4343ef3f85567d23c2461051">  276</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_FP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_VSYNC_PARA_FP_SHIFT) &amp; LCDC_VSYNC_PARA_FP_MASK)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a51025689e7ca1d5fc463ba97037dda83">  277</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_FP_GET(x) (((uint32_t)(x) &amp; LCDC_VSYNC_PARA_FP_MASK) &gt;&gt; LCDC_VSYNC_PARA_FP_SHIFT)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/*</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * BP (RW)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> *</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * VSYNC back-porch pulse width (in horizontal line cycles). If zero, means no back-porch for VSYNC</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7f5048744b049df98d37936a5a8432e2">  284</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_BP_MASK (0xFF800UL)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af7f44a48d95c183359d9fabfeccf532f">  285</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_BP_SHIFT (11U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a764e6875ed1cff740b2b9bcd0be5853e">  286</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_BP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_VSYNC_PARA_BP_SHIFT) &amp; LCDC_VSYNC_PARA_BP_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3e9d60629ee183bb3b68216bb75be9f9">  287</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_BP_GET(x) (((uint32_t)(x) &amp; LCDC_VSYNC_PARA_BP_MASK) &gt;&gt; LCDC_VSYNC_PARA_BP_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * PW (RW)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * VSYNC active pulse width (in horizontal line cycles). Pulse width has a minimum value of 1.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a34a832a8ccc8810c27d96fd397313f5a">  294</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_PW_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa78d86d17b8355926f0318585601a368">  295</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_PW_SHIFT (0U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a02798b7138a441348a050d96d91ce9f8">  296</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_PW_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_VSYNC_PARA_PW_SHIFT) &amp; LCDC_VSYNC_PARA_PW_MASK)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab9b29acdaf45692b88c6f200ccb197ad">  297</a></span><span class="preprocessor">#define LCDC_VSYNC_PARA_PW_GET(x) (((uint32_t)(x) &amp; LCDC_VSYNC_PARA_PW_MASK) &gt;&gt; LCDC_VSYNC_PARA_PW_SHIFT)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* Bitfield definition for register: DMA_ST */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * DMA_ERR (W1C)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * plane n axi error. W1C.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a40492536342f813fd8dbc43891477143">  305</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA_ERR_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ad05b16e931825efb3a9672944f831767">  306</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA_ERR_SHIFT (24U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7e07f6f9ffed0f987cb79ef26c469285">  307</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA_ERR_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_DMA_ST_DMA_ERR_SHIFT) &amp; LCDC_DMA_ST_DMA_ERR_MASK)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a55c58fa7d1690b9eceb7993dfe594d70">  308</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA_ERR_GET(x) (((uint32_t)(x) &amp; LCDC_DMA_ST_DMA_ERR_MASK) &gt;&gt; LCDC_DMA_ST_DMA_ERR_SHIFT)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * DMA1_DONE (W1C)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * Plane n frame 1 dma done. W1C.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a49dedc2a0cc45c154c0d8cf1837cd190">  315</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA1_DONE_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6ae277cdc38d3e6c651fa86b6f73a434">  316</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA1_DONE_SHIFT (16U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a06e54392b534843a8cbc61b24b4017f9">  317</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA1_DONE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_DMA_ST_DMA1_DONE_SHIFT) &amp; LCDC_DMA_ST_DMA1_DONE_MASK)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1b65fdf234ff137ce77efbda7a6e2571">  318</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA1_DONE_GET(x) (((uint32_t)(x) &amp; LCDC_DMA_ST_DMA1_DONE_MASK) &gt;&gt; LCDC_DMA_ST_DMA1_DONE_SHIFT)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * DMA0_DONE (W1C)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> *</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * Plane n frame 0 dma done. W1C.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a0d1b1a1d0d37a387bbe7c9a018b28891">  325</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA0_DONE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a76826405211c67e91b308838f43a317f">  326</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA0_DONE_SHIFT (8U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7d72178ea5c3c0bcebcdbc05b6af3f07">  327</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA0_DONE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_DMA_ST_DMA0_DONE_SHIFT) &amp; LCDC_DMA_ST_DMA0_DONE_MASK)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#adb99c08698eaaac8733710c03a3b5068">  328</a></span><span class="preprocessor">#define LCDC_DMA_ST_DMA0_DONE_GET(x) (((uint32_t)(x) &amp; LCDC_DMA_ST_DMA0_DONE_MASK) &gt;&gt; LCDC_DMA_ST_DMA0_DONE_SHIFT)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/* Bitfield definition for register: ST */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/*</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * URGENT_UNDERRUN (W1C)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> *</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * Asserted when the output buffer urgent underrun condition encountered</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a39013e4345632f37813352c00e2a6582">  336</a></span><span class="preprocessor">#define LCDC_ST_URGENT_UNDERRUN_MASK (0x8U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9f1e02e2fe7bf439591ca857d6eb3d37">  337</a></span><span class="preprocessor">#define LCDC_ST_URGENT_UNDERRUN_SHIFT (3U)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#abdef2cdccf6e1400f19aab13f10b68ea">  338</a></span><span class="preprocessor">#define LCDC_ST_URGENT_UNDERRUN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_ST_URGENT_UNDERRUN_SHIFT) &amp; LCDC_ST_URGENT_UNDERRUN_MASK)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aae9e0fd2257b3e9ff96a5a9c9a279bc2">  339</a></span><span class="preprocessor">#define LCDC_ST_URGENT_UNDERRUN_GET(x) (((uint32_t)(x) &amp; LCDC_ST_URGENT_UNDERRUN_MASK) &gt;&gt; LCDC_ST_URGENT_UNDERRUN_SHIFT)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/*</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * VS_BLANK (W1C)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> *</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * Asserted when in vertical blanking period. At the start of VSYNC</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a50b7f2c0f2942cc065f5275c25cae014">  346</a></span><span class="preprocessor">#define LCDC_ST_VS_BLANK_MASK (0x4U)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a416a436ef38d8e0f040bff6539f933e7">  347</a></span><span class="preprocessor">#define LCDC_ST_VS_BLANK_SHIFT (2U)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#adbbd34719453d2b9bb9313a7d23b8de5">  348</a></span><span class="preprocessor">#define LCDC_ST_VS_BLANK_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_ST_VS_BLANK_SHIFT) &amp; LCDC_ST_VS_BLANK_MASK)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a43fc4be0b18f03dc5aaf0c19110e1dc6">  349</a></span><span class="preprocessor">#define LCDC_ST_VS_BLANK_GET(x) (((uint32_t)(x) &amp; LCDC_ST_VS_BLANK_MASK) &gt;&gt; LCDC_ST_VS_BLANK_SHIFT)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/*</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * UNDERRUN (W1C)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> *</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * Asserted when the output buffer underrun condition encountered</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab8babfc268995594a2b3fa877be4784b">  356</a></span><span class="preprocessor">#define LCDC_ST_UNDERRUN_MASK (0x2U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aaa7282928f60086fdb69fb22138943d2">  357</a></span><span class="preprocessor">#define LCDC_ST_UNDERRUN_SHIFT (1U)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a4343fb9f522093dc22f8fa31f4fdf572">  358</a></span><span class="preprocessor">#define LCDC_ST_UNDERRUN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_ST_UNDERRUN_SHIFT) &amp; LCDC_ST_UNDERRUN_MASK)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aedd863ba58150c6f0204a07774c232f6">  359</a></span><span class="preprocessor">#define LCDC_ST_UNDERRUN_GET(x) (((uint32_t)(x) &amp; LCDC_ST_UNDERRUN_MASK) &gt;&gt; LCDC_ST_UNDERRUN_SHIFT)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/*</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * VSYNC (W1C)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> *</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * Asserted when in  vertical blanking period. At the end of VSYNC</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#adb560e02318d76efb2870db325ec387d">  366</a></span><span class="preprocessor">#define LCDC_ST_VSYNC_MASK (0x1U)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a81105d43072462f3b231c2f3aabe6c45">  367</a></span><span class="preprocessor">#define LCDC_ST_VSYNC_SHIFT (0U)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a43b4f23f480345088c077ef8f006aef3">  368</a></span><span class="preprocessor">#define LCDC_ST_VSYNC_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_ST_VSYNC_SHIFT) &amp; LCDC_ST_VSYNC_MASK)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aef319fc6a2528d1125550946f18612f4">  369</a></span><span class="preprocessor">#define LCDC_ST_VSYNC_GET(x) (((uint32_t)(x) &amp; LCDC_ST_VSYNC_MASK) &gt;&gt; LCDC_ST_VSYNC_SHIFT)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/*</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * DMA_ERR (RW)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> *</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * Interrupt enable for DMA error</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a379a70eeef9d690ec2ff1e69a134411f">  377</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_ERR_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a24a00151a60d2973d2e44910ea2167fb">  378</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_ERR_SHIFT (24U)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a43cc429ee5a10dd64fc21aba53023e28">  379</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_ERR_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_DMA_ERR_SHIFT) &amp; LCDC_INT_EN_DMA_ERR_MASK)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a131305f6834c43c01ce6212853b88307">  380</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_ERR_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_DMA_ERR_MASK) &gt;&gt; LCDC_INT_EN_DMA_ERR_SHIFT)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/*</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * DMA_DONE (RW)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> *</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * Interrupt enable for DMA done</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5d3836f7b1b212091df0c040bdb1c431">  387</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_DONE_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a57b9e0f1467f65e84a9dcdf4e2bde8f0">  388</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_DONE_SHIFT (16U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a11cbfb51ef447bb05fe91a489a1378a3">  389</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_DONE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_DMA_DONE_SHIFT) &amp; LCDC_INT_EN_DMA_DONE_MASK)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a2cc0e4ba157ce2e937daf1a1bf767fd8">  390</a></span><span class="preprocessor">#define LCDC_INT_EN_DMA_DONE_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_DMA_DONE_MASK) &gt;&gt; LCDC_INT_EN_DMA_DONE_SHIFT)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">/*</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * URGENT_UNDERRUN (RW)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> *</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * Asserted when the output buffer urgent underrun condition encountered</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a488b7c85c796656153f949e2bad565b5">  397</a></span><span class="preprocessor">#define LCDC_INT_EN_URGENT_UNDERRUN_MASK (0x8U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a420f1ad437f325c76239bd523893592e">  398</a></span><span class="preprocessor">#define LCDC_INT_EN_URGENT_UNDERRUN_SHIFT (3U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a841e05245eda455a956ab0051a839265">  399</a></span><span class="preprocessor">#define LCDC_INT_EN_URGENT_UNDERRUN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_URGENT_UNDERRUN_SHIFT) &amp; LCDC_INT_EN_URGENT_UNDERRUN_MASK)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a24053d46bf70cfb75dd61e906803cccb">  400</a></span><span class="preprocessor">#define LCDC_INT_EN_URGENT_UNDERRUN_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_URGENT_UNDERRUN_MASK) &gt;&gt; LCDC_INT_EN_URGENT_UNDERRUN_SHIFT)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * VS_BLANK (RW)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * Interrupt enable for start of sof</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a26faf386eaef8dd5f923530ba8371670">  407</a></span><span class="preprocessor">#define LCDC_INT_EN_VS_BLANK_MASK (0x4U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a167ee82be0e08c750925001fb0a1eb3a">  408</a></span><span class="preprocessor">#define LCDC_INT_EN_VS_BLANK_SHIFT (2U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9ddfbd14c462cd6d9d66b1d04b453d09">  409</a></span><span class="preprocessor">#define LCDC_INT_EN_VS_BLANK_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_VS_BLANK_SHIFT) &amp; LCDC_INT_EN_VS_BLANK_MASK)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a795e6c74ee13301b5b0eabde140dc356">  410</a></span><span class="preprocessor">#define LCDC_INT_EN_VS_BLANK_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_VS_BLANK_MASK) &gt;&gt; LCDC_INT_EN_VS_BLANK_SHIFT)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * UNDERRUN (RW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * Interrupt enable for underrun</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac9c20d519eef3401971979717661ebd4">  417</a></span><span class="preprocessor">#define LCDC_INT_EN_UNDERRUN_MASK (0x2U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae04caad8ecbd66938ae14f2753a62b26">  418</a></span><span class="preprocessor">#define LCDC_INT_EN_UNDERRUN_SHIFT (1U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a49d9f58fa520f55cc32cf33f900c5823">  419</a></span><span class="preprocessor">#define LCDC_INT_EN_UNDERRUN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_UNDERRUN_SHIFT) &amp; LCDC_INT_EN_UNDERRUN_MASK)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a142fad12ed2876748b92c2d7f1a2a176">  420</a></span><span class="preprocessor">#define LCDC_INT_EN_UNDERRUN_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_UNDERRUN_MASK) &gt;&gt; LCDC_INT_EN_UNDERRUN_SHIFT)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/*</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * VSYNC (RW)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> *</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * Interrupt enable for end of sof</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a23649951b041a7a69e7d9515b60083d2">  427</a></span><span class="preprocessor">#define LCDC_INT_EN_VSYNC_MASK (0x1U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a160036a849cc00d7a51e8592f1b8a060">  428</a></span><span class="preprocessor">#define LCDC_INT_EN_VSYNC_SHIFT (0U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#abd51aea1a360a710e0039e2933eb09df">  429</a></span><span class="preprocessor">#define LCDC_INT_EN_VSYNC_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_INT_EN_VSYNC_SHIFT) &amp; LCDC_INT_EN_VSYNC_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af61e82a131e20228f22bc4b68e137d5c">  430</a></span><span class="preprocessor">#define LCDC_INT_EN_VSYNC_GET(x) (((uint32_t)(x) &amp; LCDC_INT_EN_VSYNC_MASK) &gt;&gt; LCDC_INT_EN_VSYNC_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* Bitfield definition for register: TXFIFO */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * THRSH (RW)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> *</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * Threshold to start the lcd raster (0--0x7F)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#abffcd444c7d06769a5f01d06f66ccf37">  438</a></span><span class="preprocessor">#define LCDC_TXFIFO_THRSH_MASK (0xFFU)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1540e6c348aab6f385f670234c50200d">  439</a></span><span class="preprocessor">#define LCDC_TXFIFO_THRSH_SHIFT (0U)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afc75035ddf7dc1a47e15be69767cd90d">  440</a></span><span class="preprocessor">#define LCDC_TXFIFO_THRSH_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_TXFIFO_THRSH_SHIFT) &amp; LCDC_TXFIFO_THRSH_MASK)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afbe76b54695f042458f5d429974bda28">  441</a></span><span class="preprocessor">#define LCDC_TXFIFO_THRSH_GET(x) (((uint32_t)(x) &amp; LCDC_TXFIFO_THRSH_MASK) &gt;&gt; LCDC_TXFIFO_THRSH_SHIFT)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/* Bitfield definition for register of struct array LAYER: LAYCTRL */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/*</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * PACK_DIR (RW)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> *</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * The byte sequence of the 4 bytes in a 32-bit word.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * 1: {A0, A1, A2, A3} byte re-ordered.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * 0: {A3, A2, A1, A0} the normal case with no byte re-order</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a43c67f77d3162eaa38a819ea9143d208">  451</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PACK_DIR_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1c9fa76794da334b2cc4ebe5ee2d8f1f">  452</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PACK_DIR_SHIFT (19U)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a93360dcc9f319ac7e42a30dc6b9e18c9">  453</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PACK_DIR_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_PACK_DIR_SHIFT) &amp; LCDC_LAYER_LAYCTRL_PACK_DIR_MASK)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a511b113a62448f77cc497451b59adc5b">  454</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PACK_DIR_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_PACK_DIR_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_PACK_DIR_SHIFT)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/*</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * SHADOW_LOAD_EN (RW)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> *</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * Shadow Load Enable</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * The SHADOW_LOAD_EN bit is written to 1 by software after all DMA control registers are written. If set to 1, shadowed control registers are updated to the active control registers on internal logical VSYNC of next frame. If set to 0, shadowed control registers are not loaded into the active control registers. The previous active control register settings will be used to process the next frame. Hardware will automatically clear this bit, when the shadow registers are loaded to the active control regsisters.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac065a9c316e6afa74506bdf09b98e5ad">  462</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac8886ae4a89d2f1bd5fadbfa242b90e1">  463</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9184ebb7541e9f1a4031afec9d897882">  464</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_SHIFT) &amp; LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a231fd3995c1cd77a63a6cecd5fb4cca1">  465</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_SHADOW_LOAD_EN_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * YUV_FORMAT (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * The YUV422 input format selection.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 00b - The YVYU422 8bit sequence is U1,Y1,V1,Y2</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * 01b - The YVYU422 8bit sequence is V1,Y1,U1,Y2</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * 10b - The YVYU422 8bit sequence is Y1,U1,Y2,V1</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * 11b - The YVYU422 8bit sequence is Y1,V1,Y2,U1</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * If not YUV422 mode,</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * FORMAT[0]: asserted to exchange sequence inside the bytes. Org [15:8]--&gt;New[8:15], Org [7:0]--&gt;New[0:7]. (First exchange)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * FORMAT[1]: asserted to exchange the sequence of the odd and even 8 bits. Org Even [7:0]--&gt;New[15:8], Org Odd [15:8]--&gt;New[7:0]. (Second exchange)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a28898d1dc99e7dfe523e5ffb685367a3">  479</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_YUV_FORMAT_MASK (0xC000U)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#acf76a01843cdf7af33a3d7432312670e">  480</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_YUV_FORMAT_SHIFT (14U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a397aa9834083a7c676066a2cc0dd327a">  481</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_YUV_FORMAT_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_YUV_FORMAT_SHIFT) &amp; LCDC_LAYER_LAYCTRL_YUV_FORMAT_MASK)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#accfba44b8f89b5887f813a5c27ffe14d">  482</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_YUV_FORMAT_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_YUV_FORMAT_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_YUV_FORMAT_SHIFT)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/*</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * PIXFORMAT (RW)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> *</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * Layer encoding format (bit per pixel)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * 0000b - 1 bpp (pixel width must be multiples of 32), pixel sequence is from LSB to MSB in 32b word.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * 0001b - 2 bpp (pixel width must be multiples of 16), pixel sequence is from LSB to MSB in 32b word.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * 0010b - 4 bpp (pixel width must be multiples of 8), pixel sequence is from LSB to MSB in 32b word.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * 0011b - 8 bpp  (pixel width must be multiples of 4), pixel sequence is from LSB to MSB in 32b word.</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * 0100b - 16 bpp (RGB565), the low byte contains the full R component.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * 0111b - YCbCr422 (Only layer 0/1 can support this format), byte sequence determined by LAYCTRL[YUV_FORMAT]</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * 1001b - 32 bpp (ARGB8888), byte sequence as B,G,R,A</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * 1011b - Y8  (pixel width must be multiples of 4), byte sequence as Y1,Y2,Y3,Y4</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5d9cb217ff9019f3b2cb19f4d3f64e60">  497</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PIXFORMAT_MASK (0x3C00U)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a331542fca67c026b67edd184e3557947">  498</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PIXFORMAT_SHIFT (10U)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aad7757b26f310b6e2849017465b761ab">  499</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PIXFORMAT_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_PIXFORMAT_SHIFT) &amp; LCDC_LAYER_LAYCTRL_PIXFORMAT_MASK)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aff5296d810beb061e7209d12c9f5bf21">  500</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_PIXFORMAT_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_PIXFORMAT_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_PIXFORMAT_SHIFT)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/*</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * LOCALPHA_OP (RW)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> *</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * The usage of the LOCALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * 0: the LOCALPHA[7:0] is invalid, use the alpha value from the data stream</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * 1: the LOCALPHA[7:0] is used to override the alpha value in the data stream (useful when the data stream has no alpha info)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * 2: the LOCALPHA[7:0] is used to scale the alpha value from the data stream</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * Others: Reserved</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a0ad323399050789711fe341294f517d7">  511</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_LOCALPHA_OP_MASK (0x300U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a91a38fa3f6b5565dfd24b72cf504a257">  512</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_LOCALPHA_OP_SHIFT (8U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a38fc1388dc09ebd8e9e7976104822130">  513</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_LOCALPHA_OP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_LOCALPHA_OP_SHIFT) &amp; LCDC_LAYER_LAYCTRL_LOCALPHA_OP_MASK)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a04b12909b227d5de1c937b909f084a68">  514</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_LOCALPHA_OP_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_LOCALPHA_OP_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_LOCALPHA_OP_SHIFT)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/*</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * INALPHA_OP (RW)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> *</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * The usage of the INALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * 0: the INALPHA[7:0] is invalid, use the alpha value from previous pipeline</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * 1: the INALPHA[7:0] is used to override the alpha value from previous pipeline.  (useful when the corresponding data stream has no alpha info)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 2: the INALPHA[7:0] is used to scale the alpha value from previous pipeline</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * Others: Reserved</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa6e99b8a110ad0090e82bcbc7dc5953c">  525</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_INALPHA_OP_MASK (0xC0U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8913239c027dbee65f50178e9f4cf1fa">  526</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_INALPHA_OP_SHIFT (6U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a32a74e3e335874ec909a639d653581d3">  527</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_INALPHA_OP_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_INALPHA_OP_SHIFT) &amp; LCDC_LAYER_LAYCTRL_INALPHA_OP_MASK)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a7cc152fe1afb29c25cd84ba54945c016">  528</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_INALPHA_OP_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_INALPHA_OP_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_INALPHA_OP_SHIFT)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/*</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * AB_MODE (RW)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> *</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * Alpha Blending Mode</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * 0: SKBlendMode_Clear;</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * 1: SKBlendMode_Src ;</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * 2: SKBlendMode_Dst</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * 3: SKBlendMode_SrcOver</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * 4: SKBlendMode_DstOver</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * 5: SKBlendMode_SrcIn</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * 6: SKBlendMode_DstIn</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * 7: SKBlendMode_SrcOut</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * 8: SKBlendMode_DstOut</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * 9: SKBlendMode_SrcATop</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * 10: SKBlendMode_DstATop</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * 11: SKBlendMode_Xor</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * 12: SKBlendMode_Plus    (The conventional blending mode)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * 13: SKBlendMode_Modulate</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * 14: SRC org</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * 15: DST org</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * Others: Reserved.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#abf001dcdedcbaa5de661320a37b0e293">  552</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_AB_MODE_MASK (0x3CU)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aee8ebfa9a1c9e84fac1a47cc317ed36d">  553</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_AB_MODE_SHIFT (2U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac3cab797e538371f2b4ec696c700257e">  554</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_AB_MODE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_AB_MODE_SHIFT) &amp; LCDC_LAYER_LAYCTRL_AB_MODE_MASK)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a58c0a3cb43424db0ecc8e8ff9abdae7b">  555</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_AB_MODE_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_AB_MODE_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_AB_MODE_SHIFT)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/*</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> *</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * Asserted when the layer is enabled. If this layer is not enabled, it means a bypassing plane.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab52c308fb5929fbc2efe6cbd9052748a">  562</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a2b2b978058a51875ce4adcdb1e1cacd3">  563</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a066d6319405827caaaad58d62bc2eea6">  564</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYCTRL_EN_SHIFT) &amp; LCDC_LAYER_LAYCTRL_EN_MASK)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab9e16637073bd2d26244ee11d417f202">  565</a></span><span class="preprocessor">#define LCDC_LAYER_LAYCTRL_EN_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYCTRL_EN_MASK) &gt;&gt; LCDC_LAYER_LAYCTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/* Bitfield definition for register of struct array LAYER: ALPHAS */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/*</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * LOCD (RW)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> *</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * The system alpha value for the data stream of current layer stream (SRC)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6a5bb77f3b592b230a7e02f3c186a2ba">  573</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_LOCD_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a023e6d0fb18b57621620811e3c545ca2">  574</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_LOCD_SHIFT (8U)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a525f244828d0b4cd674baa059b22ff5f">  575</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_LOCD_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_ALPHAS_LOCD_SHIFT) &amp; LCDC_LAYER_ALPHAS_LOCD_MASK)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a38e6fdafcb10a2c0007cc2c610cf30b6">  576</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_LOCD_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_ALPHAS_LOCD_MASK) &gt;&gt; LCDC_LAYER_ALPHAS_LOCD_SHIFT)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/*</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * IND (RW)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> *</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * The system alpha value for the input stream from previous stage (DST)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a44431a7d324f7cd5ece42bc48c12971d">  583</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_IND_MASK (0xFFU)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a486fbed01dbb005378fed48c850db463">  584</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_IND_SHIFT (0U)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a00fc7761916735c6d1e73a2cbbabaad2">  585</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_IND_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_ALPHAS_IND_SHIFT) &amp; LCDC_LAYER_ALPHAS_IND_MASK)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a180d87c455d65b69adeb4aad4ccc2f38">  586</a></span><span class="preprocessor">#define LCDC_LAYER_ALPHAS_IND_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_ALPHAS_IND_MASK) &gt;&gt; LCDC_LAYER_ALPHAS_IND_SHIFT)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/* Bitfield definition for register of struct array LAYER: LAYSIZE */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/*</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * HEIGHT (RW)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> *</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * Height of the layer in pixels</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aaff04b028874a563989f72bbf3abe5db">  594</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_HEIGHT_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a818c3bb1017f2f56446bd7a7c25cbb26">  595</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_HEIGHT_SHIFT (16U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a483af6985d11781c5b64490694b11f66">  596</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_HEIGHT_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYSIZE_HEIGHT_SHIFT) &amp; LCDC_LAYER_LAYSIZE_HEIGHT_MASK)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac7bfc5665a6b16fa5ec432c79b8e63d2">  597</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_HEIGHT_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYSIZE_HEIGHT_MASK) &gt;&gt; LCDC_LAYER_LAYSIZE_HEIGHT_SHIFT)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">/*</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * WIDTH (RW)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> *</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * Width of the layer in pixels (Note: not actual width-1)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * The layer width must be in multiples of the number of pixels that can be stored in 32 bits, and therefore differs depending on color encoding. For example, if 2 bits per pixel format is used, then the layer width must be configured in multiples of 16.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afe570d100bdd029997d53ab9b41f5710">  605</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_WIDTH_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9885b497729b1f32110b92d3774e1769">  606</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af8dd42839b5c86fc41f18e10edff5782">  607</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYSIZE_WIDTH_SHIFT) &amp; LCDC_LAYER_LAYSIZE_WIDTH_MASK)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a25af5b293ea01dd780083612fef2c884">  608</a></span><span class="preprocessor">#define LCDC_LAYER_LAYSIZE_WIDTH_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYSIZE_WIDTH_MASK) &gt;&gt; LCDC_LAYER_LAYSIZE_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/* Bitfield definition for register of struct array LAYER: LAYPOS */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/*</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> *</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * The vertical position of top row of the layer, where 0 is the top row of the panel, positive values are below the top row of the panel.</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a0fae62d090dd027025ef78997bc814fd">  616</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_Y_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a77bfcf2bb210405a8be979fd4749d220">  617</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a338358ea0e45c2446312583ed9ac87b4">  618</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_Y_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYPOS_Y_SHIFT) &amp; LCDC_LAYER_LAYPOS_Y_MASK)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a02f79265df28b571e7ae31307bfd34fa">  619</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_Y_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYPOS_Y_MASK) &gt;&gt; LCDC_LAYER_LAYPOS_Y_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * The horizontal position of left-hand column of the layer, where 0 is the left-hand column of the panel, positive values are to the right the left-hand column of the panel.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a09dc0165a5f25af4f21bde8f649816cc">  626</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_X_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a375c6aa1539763c6097174df29d89601">  627</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a473ca26540d3af3fa1a8b9849776d20f">  628</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_X_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LAYPOS_X_SHIFT) &amp; LCDC_LAYER_LAYPOS_X_MASK)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa6f1905fa8986e253635a0b92db3aba8">  629</a></span><span class="preprocessor">#define LCDC_LAYER_LAYPOS_X_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LAYPOS_X_MASK) &gt;&gt; LCDC_LAYER_LAYPOS_X_SHIFT)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/* Bitfield definition for register of struct array LAYER: START0 */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/*</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * ADDR0 (RW)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> *</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * Input buffer Start address 0</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae02e9c54b1b8ad9e8184649e993a451e">  637</a></span><span class="preprocessor">#define LCDC_LAYER_START0_ADDR0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a300d9b9608c577656a0abc48c1d1be12">  638</a></span><span class="preprocessor">#define LCDC_LAYER_START0_ADDR0_SHIFT (0U)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1d088eb6e1a95b41bb029a41ae48efa8">  639</a></span><span class="preprocessor">#define LCDC_LAYER_START0_ADDR0_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_START0_ADDR0_SHIFT) &amp; LCDC_LAYER_START0_ADDR0_MASK)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6941732c63e02c3e630c218a64fa0738">  640</a></span><span class="preprocessor">#define LCDC_LAYER_START0_ADDR0_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_START0_ADDR0_MASK) &gt;&gt; LCDC_LAYER_START0_ADDR0_SHIFT)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">/* Bitfield definition for register of struct array LAYER: LINECFG */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">/*</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * MPT_SIZE (RW)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> *</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * Maximal Per Transfer Data Size:</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * 0: 64 bytes</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * 1: 128 bytes</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * 2: 256 bytes</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * 3: 512 bytes</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * 4: 1024 bytes</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac621ada89d4c40aeb2d3efa417eae4f0">  653</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MPT_SIZE_MASK (0xE0000000UL)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aff3267dbc871aa602390554b1fba14ce">  654</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MPT_SIZE_SHIFT (29U)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8bd09f429704c4b7b9fef023abba138b">  655</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MPT_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LINECFG_MPT_SIZE_SHIFT) &amp; LCDC_LAYER_LINECFG_MPT_SIZE_MASK)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aef5f525f855a13ad488d273cec5679ce">  656</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MPT_SIZE_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LINECFG_MPT_SIZE_MASK) &gt;&gt; LCDC_LAYER_LINECFG_MPT_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/*</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * MAX_OT (RW)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> *</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * the number of outstanding axi read transactions.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * If zero, it means max 8.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#add1f8ab6b65e539146b4a8c836df38a9">  664</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MAX_OT_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a246969317eacda7499f0fea7eeb5f5fa">  665</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MAX_OT_SHIFT (21U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1416b6b7b0808544c62a371efdf485c8">  666</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MAX_OT_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LINECFG_MAX_OT_SHIFT) &amp; LCDC_LAYER_LINECFG_MAX_OT_MASK)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a69a39082b5f100d8b45449667fd348d1">  667</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_MAX_OT_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LINECFG_MAX_OT_MASK) &gt;&gt; LCDC_LAYER_LINECFG_MAX_OT_SHIFT)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * PITCH (RW)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> *</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * Number of bytes between 2 vertically adjacent pixels in system memory. Byte granularity is supported, but SW should align to 64B boundary.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a15c4ef284899d50d23f1a960d7525180">  674</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_PITCH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab56729e997e1f60a9a8d6a23cac077e3">  675</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_PITCH_SHIFT (0U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a403122e551093e72fcc66953eb4f8a2f">  676</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_PITCH_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_LINECFG_PITCH_SHIFT) &amp; LCDC_LAYER_LINECFG_PITCH_MASK)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa0357940c960fa8019c15418f354fb12">  677</a></span><span class="preprocessor">#define LCDC_LAYER_LINECFG_PITCH_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_LINECFG_PITCH_MASK) &gt;&gt; LCDC_LAYER_LINECFG_PITCH_SHIFT)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/* Bitfield definition for register of struct array LAYER: BG_CL */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">/*</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * ARGB (RW)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> *</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * ARGB8888. It is only useful in the last active stage in the pipeline.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afae1405e7728c5382190b55d8d8cf7f6">  685</a></span><span class="preprocessor">#define LCDC_LAYER_BG_CL_ARGB_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a630de32b42a5e2eca149835e92274407">  686</a></span><span class="preprocessor">#define LCDC_LAYER_BG_CL_ARGB_SHIFT (0U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a9b6fa0ac2e301c9d22704b0b7604845b">  687</a></span><span class="preprocessor">#define LCDC_LAYER_BG_CL_ARGB_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_BG_CL_ARGB_SHIFT) &amp; LCDC_LAYER_BG_CL_ARGB_MASK)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a52016ad302ad7b30669fbc8b9e240202">  688</a></span><span class="preprocessor">#define LCDC_LAYER_BG_CL_ARGB_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_BG_CL_ARGB_MASK) &gt;&gt; LCDC_LAYER_BG_CL_ARGB_SHIFT)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* Bitfield definition for register of struct array LAYER: CSC_COEF0 */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/*</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * YCBCR_MODE (RW)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> *</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * This bit changes the behavior when performing U/V converting.</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 0b - Converting YUV to RGB data</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * 1b - Converting YCbCr to RGB data</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a4f1accda9e1e6bb0c3312881730dc6d7">  698</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_YCBCR_MODE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa820893483865ac1af09e463e7c9b92d">  699</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_YCBCR_MODE_SHIFT (31U)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab0ec21694480bfdd29391cb79c67ceaf">  700</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_YCBCR_MODE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF0_YCBCR_MODE_SHIFT) &amp; LCDC_LAYER_CSC_COEF0_YCBCR_MODE_MASK)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a36a6d914ca2103483a5938979413a100">  701</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_YCBCR_MODE_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF0_YCBCR_MODE_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF0_YCBCR_MODE_SHIFT)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/*</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> *</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * Enable the CSC unit in the LCDC plane data path.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * 0b - The CSC is bypassed and the input pixels are RGB data already</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * 1b - The CSC is enabled and the pixels will be converted to RGB data</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * This bit will be shadowed.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a260542889624e979c958dce179d522ac">  711</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_ENABLE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3a75a2ce3276223fe00171b873b6ee88">  712</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_ENABLE_SHIFT (30U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aeb690833bf53d749980b82e4c8f16545">  713</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF0_ENABLE_SHIFT) &amp; LCDC_LAYER_CSC_COEF0_ENABLE_MASK)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6a9ae25b3991756d9118109805454313">  714</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_ENABLE_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF0_ENABLE_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF0_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/*</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * C0 (RW)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> *</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * Two&#39;s compliment Y multiplier coefficient C0. YUV=0x100 (1.000) YCbCr=0x12A (1.164)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a34f23e2366f0e534ca540df83a409cfa">  721</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_C0_MASK (0x1FFC0000UL)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af8b9a59583aa45ceb274d97d7ef0e296">  722</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_C0_SHIFT (18U)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a208d758424a36fb0ebbdf70a34fc47db">  723</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_C0_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF0_C0_SHIFT) &amp; LCDC_LAYER_CSC_COEF0_C0_MASK)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a4c996dcf1af00350ce88668b793b690b">  724</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_C0_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF0_C0_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF0_C0_SHIFT)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/*</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * UV_OFFSET (RW)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> *</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * Two&#39;s compliment phase offset implicit for CbCr data UV_OFFSET. Generally used for YCbCr to RGB conversion.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * YCbCr=0x180, YUV=0x000 (typically -128 or 0x180 to indicate normalized -0.5 to 0.5 range).</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a31bec91b33b9127638cd2d2327737901">  732</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_UV_OFFSET_MASK (0x3FE00UL)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8e7145ec5258cbe93a50a084704114e5">  733</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_UV_OFFSET_SHIFT (9U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af7f2232e9bb264899cf8fb4e79d05ba8">  734</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_UV_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF0_UV_OFFSET_SHIFT) &amp; LCDC_LAYER_CSC_COEF0_UV_OFFSET_MASK)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a640c186aca56c4d160e2defde9d86d9b">  735</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_UV_OFFSET_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF0_UV_OFFSET_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF0_UV_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/*</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * Y_OFFSET (RW)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> *</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * Two&#39;s compliment amplitude offset implicit in the Y data Y_OFFSET. For YUV, this is typically 0 and for YCbCr, this is</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * typically -16 (0x1F0).</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3b48fc2390862460928878a26496c1b6">  743</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_Y_OFFSET_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1b5dc8ca8f6273ea15649eda9e2db82c">  744</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_Y_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a180343980dc731b6f7bbbc4825dd0d04">  745</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_Y_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF0_Y_OFFSET_SHIFT) &amp; LCDC_LAYER_CSC_COEF0_Y_OFFSET_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae46c77f28ff2ec39875a6fe69ba5ede2">  746</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF0_Y_OFFSET_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF0_Y_OFFSET_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF0_Y_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/* Bitfield definition for register of struct array LAYER: CSC_COEF1 */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * C1 (RW)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * Two&#39;s compliment Red V/Cr multiplier coefficient C1. YUV=0x123 (1.140) YCbCr=0x198 (1.596).</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1b53ef6ff4af8560355bc5aafce63016">  754</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C1_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab2b7210c494ddef651794bef053056c4">  755</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C1_SHIFT (16U)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a8eaa08375f14a039c4461e3219e9425d">  756</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C1_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF1_C1_SHIFT) &amp; LCDC_LAYER_CSC_COEF1_C1_MASK)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a4ed24f12ff7a4e6e5b11c6aa0e3d527d">  757</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C1_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF1_C1_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF1_C1_SHIFT)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/*</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * C4 (RW)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> *</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * Two&#39;s compliment Blue U/Cb multiplier coefficient C4. YUV=0x208 (2.032) YCbCr=0x204 (2.017).</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa8708a3ea634a93f518331052b1d127b">  764</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C4_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3b250ccb2aa79df582050167488030bc">  765</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C4_SHIFT (0U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a748f2f7f718d01af1bff3675c75552bf">  766</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C4_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF1_C4_SHIFT) &amp; LCDC_LAYER_CSC_COEF1_C4_MASK)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#afee55b053a3193f94727083493791c5b">  767</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF1_C4_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF1_C4_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF1_C4_SHIFT)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/* Bitfield definition for register of struct array LAYER: CSC_COEF2 */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/*</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * C2 (RW)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> *</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * Two&#39;s compliment Green V/Cr multiplier coefficient C2. YUV=0x76B (-0.581) YCbCr=0x730 (-0.813).</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aab4108a4b524602141f53678bb0c1600">  775</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C2_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac0f63b4f6fffc104ddc4952e3346604f">  776</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C2_SHIFT (16U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6b20d344a07be03ddc0362bf2497ee3c">  777</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C2_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF2_C2_SHIFT) &amp; LCDC_LAYER_CSC_COEF2_C2_MASK)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a08a01ef276b34ba618cd409de4bbabf0">  778</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C2_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF2_C2_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF2_C2_SHIFT)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * C3 (RW)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Two&#39;s compliment Green U/Cb multiplier coefficient C3. YUV=0x79C (-0.394) YCbCr=0x79C (-0.392).</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a3a39f3354ae9708bc6dffb6ff3e758b6">  785</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C3_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab26784f0a6edd1409f406098565ce52c">  786</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C3_SHIFT (0U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa6e511662dce6f09c0b7ca03b2c2cb3a">  787</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C3_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_LAYER_CSC_COEF2_C3_SHIFT) &amp; LCDC_LAYER_CSC_COEF2_C3_MASK)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a0a6600415224276b1da32c7a89eb42f2">  788</a></span><span class="preprocessor">#define LCDC_LAYER_CSC_COEF2_C3_GET(x) (((uint32_t)(x) &amp; LCDC_LAYER_CSC_COEF2_C3_MASK) &gt;&gt; LCDC_LAYER_CSC_COEF2_C3_SHIFT)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/* Bitfield definition for register: CLUT_LOAD */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * SEL_NUM (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * Selected CLUT Number</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * The SEL_CLUT_NUM is used to select which plane&#39;s CLUT need to be updated. The hardware can only backup one CLUT setting and load, so the SEL_CLUT_NUM can&#39;t be changed when CLUT_LOAD[UPDATE_EN] is 1.</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * . 3&#39;h0 - PLANE 0</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * . 3&#39;h1 - PLANE 1</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * . ------</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * . 3&#39;h7 - PLANE 7</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * CLUT 8 can be modified via APB even when display is on.</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * Currently CLUT for plane 0..7 cannot be modified via APB when display is on.  Can only be updated via CLUT_LOAD[UPDATE_EN] bit.</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a1758519803f0c5a83cc968c42f817acd">  803</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_SEL_NUM_MASK (0x70U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aaccffca8ae925c32bd8c46fb9688eeb0">  804</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_SEL_NUM_SHIFT (4U)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#adb1270556feba9235523884a47e48c83">  805</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_SEL_NUM_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CLUT_LOAD_SEL_NUM_SHIFT) &amp; LCDC_CLUT_LOAD_SEL_NUM_MASK)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab132ab71a95a0910fa819afd670c11b8">  806</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_SEL_NUM_GET(x) (((uint32_t)(x) &amp; LCDC_CLUT_LOAD_SEL_NUM_MASK) &gt;&gt; LCDC_CLUT_LOAD_SEL_NUM_SHIFT)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">/*</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * UPDATE_EN (RW)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> *</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * CLUT Update Enable</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * The bit is written to 1 when software want to update the Color Look Up Tables during display.</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * If set to 1, software update selected CLUT due to SEL_CLUT_NUM setting, the table will be copied from CLUT8 during vertical blanking period after SHADOW_LOAD_EN is set to 1.</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * If set to 0, software can update CLUT8 directly according to the CLUT memory map.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * Hardware will automatically clear this bit when selected CLUT is updated according to SEL_CLUT_NUM.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ab3d292961d9d2c618a849777a0508de8">  817</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_UPDATE_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#af25e93466b55fc505915f71e84dea793">  818</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_UPDATE_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a292556728522c5e085774c1723666833">  819</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_UPDATE_EN_SET(x) (((uint32_t)(x) &lt;&lt; LCDC_CLUT_LOAD_UPDATE_EN_SHIFT) &amp; LCDC_CLUT_LOAD_UPDATE_EN_MASK)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a20f2f9ea834f034c76ae2ae0c4a698c9">  820</a></span><span class="preprocessor">#define LCDC_CLUT_LOAD_UPDATE_EN_GET(x) (((uint32_t)(x) &amp; LCDC_CLUT_LOAD_UPDATE_EN_MASK) &gt;&gt; LCDC_CLUT_LOAD_UPDATE_EN_SHIFT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/* LAYER register group index macro definition */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5ed4c1dcad3aa152d60a6ba500138e50">  825</a></span><span class="preprocessor">#define LCDC_LAYER_0 (0UL)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa92e5c3c5260059297e92b4d2bbd4852">  826</a></span><span class="preprocessor">#define LCDC_LAYER_1 (1UL)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ac9e9e614ebca638662bd56972b779094">  827</a></span><span class="preprocessor">#define LCDC_LAYER_2 (2UL)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#ae6664bf83fcf4aa34dd17326a7cbf25c">  828</a></span><span class="preprocessor">#define LCDC_LAYER_3 (3UL)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a6576d2833cd9472e59420d3d80c4a366">  829</a></span><span class="preprocessor">#define LCDC_LAYER_4 (4UL)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a87697fc4d05a563fae807f60ab2a2d5a">  830</a></span><span class="preprocessor">#define LCDC_LAYER_5 (5UL)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#a5f183cc8b9a4d10053e40296ab7cea05">  831</a></span><span class="preprocessor">#define LCDC_LAYER_6 (6UL)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html#aa46804090ce530571104f07e9219521a">  832</a></span><span class="preprocessor">#define LCDC_LAYER_7 (7UL)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_LCDC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructLCDC__Type_html"><div class="ttname"><a href="structLCDC__Type.html">LCDC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:12</div></div>
<div class="ttc" id="astructLCDC__Type_html_a05de52df3969077d3dd6e7dacd01d2bd"><div class="ttname"><a href="structLCDC__Type.html#a05de52df3969077d3dd6e7dacd01d2bd">LCDC_Type::BGND_CL</a></div><div class="ttdeci">__RW uint32_t BGND_CL</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:14</div></div>
<div class="ttc" id="astructLCDC__Type_html_a23e3eb6baf8ee46e49bb1070efe806a9"><div class="ttname"><a href="structLCDC__Type.html#a23e3eb6baf8ee46e49bb1070efe806a9">LCDC_Type::HSYNC_PARA</a></div><div class="ttdeci">__RW uint32_t HSYNC_PARA</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:16</div></div>
<div class="ttc" id="astructLCDC__Type_html_a371f646d2dd56a1b41aa27e3bea4baa3"><div class="ttname"><a href="structLCDC__Type.html#a371f646d2dd56a1b41aa27e3bea4baa3">LCDC_Type::LAYCTRL</a></div><div class="ttdeci">__RW uint32_t LAYCTRL</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:24</div></div>
<div class="ttc" id="astructLCDC__Type_html_a3b3fc234109c319bccc847e74f394514"><div class="ttname"><a href="structLCDC__Type.html#a3b3fc234109c319bccc847e74f394514">LCDC_Type::LINECFG</a></div><div class="ttdeci">__RW uint32_t LINECFG</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:30</div></div>
<div class="ttc" id="astructLCDC__Type_html_a3d14914f90fcfeecdd229847cf9d8d75"><div class="ttname"><a href="structLCDC__Type.html#a3d14914f90fcfeecdd229847cf9d8d75">LCDC_Type::BG_CL</a></div><div class="ttdeci">__RW uint32_t BG_CL</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:31</div></div>
<div class="ttc" id="astructLCDC__Type_html_a51a2350a443b4ce5896dd0dcc83bb02e"><div class="ttname"><a href="structLCDC__Type.html#a51a2350a443b4ce5896dd0dcc83bb02e">LCDC_Type::VSYNC_PARA</a></div><div class="ttdeci">__RW uint32_t VSYNC_PARA</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:17</div></div>
<div class="ttc" id="astructLCDC__Type_html_a5afc96384453d39e003dbcea7bcba8ae"><div class="ttname"><a href="structLCDC__Type.html#a5afc96384453d39e003dbcea7bcba8ae">LCDC_Type::DMA_ST</a></div><div class="ttdeci">__W uint32_t DMA_ST</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:18</div></div>
<div class="ttc" id="astructLCDC__Type_html_a6681c8ccbbed6631199dfefcedd4c7c3"><div class="ttname"><a href="structLCDC__Type.html#a6681c8ccbbed6631199dfefcedd4c7c3">LCDC_Type::CLUT_LOAD</a></div><div class="ttdeci">__RW uint32_t CLUT_LOAD</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:37</div></div>
<div class="ttc" id="astructLCDC__Type_html_a6cb88785e7cf1863bb6476b87e22081a"><div class="ttname"><a href="structLCDC__Type.html#a6cb88785e7cf1863bb6476b87e22081a">LCDC_Type::CSC_COEF1</a></div><div class="ttdeci">__RW uint32_t CSC_COEF1</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:33</div></div>
<div class="ttc" id="astructLCDC__Type_html_a6fc376ba7eb53538b7de91445a5f0055"><div class="ttname"><a href="structLCDC__Type.html#a6fc376ba7eb53538b7de91445a5f0055">LCDC_Type::LAYPOS</a></div><div class="ttdeci">__RW uint32_t LAYPOS</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:27</div></div>
<div class="ttc" id="astructLCDC__Type_html_a7913388d56f87dbb69bc24e23117cfe2"><div class="ttname"><a href="structLCDC__Type.html#a7913388d56f87dbb69bc24e23117cfe2">LCDC_Type::CSC_COEF0</a></div><div class="ttdeci">__RW uint32_t CSC_COEF0</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:32</div></div>
<div class="ttc" id="astructLCDC__Type_html_a8b24537bf6a1cdff82baa49977e32c26"><div class="ttname"><a href="structLCDC__Type.html#a8b24537bf6a1cdff82baa49977e32c26">LCDC_Type::CSC_COEF2</a></div><div class="ttdeci">__RW uint32_t CSC_COEF2</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:34</div></div>
<div class="ttc" id="astructLCDC__Type_html_a93b2d0322896c9a4f540451e38410a4c"><div class="ttname"><a href="structLCDC__Type.html#a93b2d0322896c9a4f540451e38410a4c">LCDC_Type::TXFIFO</a></div><div class="ttdeci">__RW uint32_t TXFIFO</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:21</div></div>
<div class="ttc" id="astructLCDC__Type_html_a98efca5a29de6ae77367727099dd8ce7"><div class="ttname"><a href="structLCDC__Type.html#a98efca5a29de6ae77367727099dd8ce7">LCDC_Type::ALPHAS</a></div><div class="ttdeci">__RW uint32_t ALPHAS</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:25</div></div>
<div class="ttc" id="astructLCDC__Type_html_a9e1b32b683bceabca10ec55b16d23916"><div class="ttname"><a href="structLCDC__Type.html#a9e1b32b683bceabca10ec55b16d23916">LCDC_Type::ST</a></div><div class="ttdeci">__W uint32_t ST</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:19</div></div>
<div class="ttc" id="astructLCDC__Type_html_aba7432639047cca2897a83b3d55bab6c"><div class="ttname"><a href="structLCDC__Type.html#aba7432639047cca2897a83b3d55bab6c">LCDC_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:13</div></div>
<div class="ttc" id="astructLCDC__Type_html_ac90d6f00511815ab6954bf3809fff46e"><div class="ttname"><a href="structLCDC__Type.html#ac90d6f00511815ab6954bf3809fff46e">LCDC_Type::DISP_WN_SIZE</a></div><div class="ttdeci">__RW uint32_t DISP_WN_SIZE</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:15</div></div>
<div class="ttc" id="astructLCDC__Type_html_acae6f25478ebba82decf10cb791e0eb1"><div class="ttname"><a href="structLCDC__Type.html#acae6f25478ebba82decf10cb791e0eb1">LCDC_Type::LAYSIZE</a></div><div class="ttdeci">__RW uint32_t LAYSIZE</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:26</div></div>
<div class="ttc" id="astructLCDC__Type_html_ae1dffb4a027bf8428a39661381bfa907"><div class="ttname"><a href="structLCDC__Type.html#ae1dffb4a027bf8428a39661381bfa907">LCDC_Type::START0</a></div><div class="ttdeci">__RW uint32_t START0</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:28</div></div>
<div class="ttc" id="astructLCDC__Type_html_af0973c396d4efc10e279025493841139"><div class="ttname"><a href="structLCDC__Type.html#af0973c396d4efc10e279025493841139">LCDC_Type::INT_EN</a></div><div class="ttdeci">__RW uint32_t INT_EN</div><div class="ttdef"><b>Definition</b> hpm_lcdc_regs.h:20</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_60975241a070090640bc1ccc21d02eb1.html">HPM6700</a></li><li class="navelem"><a class="el" href="dir_9f857975be7088fcc023d43b6486ea0a.html">ip</a></li><li class="navelem"><a class="el" href="HPM6700_2ip_2hpm__lcdc__regs_8h.html">hpm_lcdc_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:42 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
