{"sha": "b780f68e025b2cf5631183e199ebf672ea463af6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yjc4MGY2OGUwMjViMmNmNTYzMTE4M2UxOTllYmY2NzJlYTQ2M2FmNg==", "commit": {"author": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2020-02-08T21:57:36Z"}, "committer": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2020-02-08T21:57:36Z"}, "message": "RISC-V: Improve caller-save code generation.\n\nAvoid paradoxical subregs when caller save.  This reduces stack frame size\ndue to smaller loads and stores, and more frequent rematerialization.\n\n\tPR target/93532\n\t* config/riscv/riscv.h (HARD_REGNO_CALLER_SAVE_MODE): Define.", "tree": {"sha": "b9ec58ed666f0e5c8b6f3684cedb66b57a108aa6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b9ec58ed666f0e5c8b6f3684cedb66b57a108aa6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b780f68e025b2cf5631183e199ebf672ea463af6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b780f68e025b2cf5631183e199ebf672ea463af6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b780f68e025b2cf5631183e199ebf672ea463af6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b780f68e025b2cf5631183e199ebf672ea463af6/comments", "author": null, "committer": null, "parents": [{"sha": "aaa26bf496a646778ac861aed124d960b5bf549f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aaa26bf496a646778ac861aed124d960b5bf549f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aaa26bf496a646778ac861aed124d960b5bf549f"}], "stats": {"total": 12, "additions": 12, "deletions": 0}, "files": [{"sha": "0ae8c5442a0bfba4f5da79ee8f4a83d7f7a6a1a1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b780f68e025b2cf5631183e199ebf672ea463af6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b780f68e025b2cf5631183e199ebf672ea463af6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b780f68e025b2cf5631183e199ebf672ea463af6", "patch": "@@ -1,3 +1,8 @@\n+2020-02-08  Jim Wilson  <jimw@sifive.com>\n+\n+\tPR target/93532\n+\t* config/riscv/riscv.h (HARD_REGNO_CALLER_SAVE_MODE): Define.\n+\n 2020-02-08  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n \t    Jakub Jelinek  <jakub@redhat.com>\n "}, {"sha": "567c23380feb8d219f2a6fbce5e354154a239207", "filename": "gcc/config/riscv/riscv.h", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b780f68e025b2cf5631183e199ebf672ea463af6/gcc%2Fconfig%2Friscv%2Friscv.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b780f68e025b2cf5631183e199ebf672ea463af6/gcc%2Fconfig%2Friscv%2Friscv.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.h?ref=b780f68e025b2cf5631183e199ebf672ea463af6", "patch": "@@ -268,6 +268,13 @@ along with GCC; see the file COPYING3.  If not see\n   1, 1\t\t\t\t\t\t\t\t\t\\\n }\n \n+/* Select a register mode required for caller save of hard regno REGNO.\n+   Contrary to what is documented, the default is not the smallest suitable\n+   mode but the largest suitable mode for the given (REGNO, NREGS) pair and\n+   it quickly creates paradoxical subregs that can be problematic.  */\n+#define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \\\n+  ((MODE) == VOIDmode ? choose_hard_reg_mode (REGNO, NREGS, NULL) : (MODE))\n+\n /* Internal macros to classify an ISA register's type.  */\n \n #define GP_REG_FIRST 0"}]}