#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Feb 17 21:25:06 2017
# Process ID: 8064
# Current directory: D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log fmc_imageon_gs_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source fmc_imageon_gs_wrapper.tcl
# Log file: D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/fmc_imageon_gs_wrapper.vds
# Journal file: D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fmc_imageon_gs_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/avnet_fmc_imageon_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 292.457 ; gain = 103.641
Command: synth_design -top fmc_imageon_gs_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 378.453 ; gain = 205.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_wrapper' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:82]
INFO: [Synth 8-3491] module 'fmc_imageon_gs' declared at 'D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:3051' bound to instance 'fmc_imageon_gs_i' of component 'fmc_imageon_gs' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:179]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:3131]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_xlconstant_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_0_0/sim/fmc_imageon_gs_xlconstant_0_0.vhd:29' bound to instance 'GND' of component 'fmc_imageon_gs_xlconstant_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4343]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_xlconstant_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_0_0/sim/fmc_imageon_gs_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_0_0/sim/fmc_imageon_gs_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_xlconstant_0_0' (2#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_0_0/sim/fmc_imageon_gs_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_xlconstant_1_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_1_0/sim/fmc_imageon_gs_xlconstant_1_0.vhd:29' bound to instance 'VCC' of component 'fmc_imageon_gs_xlconstant_1_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4347]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_xlconstant_1_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_1_0/sim/fmc_imageon_gs_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_1_0/sim/fmc_imageon_gs_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (2#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_xlconstant_1_0' (3#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xlconstant_1_0/sim/fmc_imageon_gs_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_avnet_hdmi_out_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_0/synth/fmc_imageon_gs_avnet_hdmi_out_0_0.vhd:59' bound to instance 'avnet_hdmi_out_0' of component 'fmc_imageon_gs_avnet_hdmi_out_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4351]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_avnet_hdmi_out_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_0/synth/fmc_imageon_gs_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'avnet_hdmi_out' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:72' bound to instance 'U0' of component 'avnet_hdmi_out' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_0/synth/fmc_imageon_gs_avnet_hdmi_out_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'avnet_hdmi_out' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:159]
INFO: [Synth 8-3491] module 'adv7511_embed_syncs' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:40' bound to instance 'embed_syncs_l' of component 'adv7511_embed_syncs' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:202]
INFO: [Synth 8-638] synthesizing module 'adv7511_embed_syncs' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '6' to '5' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'adv7511_embed_syncs' (4#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:55]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_o' to cell 'ODDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:324]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_t' to cell 'ODDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:338]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:360]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'avnet_hdmi_out' (5#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_avnet_hdmi_out_0_0' (6#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_0/synth/fmc_imageon_gs_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_avnet_hdmi_out_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_1/synth/fmc_imageon_gs_avnet_hdmi_out_0_1.vhd:59' bound to instance 'avnet_hdmi_out_1' of component 'fmc_imageon_gs_avnet_hdmi_out_0_1' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4366]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_avnet_hdmi_out_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_1/synth/fmc_imageon_gs_avnet_hdmi_out_0_1.vhd:76]
INFO: [Synth 8-3491] module 'avnet_hdmi_out' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:72' bound to instance 'U0' of component 'avnet_hdmi_out' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_1/synth/fmc_imageon_gs_avnet_hdmi_out_0_1.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_avnet_hdmi_out_0_1' (7#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_avnet_hdmi_out_0_1/synth/fmc_imageon_gs_avnet_hdmi_out_0_1.vhd:76]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_fmc_imageon_iic_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/synth/fmc_imageon_gs_fmc_imageon_iic_0_0.vhd:59' bound to instance 'fmc_imageon_iic_0' of component 'fmc_imageon_gs_fmc_imageon_iic_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4381]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_fmc_imageon_iic_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/synth/fmc_imageon_gs_fmc_imageon_iic_0_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/synth/fmc_imageon_gs_fmc_imageon_iic_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-638] synthesizing module 'iic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (8#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (9#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (10#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (11#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (12#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (13#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (14#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (15#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (16#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (17#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (18#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n' (19#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (20#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' (20#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (21#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (22#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (23#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (24#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (25#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (26#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (27#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (28#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (28#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (29#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (30#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_fmc_imageon_iic_0_0' (31#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/synth/fmc_imageon_gs_fmc_imageon_iic_0_0.vhd:91]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_fmc_imageon_iic_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/synth/fmc_imageon_gs_fmc_imageon_iic_0_1.vhd:59' bound to instance 'fmc_imageon_iic_1' of component 'fmc_imageon_gs_fmc_imageon_iic_0_1' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4411]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_fmc_imageon_iic_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/synth/fmc_imageon_gs_fmc_imageon_iic_0_1.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/synth/fmc_imageon_gs_fmc_imageon_iic_0_1.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_fmc_imageon_iic_0_1' (32#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/synth/fmc_imageon_gs_fmc_imageon_iic_0_1.vhd:91]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_onsemi_vita_cam_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_0_0.vhd:59' bound to instance 'onsemi_vita_cam_0' of component 'fmc_imageon_gs_onsemi_vita_cam_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4441]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_onsemi_vita_cam_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_cam_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_0_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1_S00_AXI' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:186' bound to instance 'onsemi_vita_cam_v3_1_S00_AXI_inst' of component 'onsemi_vita_cam_v3_1_S00_AXI' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
WARNING: [Synth 8-614] signal 'slv_reg3_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg14_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg15_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg16_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg17_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg18_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg19_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg20_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg21_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg22_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg29_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg48_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg49_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg50_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg51_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
INFO: [Synth 8-113] binding component instance 'vita_clk_div4_l' to cell 'BUFR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1995]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_core' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:108' bound to instance 'onsemi_vita_cam_core_inst' of component 'onsemi_vita_cam_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:2011]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-3491] module 'iserdes_interface' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:53' bound to instance 'vita_iserdes' of component 'iserdes_interface' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:946]
INFO: [Synth 8-638] synthesizing module 'iserdes_interface' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'iserdes_idelayctrl' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:42' bound to instance 'serdesidelayrefclk' of component 'iserdes_idelayctrl' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:445]
INFO: [Synth 8-638] synthesizing module 'iserdes_idelayctrl' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-113] binding component instance 'u_idelayctrl' to cell 'IDELAYCTRL' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'iserdes_idelayctrl' (33#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-3491] module 'iserdes_compare' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:46' bound to instance 'co' of component 'iserdes_compare' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:462]
INFO: [Synth 8-638] synthesizing module 'iserdes_compare' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'iserdes_compare' (34#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-3491] module 'iserdes_clocks' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:56' bound to instance 'ic' of component 'iserdes_clocks' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:483]
INFO: [Synth 8-638] synthesizing module 'iserdes_clocks' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:406]
INFO: [Synth 8-113] binding component instance 'LSoutput_BUFGMUX_inst' to cell 'BUFGMUX_CTRL' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:699]
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:1043]
INFO: [Synth 8-113] binding component instance 'BUFIO_regional_hs_clk_in' to cell 'BUFIO' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:1070]
INFO: [Synth 8-113] binding component instance 'BUFR_regional_hs_clk_in' to cell 'BUFR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:1204]
INFO: [Synth 8-256] done synthesizing module 'iserdes_clocks' (35#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-638] synthesizing module 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:126]
WARNING: [Synth 8-5640] Port 'bit_width' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:128]
INFO: [Synth 8-3491] module 'iserdes_control' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:59' bound to instance 'cb' of component 'iserdes_control' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:381]
INFO: [Synth 8-638] synthesizing module 'iserdes_control' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:307]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:414]
WARNING: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:426]
WARNING: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:427]
WARNING: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'iserdes_control' (36#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-3491] module 'iserdes_sync' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:46' bound to instance 'ss' of component 'iserdes_sync' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:436]
INFO: [Synth 8-638] synthesizing module 'iserdes_sync' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iserdes_sync' (37#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-3491] module 'iserdes_mux' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:56' bound to instance 'im' of component 'iserdes_mux' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:490]
INFO: [Synth 8-638] synthesizing module 'iserdes_mux' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'iserdes_mux' (38#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-3491] module 'iserdes_core' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:88' bound to instance 'ic' of component 'iserdes_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:535]
INFO: [Synth 8-638] synthesizing module 'iserdes_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:210]
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:221]
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:317]
INFO: [Synth 8-113] binding component instance 'Master_iserdes' to cell 'ISERDESE2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:457]
INFO: [Synth 8-113] binding component instance 'Slave_iserdes' to cell 'ISERDESE2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:682]
INFO: [Synth 8-113] binding component instance 'FIFO18_inst' to cell 'FIFO18' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:776]
INFO: [Synth 8-256] done synthesizing module 'iserdes_core' (39#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'iserdes_datadeser' (40#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:126]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'iserdes_interface' (41#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'syncchanneldecoder' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:54' bound to instance 'vita_syncchanneldecoder' of component 'syncchanneldecoder' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'syncchanneldecoder' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:692]
WARNING: [Synth 8-3848] Net Monitor0HighCnt in module/entity syncchanneldecoder does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:136]
WARNING: [Synth 8-3848] Net Monitor0LowCnt in module/entity syncchanneldecoder does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:137]
WARNING: [Synth 8-3848] Net Monitor1HighCnt in module/entity syncchanneldecoder does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:138]
WARNING: [Synth 8-3848] Net Monitor1LowCnt in module/entity syncchanneldecoder does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'syncchanneldecoder' (42#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-3491] module 'crc_checker' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:55' bound to instance 'vita_crc_checker' of component 'crc_checker' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'crc_checker' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (43#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:78]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-638] synthesizing module 'crc_comp' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:71]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'crc_comp' (44#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:71]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'crc_checker' (45#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'remapper' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:54' bound to instance 'vita_remapper' of component 'remapper' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'remapper' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'remapper' (46#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:98]
INFO: [Synth 8-3491] module 'triggergenerator' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:53' bound to instance 'vita_triggergenerator' of component 'triggergenerator' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1302]
INFO: [Synth 8-638] synthesizing module 'triggergenerator' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'triggergenerator' (47#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-3491] module 'pulse_regen' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:8' bound to instance 'framestart2_regen_l' of component 'pulse_regen' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'pulse_regen' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:26]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'pulse_regen_l' of component 'fifo_generator_v13_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:461]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (48#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (48#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (49#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (50#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (51#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (52#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (53#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (54#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare' (55#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (56#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (57#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (58#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (59#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (60#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (61#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (62#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (63#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (64#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (65#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (66#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'pulse_regen' (67#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:26]
INFO: [Synth 8-3491] module 'VideoSyncGen' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:54' bound to instance 'syncgen_l' of component 'VideoSyncGen' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'VideoSyncGen' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:123]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:199]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'VideoSyncGen' (68#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-3491] module 'afifo_64i_16o' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:8' bound to instance 'demux_fifo_l' of component 'afifo_64i_16o' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1477]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:30]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'afifo_64i_16o_l' of component 'fifo_generator_v13_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:463]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (68#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (68#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (68#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (69#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'bindec' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-256] done synthesizing module 'bindec' (70#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15568]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15635]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (71#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (72#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (73#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (73#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (74#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (75#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (76#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (77#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized2' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized3' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (78#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (79#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o' (80#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:30]
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_o' to cell 'ODDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1700]
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_t' to cell 'ODDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1714]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_reset_n' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1736]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1744]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1744]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1744]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_clk_pll' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1752]
WARNING: [Synth 8-3848] Net TIMEOUTONACK in module/entity onsemi_vita_cam_core does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_core' (81#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' (82#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1' (83#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_onsemi_vita_cam_0_0' (84#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_onsemi_vita_cam_L_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_L_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_L_0_0.vhd:59' bound to instance 'onsemi_vita_cam_L_0' of component 'fmc_imageon_gs_onsemi_vita_cam_L_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4487]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_onsemi_vita_cam_L_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_L_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_L_0_0.vhd:107]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_cam_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_L_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_L_0_0.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_onsemi_vita_cam_L_0_0' (85#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_cam_L_0_0/synth/fmc_imageon_gs_onsemi_vita_cam_L_0_0.vhd:107]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_onsemi_vita_spi_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_0/synth/fmc_imageon_gs_onsemi_vita_spi_0_0.vhd:59' bound to instance 'onsemi_vita_spi_0' of component 'fmc_imageon_gs_onsemi_vita_spi_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4533]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_onsemi_vita_spi_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_0/synth/fmc_imageon_gs_onsemi_vita_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_spi_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_0/synth/fmc_imageon_gs_onsemi_vita_spi_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:122]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:125]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:125]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1_S00_AXI' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:83' bound to instance 'onsemi_vita_spi_v3_1_S00_AXI_inst' of component 'onsemi_vita_spi_v3_1_S00_AXI' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
WARNING: [Synth 8-614] signal 'slv_reg7_r1' is read in the process but is not in the sensitivity list [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_core' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:108' bound to instance 'onsemi_vita_spicore_inst' of component 'onsemi_vita_spi_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:612]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-3491] module 'spi_top' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:52' bound to instance 'vita_spi' of component 'spi_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:274]
INFO: [Synth 8-638] synthesizing module 'spi_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'spi_seq' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:52' bound to instance 'the_spi_seq' of component 'spi_seq' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'spi_seq' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:97]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spi_seq' (86#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:97]
INFO: [Synth 8-3491] module 'spi_lowlevel' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:57' bound to instance 'the_spi_lowlevel' of component 'spi_lowlevel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'spi_lowlevel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_lowlevel' (87#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_txfifo_l' of component 'afifo_32' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'afifo_32' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:31]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'afifo_32_l' of component 'fifo_generator_v13_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:466]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (88#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'afifo_32' (89#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:31]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_rxfifo_l' of component 'afifo_32' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:367]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_sclk' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:410]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_ssel_n' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:417]
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_mosi' to cell 'OBUFT' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_core' (90#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' (91#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1' (92#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_onsemi_vita_spi_0_0' (93#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_0/synth/fmc_imageon_gs_onsemi_vita_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_onsemi_vita_spi_0_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_1/synth/fmc_imageon_gs_onsemi_vita_spi_0_1.vhd:59' bound to instance 'onsemi_vita_spi_1' of component 'fmc_imageon_gs_onsemi_vita_spi_0_1' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4562]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_onsemi_vita_spi_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_1/synth/fmc_imageon_gs_onsemi_vita_spi_0_1.vhd:90]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_spi_v3_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_1/synth/fmc_imageon_gs_onsemi_vita_spi_0_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_onsemi_vita_spi_0_1' (94#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_onsemi_vita_spi_0_1/synth/fmc_imageon_gs_onsemi_vita_spi_0_1.vhd:90]
INFO: [Synth 8-3491] module 'fmc_imageon_gs_processing_system7_0_0' declared at 'd:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/synth/fmc_imageon_gs_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'fmc_imageon_gs_processing_system7_0_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:4591]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_processing_system7_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/synth/fmc_imageon_gs_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (95#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (96#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (97#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (98#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (99#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/synth/fmc_imageon_gs_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_processing_system7_0_0' (100#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/synth/fmc_imageon_gs_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_processing_system7_0_axi_periph_0' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1625]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_18OX2CA' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_18OX2CA' (101#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_8XT9OD' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_8XT9OD' (102#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_XC915H' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_XC915H' (103#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:263]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1X3OFG2' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1X3OFG2' (104#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:374]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1JIJAYT' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1JIJAYT' (105#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_KB3EXU' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_KB3EXU' (106#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:582]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4RNTJE' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4RNTJE' (107#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:683]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_13YSU3X' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_13YSU3X' (108#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:784]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_VXY5R8' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:889]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_VXY5R8' (109#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:889]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1V7JZ43' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1V7JZ43' (110#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_R42C1B' [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1130]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_auto_pc_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_auto_pc_0/synth/fmc_imageon_gs_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (111#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (112#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (113#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (114#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (115#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (116#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (116#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (117#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (118#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (119#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (119#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (119#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (120#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (121#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (122#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (122#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (122#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (122#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (123#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (124#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (125#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (126#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_auto_pc_0' (127#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_auto_pc_0/synth/fmc_imageon_gs_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_R42C1B' (128#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1130]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_xbar_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xbar_1/synth/fmc_imageon_gs_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (129#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (130#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (131#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (132#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (133#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (134#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (134#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (135#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (136#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (137#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_xbar_1' (138#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_xbar_1/synth/fmc_imageon_gs_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_processing_system7_0_axi_periph_0' (139#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1625]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M1_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/synth/fmc_imageon_gs_rst_processing_system7_0_76M1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (140#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (140#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (140#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (141#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' (142#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (143#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (144#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M1_0' (145#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/synth/fmc_imageon_gs_rst_processing_system7_0_76M1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M_2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/synth/fmc_imageon_gs_rst_processing_system7_0_76M_2.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M_2' (146#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/synth/fmc_imageon_gs_rst_processing_system7_0_76M_2.vhd:74]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/synth/fmc_imageon_gs_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_rst_processing_system7_0_76M_0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/synth/fmc_imageon_gs_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_axi4s_vid_out_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/synth/fmc_imageon_gs_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15635]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized4' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized5' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized6' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized7' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized1' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (147#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (148#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (149#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4606]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4639]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (150#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' (151#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' (152#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' (153#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1' (154#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_axi4s_vid_out_0_0' (155#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/synth/fmc_imageon_gs_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_axi4s_vid_out_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_1/synth/fmc_imageon_gs_v_axi4s_vid_out_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_axi4s_vid_out_0_1' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_1/synth/fmc_imageon_gs_v_axi4s_vid_out_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_cfa_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_0/synth/fmc_imageon_gs_v_cfa_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'v_cfa' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7890]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (156#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3932]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (157#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (157#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (158#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (158#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-638] synthesizing module 'hwt' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4063]
INFO: [Synth 8-256] done synthesizing module 'hwt' (159#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4063]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4773]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (160#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'cfa_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7432]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_axis_input_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_synch_fifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1583]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_dp_ram' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_dp_ram' (161#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_synch_fifo' (162#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1583]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_axis_input_buffer' (163#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (164#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'cfa_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7263]
INFO: [Synth 8-638] synthesizing module 'var_min_cfa' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6445]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6588]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'timing_delay' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3998]
INFO: [Synth 8-256] done synthesizing module 'timing_delay' (165#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3998]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY' (166#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized0 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized0' (166#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized1 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized1' (166#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized2 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized2' (166#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'pix_matrix' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1046]
INFO: [Synth 8-256] done synthesizing module 'dpram' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized3 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized3' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized4 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized4' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized5 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized5' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized6 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized6' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized7 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized7' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized8 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized8' (167#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix' (168#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'interpolate_G' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6207]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized9 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized9' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'var_min_interpolate_G' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'ave_var_sd' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4136]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized10 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized10' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized11 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized11' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized12' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized12 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized12' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized13' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized13 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized13' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized14' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized14 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized14' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized15' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized15 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized15' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized16' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized16 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized16' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized17' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized17 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized17' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized18' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized18 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized18' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized19' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized19 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized19' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized20' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized20 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized20' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized21' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized21 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized21' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized22' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized22 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized22' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized23' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized23 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized23' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized24' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized24 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized24' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized25' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized25 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized25' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized26' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized26 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized26' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized27' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized27 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized27' (169#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'ave_var_sd' (170#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4136]
INFO: [Synth 8-638] synthesizing module 'reciprocal' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-256] done synthesizing module 'reciprocal' (171#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'normalize_weights' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4799]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4810]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4819]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:485]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized0' (171#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized1' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no__parameterized0' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized28' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized28 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized28' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized29' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized29 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized29' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized30' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized30 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized30' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized31' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized31 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized31' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'reciprocal__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized2' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'reciprocal__parameterized0' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized3' (172#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend' (173#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac' (174#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'normalize_weights' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4799]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized32' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized32 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized32' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized33' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized33 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized33' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized34' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized34 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized34' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized35' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized35 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized35' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized36' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized36 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized36' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized37' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized37 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized37' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized38' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized38 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized38' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized39' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized39 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized39' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized0' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized0' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized1' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized1' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized2' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized2' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized3' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized3' (175#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'var_min_interpolate_G' (176#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'bilinear_G' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2507]
INFO: [Synth 8-256] done synthesizing module 'bilinear_G' (177#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2507]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized40' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized40 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized40' (177#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'interpolate_G' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6207]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'dpram__parameterized0' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized41' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized41 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized41' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized42' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized42 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized42' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized43' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized43 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized43' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized0' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized44' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized44 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized44' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized45' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized45 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized45' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized46' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized46 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized46' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized47' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized47 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized47' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized48' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized48 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized48' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized49' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized49 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized49' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized50' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized50 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized50' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized51' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized51 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized51' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized52' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized52 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized52' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized53' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized53 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized53' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized54' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized54 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized54' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized55' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized55 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized55' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized56' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized56 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized56' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized57' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized57 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized57' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_BR' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized58' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized58 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized58' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized59' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized59 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized59' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized60' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized60 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized60' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized61' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized61 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized61' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized4' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized5' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized62' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized62 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized62' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized63' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized63 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized63' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bilinear_cross' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized64' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized64 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized64' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized65' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized65 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized65' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized66' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized66 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized66' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized67' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized67 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized67' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized68' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized68 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized68' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized69' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized69 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized69' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized70' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized70 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized70' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized71' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized71 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized71' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized72' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized72 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized72' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized73' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized73 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized73' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized74' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized74 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized74' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized75' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized75 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized75' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized76' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized76 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized76' (178#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'bilinear_cross' (179#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2209]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_BR' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'dpram__parameterized1' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized77' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized77 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized77' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized78' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized78 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized78' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized79' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized79 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized79' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized1' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_G' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3297]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized80' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized80 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized80' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized81' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized81 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized81' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized82' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized82 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized82' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized83' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized83 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized83' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized84' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized84 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized84' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized85' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized85 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized85' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized86' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized86 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized86' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized87' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized87 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized87' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized88' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized88 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized88' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized89' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized89 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized89' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bilinear_join_ed' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2815]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized90' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized90 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized90' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized91' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized91 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized91' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized92' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized92 does not have driver. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized92' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized93' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized93' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized94' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized94' (180#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'bilinear_join_ed' (181#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2815]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_G' (182#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3297]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized95' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized95' (182#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized96' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized96' (182#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized97' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized97' (182#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'var_min_cfa' (183#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6445]
INFO: [Synth 8-256] done synthesizing module 'cfa_core' (184#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7263]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_axis_output_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6030]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_synch_fifo_fallthru' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1821]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_dp_ram__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_dp_ram__parameterized0' (184#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1976]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_synch_fifo_fallthru' (185#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1821]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_axis_output_buffer' (186#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6030]
INFO: [Synth 8-256] done synthesizing module 'cfa_top' (187#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7432]
INFO: [Synth 8-256] done synthesizing module 'v_cfa' (188#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7890]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_cfa_0_0' (189#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_0/synth/fmc_imageon_gs_v_cfa_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_cfa_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_1/synth/fmc_imageon_gs_v_cfa_0_1.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_cfa_0_1' (190#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_1/synth/fmc_imageon_gs_v_cfa_0_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_cresample_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_0/synth/fmc_imageon_gs_v_cresample_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:10144]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (190#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9617]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_axis_input_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6332]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_synch_fifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_dp_ram' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_dp_ram' (191#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_synch_fifo' (192#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2928]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_axis_input_buffer' (193#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6332]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (193#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9041]
INFO: [Synth 8-638] synthesizing module 'convert444to422' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:8425]
INFO: [Synth 8-256] done synthesizing module 'convert444to422' (194#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:8425]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (195#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9041]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_axis_output_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6484]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_synch_fifo_fallthru' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5119]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_dp_ram__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_dp_ram__parameterized0' (195#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5272]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_synch_fifo_fallthru' (196#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5119]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_axis_output_buffer' (197#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6484]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (198#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9617]
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (199#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:10144]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_cresample_0_0' (200#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_0/synth/fmc_imageon_gs_v_cresample_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_cresample_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_1/synth/fmc_imageon_gs_v_cresample_0_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_cresample_0_1' (201#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_1/synth/fmc_imageon_gs_v_cresample_0_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_rgb2ycrcb_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_0/synth/fmc_imageon_gs_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6475]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (201#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6047]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_input_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4458]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_dp_ram' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1400]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_dp_ram' (202#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1400]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo' (203#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_input_buffer' (204#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4458]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized1' (204#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5339]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:522]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr' (205#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no' (206#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr' (207#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mult' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:769]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized0' (207#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mult' (208#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:769]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend' (209#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac' (210#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized0' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized0' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized0' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized2' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized3' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized2' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized2' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized0' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized0' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized1' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_round' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:708]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized2' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized4' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized4' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized3' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized3' (211#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_round' (212#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:708]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized2' (212#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_max_sat' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:913]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized5' (212#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_max_sat' (213#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:913]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_min_sat' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:952]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized6' (213#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_min_sat' (214#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:952]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (215#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5339]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_output_buffer' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4610]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo_fallthru' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4085]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4239]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo_fallthru' (216#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4085]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_output_buffer' (217#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4610]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (218#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6047]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb' (219#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6475]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_rgb2ycrcb_0_0' (220#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_0/synth/fmc_imageon_gs_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_rgb2ycrcb_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_1/synth/fmc_imageon_gs_v_rgb2ycrcb_0_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_rgb2ycrcb_0_1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_1/synth/fmc_imageon_gs_v_rgb2ycrcb_0_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_tc_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_0/synth/fmc_imageon_gs_v_tc_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'v_tc' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7486]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "128" *) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7703]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized38' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized38' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized39' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized39' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized1' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized2' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4773]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4773]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized2' (221#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'tc_top' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6113]
INFO: [Synth 8-638] synthesizing module 'tc_detector' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1851]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (222#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1851]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:938]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (223#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:938]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (224#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6113]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (225#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7486]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_tc_0_0' (226#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_0/synth/fmc_imageon_gs_v_tc_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_tc_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_1/synth/fmc_imageon_gs_v_tc_0_1.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_tc_0_1' (227#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_1/synth/fmc_imageon_gs_v_tc_0_1.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_vid_in_axi4s_0_0' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/synth/fmc_imageon_gs_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized8' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized9' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized10' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized11' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized2' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (228#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:382]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' (229#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1' (230#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_vid_in_axi4s_0_0' (231#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/synth/fmc_imageon_gs_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_gs_v_vid_in_axi4s_0_1' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_1/synth/fmc_imageon_gs_v_vid_in_axi4s_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_v_vid_in_axi4s_0_1' (232#1) [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_1/synth/fmc_imageon_gs_v_vid_in_axi4s_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs' (233#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:3131]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (234#1) [E:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_gs_wrapper' (235#1) [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:02 ; elapsed = 00:05:09 . Memory (MB): peak = 817.160 ; gain = 644.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
WARNING: [Synth 8-3295] tying undriven pin onsemi_vita_spi_v3_1_S00_AXI_inst:clk to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:169]
WARNING: [Synth 8-3295] tying undriven pin onsemi_vita_spi_v3_1_S00_AXI_inst:reset to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:169]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:05 ; elapsed = 00:05:12 . Memory (MB): peak = 817.160 ; gain = 644.219
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/fmc_imageon_gs_processing_system7_0_0.xdc] for cell 'fmc_imageon_gs_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/fmc_imageon_gs_processing_system7_0_0.xdc] for cell 'fmc_imageon_gs_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_processing_system7_0_0/fmc_imageon_gs_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/fmc_imageon_gs_fmc_imageon_iic_0_0_board.xdc] for cell 'fmc_imageon_gs_i/fmc_imageon_iic_0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_0/fmc_imageon_gs_fmc_imageon_iic_0_0_board.xdc] for cell 'fmc_imageon_gs_i/fmc_imageon_iic_0'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/fmc_imageon_gs_rst_processing_system7_0_76M_0_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/fmc_imageon_gs_rst_processing_system7_0_76M_0_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_76M'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/fmc_imageon_gs_rst_processing_system7_0_76M_0.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/fmc_imageon_gs_rst_processing_system7_0_76M_0.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_76M'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/fmc_imageon_gs_fmc_imageon_iic_0_1_board.xdc] for cell 'fmc_imageon_gs_i/fmc_imageon_iic_1'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_fmc_imageon_iic_0_1/fmc_imageon_gs_fmc_imageon_iic_0_1_board.xdc] for cell 'fmc_imageon_gs_i/fmc_imageon_iic_1'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/fmc_imageon_gs_rst_processing_system7_0_76M_2_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_R'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/fmc_imageon_gs_rst_processing_system7_0_76M_2_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_R'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/fmc_imageon_gs_rst_processing_system7_0_76M_2.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_R'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M_2/fmc_imageon_gs_rst_processing_system7_0_76M_2.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_R'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/fmc_imageon_gs_rst_processing_system7_0_76M1_0_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_L'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/fmc_imageon_gs_rst_processing_system7_0_76M1_0_board.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_L'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/fmc_imageon_gs_rst_processing_system7_0_76M1_0.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_L'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_rst_processing_system7_0_76M1_0/fmc_imageon_gs_rst_processing_system7_0_76M1_0.xdc] for cell 'fmc_imageon_gs_i/rst_processing_system7_0_149M_L'
Parsing XDC File [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:266]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_1' already exists, overwriting the previous clock with the same name. [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:267]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_2' already exists, overwriting the previous clock with the same name. [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:268]
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:274]
Finished Parsing XDC File [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_0/fmc_imageon_gs_v_cfa_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cfa_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_0/fmc_imageon_gs_v_cfa_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cfa_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_0/fmc_imageon_gs_v_cfa_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_0/fmc_imageon_gs_v_cresample_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cresample_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_0/fmc_imageon_gs_v_cresample_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cresample_0/U0'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_0/fmc_imageon_gs_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_0/fmc_imageon_gs_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_0/fmc_imageon_gs_v_tc_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_tc_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_0/fmc_imageon_gs_v_tc_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_0/fmc_imageon_gs_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/fmc_imageon_gs_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/fmc_imageon_gs_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/fmc_imageon_gs_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/fmc_imageon_gs_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/fmc_imageon_gs_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'fmc_imageon_gs_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/fmc_imageon_gs_v_vid_in_axi4s_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_1/fmc_imageon_gs_v_cfa_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cfa_1/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_1/fmc_imageon_gs_v_cfa_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cfa_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cfa_0_1/fmc_imageon_gs_v_cfa_0_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_1/fmc_imageon_gs_v_cresample_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cresample_1/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_cresample_0_1/fmc_imageon_gs_v_cresample_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_cresample_1/U0'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_1/fmc_imageon_gs_v_rgb2ycrcb_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_rgb2ycrcb_1/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_rgb2ycrcb_0_1/fmc_imageon_gs_v_rgb2ycrcb_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_rgb2ycrcb_1/U0'
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_1/fmc_imageon_gs_v_vid_in_axi4s_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_vid_in_axi4s_1/inst'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_1/fmc_imageon_gs_v_vid_in_axi4s_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_vid_in_axi4s_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_vid_in_axi4s_0_1/fmc_imageon_gs_v_vid_in_axi4s_0_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_1/fmc_imageon_gs_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_axi4s_vid_out_1/inst'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_1/fmc_imageon_gs_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_axi4s_vid_out_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_axi4s_vid_out_0_1/fmc_imageon_gs_v_axi4s_vid_out_0_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_1/fmc_imageon_gs_v_tc_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_tc_1/U0'
Finished Parsing XDC File [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_1/fmc_imageon_gs_v_tc_0_1_clocks.xdc] for cell 'fmc_imageon_gs_i/v_tc_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ip/fmc_imageon_gs_v_tc_0_1/fmc_imageon_gs_v_tc_0_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fmc_imageon_gs_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 2 instances
  FDR => FDRE: 66 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FIFO18 => FIFO18E1: 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  MUXCY_L => MUXCY: 24 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1116.285 ; gain = 3.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:57 ; elapsed = 00:06:03 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:57 ; elapsed = 00:06:03 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/processing_system7_0/inst. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cfa_0/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cresample_0/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_rgb2ycrcb_0/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_tc_0/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_axi4s_vid_out_0/inst. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_vid_in_axi4s_0/inst. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cfa_1/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cresample_1/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_rgb2ycrcb_1/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_vid_in_axi4s_1/inst. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_axi4s_vid_out_1/inst. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_tc_1/U0. (constraint file  D:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/avnet_hdmi_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/avnet_hdmi_out_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/fmc_imageon_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/fmc_imageon_iic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/onsemi_vita_cam_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/onsemi_vita_cam_L_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/onsemi_vita_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/onsemi_vita_spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/rst_processing_system7_0_149M_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/rst_processing_system7_0_149M_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/rst_processing_system7_0_76M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_axi4s_vid_out_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cfa_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cfa_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cresample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_cresample_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_rgb2ycrcb_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_tc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fmc_imageon_gs_i/v_vid_in_axi4s_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:58 ; elapsed = 00:06:04 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '5' to '4' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'TriggerState_reg' in module 'triggergenerator'
INFO: [Synth 8-5544] ROM "TriggerState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DeA1_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lockedmonitorstate_reg' in module 'iserdes_clocks'
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncstate_reg' in module 'iserdes_sync'
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'spi_seq_reg' in module 'spi_seq'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clockstate_reg' in module 'spi_lowlevel'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync'
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1666]
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:3010]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1973]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'det_v1fp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3626]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3627]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3628]
INFO: [Synth 8-4471] merging register 'det_v1active_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3629]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3634]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3635]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3645]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3663]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3679]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3687]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3697]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1168]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1179]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
                   start |                             0001 |                             0001
              start_edge |                             0010 |                             0010
            scl_low_edge |                             0011 |                             0011
                 scl_low |                             0100 |                             0100
           scl_high_edge |                             0101 |                             0101
                scl_high |                             0110 |                             0110
               stop_edge |                             0111 |                             0111
               stop_wait |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               trig0high |                              001 |                              001
                trig0low |                              010 |                              010
               trig1high |                              011 |                              011
                trig1low |                              100 |                              100
               trig2high |                              101 |                              101
                trig2low |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TriggerState_reg' using encoding 'sequential' in module 'triggergenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
            assertreset2 |                          0000010 |                             0100
             waitlocked2 |                          0000100 |                             0101
            checklocked2 |                          0001000 |                             0110
            assertreset3 |                          0010000 |                             0111
             waitlocked3 |                          0100000 |                             1000
            checklocked3 |                          1000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockedmonitorstate_reg' using encoding 'one-hot' in module 'iserdes_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           waitdatavalid |                               01 |                               01
              waitreqlow |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncstate_reg' using encoding 'sequential' in module 'iserdes_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          read_en_active |                             0001 |                             0101
         read_en_active2 |                             0010 |                             0110
            getfifovalue |                             0011 |                             0111
               waitsync1 |                             0100 |                             0001
          waitsync1first |                             0101 |                             0010
               waitsync2 |                             0110 |                             0011
               dospicomm |                             0111 |                             1000
      wait_spi_comm_busy |                             1000 |                             1001
  wait_spi_comm_busy_off |                             1001 |                             1010
        check_fifo_empty |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_seq_reg' using encoding 'sequential' in module 'spi_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  bridge |                              001 |                              001
               cs_active |                              010 |                              010
           first_clk_low |                              011 |                              011
                clk_high |                              100 |                              100
           enable_active |                              101 |                              110
                 clk_low |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockstate_reg' using encoding 'sequential' in module 'spi_lowlevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0000 |                             0000
    C_SYNC_CALN_SOF_FIFO |                             0001 |                             0010
     C_SYNC_CALN_SOF_VTG |                             0010 |                             0001
      C_SYNC_FALN_ACTIVE |                             0011 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0100 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0101 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             0110 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             0111 |                             0110
        C_SYNC_FALN_LOCK |                             1000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1001 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             1010 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             1011 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_1_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:21 ; elapsed = 00:06:29 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0               |           1|       571|
|2     |iserdes_clocks__GC0               |           1|       473|
|3     |iserdes_core__GC0                 |           1|         5|
|4     |iserdes_datadeser__GC0            |           1|      3088|
|5     |iserdes_interface__GC0            |           1|        32|
|6     |onsemi_vita_cam_core__GC0         |           1|     22685|
|7     |onsemi_vita_cam_v3_1_S00_AXI__GC0 |           1|      9403|
|8     |onsemi_vita_spi_core__GC0         |           1|      1172|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0 |           1|      1040|
|10    |v_cfa                             |           2|     25410|
|11    |v_tc                              |           2|     13324|
|12    |fmc_imageon_gs__GC0               |           1|     27753|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:22 ; elapsed = 00:06:30 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'embed_syncs_l/vblank_d_reg' and it is trimmed from '4' to '3' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
WARNING: [Synth 8-115] binding instance 'i_68' in module 'partition' to reference 'logic__3427' which has no pins
WARNING: [Synth 8-115] binding instance 'i_69' in module 'partition' to reference 'logic__3428' which has no pins
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[1][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[1][7:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[2][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[2][7:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[3][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[3][7:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[4][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[4][7:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:37 ; elapsed = 00:06:46 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:37 ; elapsed = 00:06:46 . Memory (MB): peak = 1117.133 ; gain = 944.191

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0               |           2|       633|
|2     |iserdes_clocks__GC0               |           2|       471|
|3     |iserdes_core__GC0                 |          10|         5|
|4     |iserdes_datadeser__GC0            |          10|      3162|
|5     |iserdes_interface__GC0            |           2|        31|
|6     |onsemi_vita_cam_core__GC0         |           2|     17570|
|7     |onsemi_vita_cam_v3_1_S00_AXI__GC0 |           2|     10448|
|8     |onsemi_vita_spi_core__GC0         |           2|      1122|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0 |           2|      1037|
|10    |v_cfa                             |           2|     26721|
|11    |v_tc                              |           2|     15836|
|12    |fmc_imageon_gs__GC0               |           1|     25868|
+------+----------------------------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_control/active_delay_i_reg ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/field_id_reg ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_control/active_delay_i_reg ) is unused and will be removed from module v_cresample__1.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/field_id_reg ) is unused and will be removed from module v_cresample__1.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[0] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[20] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[1] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[21] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[2] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[22] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[3] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[23] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[4] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[24] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[5] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[25] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[6] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[26] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[7] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[27] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[8] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[28] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[9] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[29] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[10] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[30] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[11] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[31] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[12] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[32] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[13] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[33] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[14] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[34] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/video_data_d1_reg[15] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[35] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/vblank_d_reg[1] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[38] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\embed_syncs_l/hblank_d_reg[1] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[37] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[0] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[1] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[1] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[2] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[3] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[3] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[4] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[4] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[5] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[5] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[6] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[6] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[7] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[7] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[8] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[8] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[9] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[9] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[10] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[10] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[11] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[11] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[12] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[12] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[13] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[13] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[14] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[14] ' (FD) to 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[15] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\hdmio_video_t_reg[15] ' (FD) to 'avnet_hdmi_out__GC0:/hdmio_spdif_t_reg'
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\debug_o_reg[17] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[18] '
INFO: [Synth 8-3886] merging instance 'avnet_hdmi_out__GC0:/\debug_o_reg[18] ' (FD) to 'avnet_hdmi_out__GC0:/\debug_o_reg[39] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (avnet_hdmi_out__GC0:/\debug_o_reg[39] )
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][1] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][2] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][3] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][4] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][0] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][2] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][3] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][4] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][1] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][3] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][4] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][2] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][4] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][3] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[2][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][4] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[2][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[2][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[5][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[4][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[3][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[2][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[6][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[1][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[0][5] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[4][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[9][6] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[2][9] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[8][6] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[0][8] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[7][6] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/\cb/compare_reg[6][6] ' (FDC) to 'iserdes_datadeser__GC0:/\cb/compare_reg[8][8] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/\debug_video_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/\debug_triggen_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/\debug_iserdes_o_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/vita_remapper/\WINDOW_r2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/\debug_decoder_o_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_core__GC0:/\debug_decoder_o_reg[186] )
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r2_reg[4] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r2_reg[3] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r2_reg[1] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r3_reg[4] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r3_reg[3] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_r3_reg[1] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_OUT_reg[4] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_OUT_reg[3] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\VIDEO_SYNC_OUT_reg[1] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[39] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[38] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[37] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[36] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[35] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[34] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[33] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[32] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[31] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[30] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[29] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[28] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[27] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[26] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[25] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[24] ) is unused and will be removed from module remapper.
WARNING: [Synth 8-3332] Sequential element (\DATA_r_reg[23] ) is unused and will be removed from module remapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\slv_reg3_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_cam_v3_1_S00_AXI__GC0:/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_core__GC0:/\vita_spi/the_spi_seq/synctriggers_prev_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_core__GC0:/\vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_core__GC0:/\vita_spi/the_spi_seq/BUSY_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_core__GC0:/\debug_spi_o_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\slv_reg4_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onsemi_vita_spi_v3_1_S00_AXI__GC0:/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_G_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_G_delay_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /pix_matrix_G/\line_len_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_BR_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_BR_delay_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /pix_matrix_RB/\line_len_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_G_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_OutMux_delay_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/\cfa_top_inst/intcore/var_min_cfa_instance /get_G/\robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa:/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:24 ; elapsed = 00:07:36 . Memory (MB): peak = 1117.133 ; gain = 944.191
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:24 ; elapsed = 00:07:36 . Memory (MB): peak = 1117.133 ; gain = 944.191

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0               |           2|       336|
|2     |iserdes_clocks__GC0               |           2|       213|
|3     |iserdes_core__GC0                 |          10|         5|
|4     |iserdes_datadeser__GC0            |          10|      1233|
|5     |iserdes_interface__GC0            |           2|        30|
|6     |onsemi_vita_cam_core__GC0         |           2|      5774|
|7     |onsemi_vita_cam_v3_1_S00_AXI__GC0 |           2|      4039|
|8     |onsemi_vita_spi_core__GC0         |           2|       873|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0 |           2|       511|
|10    |v_cfa                             |           2|     18279|
|11    |v_tc                              |           2|     10536|
|12    |fmc_imageon_gs__GC0               |           1|     19888|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_fpga_0'
WARNING: [Synth 8-565] redefining clock 'clk_fpga_1'
WARNING: [Synth 8-565] redefining clock 'clk_fpga_2'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:43 ; elapsed = 00:07:55 . Memory (MB): peak = 1191.727 ; gain = 1018.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:46 ; elapsed = 00:07:58 . Memory (MB): peak = 1211.391 ; gain = 1038.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0               |           2|       336|
|2     |iserdes_clocks__GC0               |           2|       213|
|3     |iserdes_core__GC0                 |          10|         5|
|4     |iserdes_datadeser__GC0            |          10|      1233|
|5     |iserdes_interface__GC0            |           2|        30|
|6     |onsemi_vita_cam_core__GC0         |           2|      5774|
|7     |onsemi_vita_cam_v3_1_S00_AXI__GC0 |           2|      4039|
|8     |onsemi_vita_spi_core__GC0         |           2|       873|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0 |           2|       511|
|10    |v_cfa                             |           2|     18279|
|11    |v_tc                              |           2|     10536|
|12    |fmc_imageon_gs__GC0               |           1|     19888|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_262 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_262 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_387 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_387 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_262 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_262 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_387 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_387 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:18 ; elapsed = 00:08:33 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:08:18 ; elapsed = 00:08:33 . Memory (MB): peak = 1255.871 ; gain = 1082.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:08:18 ; elapsed = 00:08:33 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13]_inv.
INFO: [Synth 8-5365] Flop U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11] is being inverted and renamed to U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]_inv.
INFO: [Synth 8-5365] Flop U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11] is being inverted and renamed to U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U0:active_chroma_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:active_chroma_in to constant 0
WARNING: [Synth 8-5410] Found another clock driver \U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l :O [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1995]
WARNING: [Synth 8-5410] Found another clock driver \U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l :O [d:/Xilinx_Project/FMC_DUAL_CAMERA_HDMI/project_1/project_1.srcs/sources_1/bd/fmc_imageon_gs/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1995]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:24 ; elapsed = 00:08:39 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:25 ; elapsed = 00:08:40 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:35 ; elapsed = 00:08:50 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:36 ; elapsed = 00:08:51 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:37 ; elapsed = 00:08:52 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:37 ; elapsed = 00:08:52 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BIBUF        |   130|
|2     |BUFG         |     5|
|3     |BUFGMUX_CTRL |     2|
|4     |BUFIO        |     2|
|5     |BUFR         |     2|
|6     |BUFR_1       |     2|
|7     |CARRY4       |  2174|
|8     |DSP48E1      |    10|
|9     |DSP48E1_1    |    12|
|10    |DSP48E1_2    |     2|
|11    |FIFO18       |    10|
|12    |IDELAYCTRL   |     2|
|13    |IDELAYE2     |    10|
|14    |ISERDESE2    |    10|
|15    |ISERDESE2_1  |    10|
|16    |LUT1         |  3065|
|17    |LUT2         |  4422|
|18    |LUT3         |  4308|
|19    |LUT4         |  4093|
|20    |LUT5         |  2568|
|21    |LUT6         |  6128|
|22    |MUXCY        |   148|
|23    |MUXCY_L      |    18|
|24    |MUXF7        |   632|
|25    |MUXF8        |    74|
|26    |ODDR         |     8|
|27    |PS7          |     1|
|28    |RAM16X1D     |     2|
|29    |RAM32M       |    74|
|30    |RAM64X1S     |     4|
|31    |RAMB18E1     |     2|
|32    |RAMB18E1_1   |     4|
|33    |RAMB18E1_2   |     4|
|34    |RAMB18E1_3   |     4|
|35    |RAMB36E1     |     6|
|36    |RAMB36E1_1   |     8|
|37    |RAMB36E1_2   |     8|
|38    |RAMB36E1_3   |     2|
|39    |RAMB36E1_4   |     6|
|40    |SRL16        |     3|
|41    |SRL16E       |   968|
|42    |SRLC32E      |   167|
|43    |XORCY        |    24|
|44    |FDCE         |  4184|
|45    |FDPE         |  1234|
|46    |FDR          |    46|
|47    |FDRE         | 22658|
|48    |FDSE         |  1111|
|49    |IBUF         |     8|
|50    |IBUFDS       |    12|
|51    |IOBUF        |     4|
|52    |OBUF         |     2|
|53    |OBUFT        |    52|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:37 ; elapsed = 00:08:52 . Memory (MB): peak = 1255.871 ; gain = 1082.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 351 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:07:57 . Memory (MB): peak = 1255.871 ; gain = 663.441
Synthesis Optimization Complete : Time (s): cpu = 00:08:38 ; elapsed = 00:08:53 . Memory (MB): peak = 1255.871 ; gain = 1082.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 6 inverter(s) to 28 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 54 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 2 instances
  FDR => FDRE: 46 instances
  FIFO18 => FIFO18E1: 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 74 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
2058 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:53 ; elapsed = 00:09:07 . Memory (MB): peak = 1255.871 ; gain = 963.414
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.871 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1255.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 21:34:31 2017...
