$date
	Mon Nov 16 00:45:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 4 ! Qbar [3:0] $end
$var wire 4 " Q [3:0] $end
$var reg 1 # CLK $end
$var reg 1 $ rst $end
$scope module g1 $end
$var wire 1 % c2 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 & q $end
$var wire 4 ' Qbar [3:0] $end
$var wire 4 ( Q [3:0] $end
$scope module a1 $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 + o $end
$upscope $end
$scope module first $end
$var wire 1 , J $end
$var wire 1 - K $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 & Q $end
$var reg 1 . Qbar $end
$upscope $end
$scope module fourth $end
$var wire 1 + J $end
$var wire 1 / K $end
$var wire 1 & clk $end
$var wire 1 $ rst $end
$var reg 1 0 Q $end
$var reg 1 1 Qbar $end
$upscope $end
$scope module i1 $end
$var wire 1 2 i $end
$var wire 1 3 o $end
$upscope $end
$scope module i2 $end
$var wire 1 % i $end
$var wire 1 4 o $end
$upscope $end
$scope module second $end
$var wire 1 3 J $end
$var wire 1 3 K $end
$var wire 1 & clk $end
$var wire 1 $ rst $end
$var reg 1 5 Q $end
$var reg 1 6 Qbar $end
$upscope $end
$scope module third $end
$var wire 1 7 J $end
$var wire 1 8 K $end
$var wire 1 9 clk $end
$var wire 1 $ rst $end
$var reg 1 : Q $end
$var reg 1 ; Qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
18
17
06
05
04
13
02
01
00
0/
0.
1-
1,
0+
0*
0)
b0 (
b0 '
0&
1%
1$
0#
b0 "
b0 !
$end
#50
1#
#70
0$
#100
b1 !
b1 '
1.
1&
0#
#150
1#
#200
19
1)
16
b10 "
b10 (
15
b10 !
b10 '
0.
0&
0#
#250
1#
#300
b11 !
b11 '
1.
1&
0#
#350
1#
#400
1*
1;
1:
09
0)
06
b100 "
b100 (
05
b100 !
b100 '
0.
0&
0#
#450
1#
#500
b101 !
b101 '
1.
1&
0#
#550
1#
#600
1+
19
1)
16
b110 "
b110 (
15
b110 !
b110 '
0.
0&
0#
#650
1#
#700
b111 !
b111 '
1.
1&
0#
#750
1#
#800
0*
0;
0:
0+
09
0)
1/
03
12
06
05
11
b1000 "
b1000 (
10
b1000 !
b1000 '
0.
0&
0#
#850
1#
#900
b1001 !
b1001 '
1.
1&
0#
#950
1#
#1000
0/
13
02
01
b0 "
b0 (
00
b0 !
b0 '
0.
0&
0#
#1050
1#
#1100
b1 !
b1 '
1.
1&
0#
#1150
1#
#1200
19
1)
16
b10 "
b10 (
15
b10 !
b10 '
0.
0&
0#
#1250
1#
#1300
b11 !
b11 '
1.
1&
0#
#1350
1#
#1400
1*
1;
1:
09
0)
06
b100 "
b100 (
05
b100 !
b100 '
0.
0&
0#
#1450
1#
#1500
b101 !
b101 '
1.
1&
0#
#1550
1#
#1600
1+
19
1)
16
b110 "
b110 (
15
b110 !
b110 '
0.
0&
0#
#1650
1#
#1700
b111 !
b111 '
1.
1&
0#
#1750
1#
#1800
0*
0;
0:
0+
1/
03
12
09
0)
11
10
06
b1000 "
b1000 (
05
b1000 !
b1000 '
0.
0&
0#
#1850
1#
#1900
b1001 !
b1001 '
1.
1&
0#
#1950
1#
#2000
0/
13
02
01
b0 "
b0 (
00
b0 !
b0 '
0.
0&
0#
