add_32_0_sim_netlist.v,verilog,xil_defaultlib,../../../../OExo01-Element.gen/sources_1/ip/add_32_0_2/add_32_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
