(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{371:function(t,r,e){"use strict";e.r(r);var s=e(0),i=Object(s.a)({},(function(){var t=this,r=t._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"博客笔记"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#博客笔记"}},[t._v("#")]),t._v(" 博客笔记")]),t._v(" "),r("h2",{attrs:{id:"enhanced-python"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#enhanced-python"}},[t._v("#")]),t._v(" enhanced python")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Python_01/"}},[t._v("01.numpy 模块")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Python_02/"}},[t._v("02.numpy 模块")])],1)]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"linux-for-circuitors"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#linux-for-circuitors"}},[t._v("#")]),t._v(" Linux for circuitors")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Linux_01/"}},[t._v("01.Linux 的常用命令")])],1)]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"verilog-hdl"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#verilog-hdl"}},[t._v("#")]),t._v(" Verilog HDL")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL语言基本要素")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL基本数据类型")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.Verilog HDL运算符和表达式")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_04/"}},[t._v("04.Verilog HDL模块")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_05/"}},[t._v("05.Verilog HDL程序设计和描述方式")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_06/"}},[t._v("06.Verilog HDL程序设计思想概览")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_07/"}},[t._v("07.Verilog HDL组合电路设计的方法")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_08/"}},[t._v("08.Verilog HDL组合电路之数字加法器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_09/"}},[t._v("09.Verilog HDL组合电路之数值比较器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_10/"}},[t._v("10.Verilog HDL组合电路之数据选择器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_11/"}},[t._v("11.Verilog HDL组合电路之数字编码器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_12/"}},[t._v("12.Verilog HDL组合电路之数字译码器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_13/"}},[t._v("13.Verilog HDL组合电路之奇偶校验器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_14/"}},[t._v("14.Verilog HDL时序电路设计基础")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_15/"}},[t._v("15.Verilog HDL时序电路之基本触发器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_16/"}},[t._v("16.Verilog HDL时序逻辑电路之计数器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_17/"}},[t._v("17.Verilog HDL时序逻辑电路之移位寄存器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_18/"}},[t._v("18.Verilog HDL时序逻辑电路之信号发生器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_19/"}},[t._v("19.Verilog HDL有限状态机（FSM）设计基础")])],1)]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"deeplearning-simple-notes"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#deeplearning-simple-notes"}},[t._v("#")]),t._v(" deeplearning simple notes")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/DP_01/"}},[t._v("01.线性回归")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/DP_02/"}},[t._v("02.SoftMax回归")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/DP_03/"}},[t._v("03.多层感知机")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/DP_04/"}},[t._v("04.卷积神经网络")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/DP_05/"}},[t._v("05.LeNet")])],1)]),t._v(" "),r("h2",{attrs:{id:"rust"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#rust"}},[t._v("#")]),t._v(" Rust")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_00/"}},[t._v("00.Rust的基本素养")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_01/"}},[t._v("01.Rust的变量与可变性")])],1),t._v(" "),r("li",[r("a",{attrs:{href:"/pages/Rust_02"}},[t._v("02.Rust的数据类型")])]),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_03/"}},[t._v("03.Rust的函数和注释")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_04/"}},[t._v("04.Rust的控制流")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_05/"}},[t._v("05.Rust的所有权概念")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_06/"}},[t._v("06.Rust的引用和借用")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_07/"}},[t._v("07.Rust的Slice类型")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_08/"}},[t._v("08.Rust的结构体类型")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_09/"}},[t._v("09.Rust的结构体的打印与调试")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_10/"}},[t._v("10.Rust的方法")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_11/"}},[t._v("11.Rust的枚举")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_12/"}},[t._v("12.Rust的match控制流结构")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_13/"}},[t._v("13.Rust的语法糖-iflet")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_14/"}},[t._v("14.Rust的模块系统")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_15/"}},[t._v("15.Rust的Vector")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_16/"}},[t._v("16.Rust的String类型基本原理")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Rust_17/"}},[t._v("17.Rust的HashMap")])],1)]),t._v(" "),r("hr"),t._v(" "),r("p",[r("strong",[r("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);r.default=i.exports}}]);