;redcode
;assert 1
	SPL 0, <-21
	CMP -203, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @130, 0
	SUB @30, @306
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	DJN <127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 3, @221
	SUB @127, 106
	SUB 3, @221
	JMN 0, <-22
	JMN 0, <-22
	SLT @130, 9
	SLT @13, 0
	SLT @13, 0
	ADD @130, 0
	SUB 3, @221
	CMP 0, <0
	CMP 0, -22
	CMP 0, <0
	MOV -7, <-20
	JMN 130, 0
	MOV -7, <-20
	JMN 130, 0
	MOV 97, <-20
	SLT @130, 9
	CMP @127, 6
	SLT @13, 0
	SLT @13, 0
	MOV -7, <-20
	SUB 2, <-1
	MOV -7, <-20
	SUB 22, @10
	SUB -2, -10
	SUB -2, -10
	SUB 20, 0
	SPL 0, <-21
	SUB @127, 106
	SUB @127, 106
	SUB 20, 0
	SPL 0, <-21
	SUB 20, 0
	MOV -7, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 102
	DAT #121, #103
	DAT #121, #103
	DAT #121, #103
	SUB #20, @100
	DJN <-701, @-10
	SUB #72, @200
	SUB #72, @200
	ADD 3, 320
	SLT -1, <-20
	DJN -801, @-20
	SUB 12, @10
	JMZ -30, 9
	SUB @-127, 100
	SPL 0, <-332
	SUB #131, 103
	SPL 0, <332
	SPL 0, <332
	SUB @121, 106
	SLT -1, <-20
	MOV -1, <-20
	CMP <-30, 9
	ADD <-530, 9
	ADD <-30, 9
	ADD <-30, 9
	ADD <300, 96
	SUB @121, 106
	SUB <12, @10
	SPL 0, <332
	SUB @121, 102
	ADD -1, <-20
	SPL 0, <332
	ADD <-30, 9
	SUB @-127, 100
	MOV <-30, 9
	SPL 0, <332
	SUB @121, 103
	SPL 0, <332
	SUB <12, @10
	SPL 0, <332
	SPL 0, <332
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 102
	DAT #121, #102
