{"vcs1":{"timestamp_begin":1729474517.953753785, "rt":1.80, "ut":0.73, "st":0.33}}
{"vcselab":{"timestamp_begin":1729474519.845733524, "rt":1.28, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1729474521.201000722, "rt":0.35, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729474517.251898053}
{"VCS_COMP_START_TIME": 1729474517.251898053}
{"VCS_COMP_END_TIME": 1729474527.909785790}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331352}}
{"stitch_vcselab": {"peak_mem": 215228}}
