Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Thu May 24 23:25:46 2018
| Host         : DESKTOP-H5KUTUP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Show_control_sets_placed.rpt
| Design       : Show
| Device       : xc7a35t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    69 |
| Minimum Number of register sites lost to control set restrictions |    25 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           19 |
| Yes          | No                    | No                     |             488 |          300 |
| Yes          | No                    | Yes                    |               7 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+---------------------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------+---------------+---------------------------------+------------------+----------------+
|  div/clk        |               |                                 |                1 |              2 |
|  CLK_BUFG       | cpu/cu/E[0]   | cpu/pc/n_0_outputAddress[7]_i_2 |                4 |              7 |
| ~CLK_BUFG       | cpu/cu/O31[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O86[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O73[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O74[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O85[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O29[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O39[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O32[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O33[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O34[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O35[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O36[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O37[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O38[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O75[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O40[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O41[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O43[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O44[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O45[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O46[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O47[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O48[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O49[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O50[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O51[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O52[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O53[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O54[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O55[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O56[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O57[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O58[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O59[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O60[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O61[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O62[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O63[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O64[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O65[0] |                                 |                2 |              8 |
| ~CLK_BUFG       | cpu/cu/O66[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O67[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O68[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O88[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O89[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O90[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O91[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O84[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O83[0] |                                 |                7 |              8 |
| ~CLK_BUFG       | cpu/cu/O82[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O81[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O80[0] |                                 |                3 |              8 |
| ~CLK_BUFG       | cpu/cu/O79[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O77[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O76[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O70[0] |                                 |                5 |              8 |
| ~CLK_BUFG       | cpu/cu/O71[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O72[0] |                                 |                4 |              8 |
| ~CLK_BUFG       | cpu/cu/O69[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O78[0] |                                 |                6 |              8 |
| ~CLK_BUFG       | cpu/cu/O87[0] |                                 |                7 |              8 |
|  CLK2_IBUF_BUFG |               |                                 |                6 |             10 |
|  cpu/pc/O50     |               |                                 |               10 |             14 |
|  CLK2_IBUF_BUFG |               | deb/clear                       |                6 |             22 |
|  CLK2_IBUF_BUFG |               | CLK1_IBUF                       |                6 |             22 |
|  CLK2_IBUF_BUFG |               | div/n_0_counter[0]_i_1          |                7 |             26 |
| ~CLK_BUFG       | cpu/pc/p_0_in |                                 |               12 |             96 |
+-----------------+---------------+---------------------------------+------------------+----------------+


