Fitter report for lab1
Sat May 26 00:25:32 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat May 26 00:25:31 2018       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; lab1                                        ;
; Top-level Entity Name           ; lab1                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,911 / 32,070 ( 15 % )                     ;
; Total registers                 ; 7363                                        ;
; Total pins                      ; 227 / 457 ( 50 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,902 / 4,065,280 ( 5 % )                 ;
; Total RAM Blocks                ; 32 / 397 ( 8 % )                            ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Fast Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; HEX0[6]           ; Missing drive strength and slew rate ;
; HEX0[5]           ; Missing drive strength and slew rate ;
; HEX0[4]           ; Missing drive strength and slew rate ;
; HEX0[3]           ; Missing drive strength and slew rate ;
; HEX0[2]           ; Missing drive strength and slew rate ;
; HEX0[1]           ; Missing drive strength and slew rate ;
; HEX0[0]           ; Missing drive strength and slew rate ;
; HEX1[6]           ; Missing drive strength and slew rate ;
; HEX1[5]           ; Missing drive strength and slew rate ;
; HEX1[4]           ; Missing drive strength and slew rate ;
; HEX1[3]           ; Missing drive strength and slew rate ;
; HEX1[2]           ; Missing drive strength and slew rate ;
; HEX1[1]           ; Missing drive strength and slew rate ;
; HEX1[0]           ; Missing drive strength and slew rate ;
; HEX2[6]           ; Missing drive strength and slew rate ;
; HEX2[5]           ; Missing drive strength and slew rate ;
; HEX2[4]           ; Missing drive strength and slew rate ;
; HEX2[3]           ; Missing drive strength and slew rate ;
; HEX2[2]           ; Missing drive strength and slew rate ;
; HEX2[1]           ; Missing drive strength and slew rate ;
; HEX2[0]           ; Missing drive strength and slew rate ;
; HEX3[6]           ; Missing drive strength and slew rate ;
; HEX3[5]           ; Missing drive strength and slew rate ;
; HEX3[4]           ; Missing drive strength and slew rate ;
; HEX3[3]           ; Missing drive strength and slew rate ;
; HEX3[2]           ; Missing drive strength and slew rate ;
; HEX3[1]           ; Missing drive strength and slew rate ;
; HEX3[0]           ; Missing drive strength and slew rate ;
; HEX4[6]           ; Missing drive strength and slew rate ;
; HEX4[5]           ; Missing drive strength and slew rate ;
; HEX4[4]           ; Missing drive strength and slew rate ;
; HEX4[3]           ; Missing drive strength and slew rate ;
; HEX4[2]           ; Missing drive strength and slew rate ;
; HEX4[1]           ; Missing drive strength and slew rate ;
; HEX4[0]           ; Missing drive strength and slew rate ;
; HEX5[6]           ; Missing drive strength and slew rate ;
; HEX5[5]           ; Missing drive strength and slew rate ;
; HEX5[4]           ; Missing drive strength and slew rate ;
; HEX5[3]           ; Missing drive strength and slew rate ;
; HEX5[2]           ; Missing drive strength and slew rate ;
; HEX5[1]           ; Missing drive strength and slew rate ;
; HEX5[0]           ; Missing drive strength and slew rate ;
; DRAM_CLK          ; Missing drive strength and slew rate ;
; VGA_CLK           ; Missing drive strength and slew rate ;
; VGA_R[0]          ; Missing drive strength and slew rate ;
; VGA_R[1]          ; Missing drive strength and slew rate ;
; VGA_R[2]          ; Missing drive strength and slew rate ;
; VGA_R[3]          ; Missing drive strength and slew rate ;
; VGA_R[4]          ; Missing drive strength and slew rate ;
; VGA_R[5]          ; Missing drive strength and slew rate ;
; VGA_R[6]          ; Missing drive strength and slew rate ;
; VGA_R[7]          ; Missing drive strength and slew rate ;
; VGA_G[0]          ; Missing drive strength and slew rate ;
; VGA_G[1]          ; Missing drive strength and slew rate ;
; VGA_G[2]          ; Missing drive strength and slew rate ;
; VGA_G[3]          ; Missing drive strength and slew rate ;
; VGA_G[4]          ; Missing drive strength and slew rate ;
; VGA_G[5]          ; Missing drive strength and slew rate ;
; VGA_G[6]          ; Missing drive strength and slew rate ;
; VGA_G[7]          ; Missing drive strength and slew rate ;
; VGA_B[0]          ; Missing drive strength and slew rate ;
; VGA_B[1]          ; Missing drive strength and slew rate ;
; VGA_B[2]          ; Missing drive strength and slew rate ;
; VGA_B[3]          ; Missing drive strength and slew rate ;
; VGA_B[4]          ; Missing drive strength and slew rate ;
; VGA_B[5]          ; Missing drive strength and slew rate ;
; VGA_B[6]          ; Missing drive strength and slew rate ;
; VGA_B[7]          ; Missing drive strength and slew rate ;
; VGA_HS            ; Missing drive strength and slew rate ;
; VGA_VS            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]     ; Missing drive strength and slew rate ;
; DRAM_BA[0]        ; Missing drive strength and slew rate ;
; DRAM_BA[1]        ; Missing drive strength and slew rate ;
; DRAM_CAS_N        ; Missing drive strength and slew rate ;
; DRAM_CS_N         ; Missing drive strength and slew rate ;
; DRAM_LDQM         ; Missing drive strength and slew rate ;
; DRAM_RAS_N        ; Missing drive strength and slew rate ;
; DRAM_UDQM         ; Missing drive strength and slew rate ;
; DRAM_WE_N         ; Missing drive strength and slew rate ;
; DRAM_CKE          ; Missing drive strength and slew rate ;
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; VGA_BLANK_N       ; Missing drive strength and slew rate ;
; VGA_SYNC_N        ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; HPS_SD_CLK        ; Missing drive strength and slew rate ;
; HPS_UART_TX       ; Missing drive strength and slew rate ;
; HPS_USB_STP       ; Missing drive strength and slew rate ;
; DRAM_DQ[0]        ; Missing drive strength and slew rate ;
; DRAM_DQ[1]        ; Missing drive strength and slew rate ;
; DRAM_DQ[2]        ; Missing drive strength and slew rate ;
; DRAM_DQ[3]        ; Missing drive strength and slew rate ;
; DRAM_DQ[4]        ; Missing drive strength and slew rate ;
; DRAM_DQ[5]        ; Missing drive strength and slew rate ;
; DRAM_DQ[6]        ; Missing drive strength and slew rate ;
; DRAM_DQ[7]        ; Missing drive strength and slew rate ;
; DRAM_DQ[8]        ; Missing drive strength and slew rate ;
; DRAM_DQ[9]        ; Missing drive strength and slew rate ;
; DRAM_DQ[10]       ; Missing drive strength and slew rate ;
; DRAM_DQ[11]       ; Missing drive strength and slew rate ;
; DRAM_DQ[12]       ; Missing drive strength and slew rate ;
; DRAM_DQ[13]       ; Missing drive strength and slew rate ;
; DRAM_DQ[14]       ; Missing drive strength and slew rate ;
; DRAM_DQ[15]       ; Missing drive strength and slew rate ;
; HPS_SD_CMD        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]    ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]   ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
+-------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                           ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                            ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                              ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                            ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                           ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                            ; CLKOUT                   ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                                                     ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                 ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE                       ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                                                  ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                                                 ; O                        ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; HPS_to_FPGA_state.00000010                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_to_FPGA_state.00000010~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hps_to_fpga_read                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps_to_fpga_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15|dffe17a[6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15|dffe17a[6]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][15]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][8]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][20]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][13]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][11]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][17]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][29]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][8]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][9]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][10]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]~DUPLICATE                                                                                                                   ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6]~DUPLICATE                                                                                                                   ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0]~DUPLICATE ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[26]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[26]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[30]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[30]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[31]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[31]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_WORDS                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_WORDS~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a5                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a4                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a5                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][124]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][124]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][125]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][125]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][126]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][126]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][94]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][103]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex5_hex0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex5_hex0_s1_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex5_hex0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex5_hex0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entry_0[41]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|write_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|av_waitrequest                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------------------------------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                        ; Ignored Value          ; Ignored Source                                                     ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------------------------------------------------------------+
; Location                    ;                                             ;              ; ADC_CS_N                                                                                          ; PIN_AJ4                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                           ; PIN_AK4                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                          ; PIN_AK3                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                          ; PIN_AK2                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                        ; PIN_K7                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                       ; PIN_K8                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                          ; PIN_H7                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                        ; PIN_J7                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                       ; PIN_H8                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                           ; PIN_G7                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                         ; PIN_AA16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                         ; PIN_Y26                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                         ; PIN_K14                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; FAN_CTRL                                                                                          ; PIN_AA12               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                     ; PIN_J12                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                     ; PIN_K12                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[0]                                                                                         ; PIN_AC18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[10]                                                                                        ; PIN_AH18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[11]                                                                                        ; PIN_AH17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[12]                                                                                        ; PIN_AG16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[13]                                                                                        ; PIN_AE16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[14]                                                                                        ; PIN_AF16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[15]                                                                                        ; PIN_AG17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[16]                                                                                        ; PIN_AA18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[17]                                                                                        ; PIN_AA19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[18]                                                                                        ; PIN_AE17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[19]                                                                                        ; PIN_AC20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[1]                                                                                         ; PIN_Y17                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[20]                                                                                        ; PIN_AH19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[21]                                                                                        ; PIN_AJ20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[22]                                                                                        ; PIN_AH20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[23]                                                                                        ; PIN_AK21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[24]                                                                                        ; PIN_AD19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[25]                                                                                        ; PIN_AD20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[26]                                                                                        ; PIN_AE18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[27]                                                                                        ; PIN_AE19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[28]                                                                                        ; PIN_AF20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[29]                                                                                        ; PIN_AF21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[2]                                                                                         ; PIN_AD17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[30]                                                                                        ; PIN_AF19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[31]                                                                                        ; PIN_AG21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[32]                                                                                        ; PIN_AF18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[33]                                                                                        ; PIN_AG20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[34]                                                                                        ; PIN_AG18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[35]                                                                                        ; PIN_AJ21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[3]                                                                                         ; PIN_Y18                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[4]                                                                                         ; PIN_AK16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[5]                                                                                         ; PIN_AK18               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[6]                                                                                         ; PIN_AK19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[7]                                                                                         ; PIN_AJ19               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[8]                                                                                         ; PIN_AJ17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_0[9]                                                                                         ; PIN_AJ16               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[0]                                                                                         ; PIN_AB17               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[10]                                                                                        ; PIN_AG26               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[11]                                                                                        ; PIN_AH24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[12]                                                                                        ; PIN_AH27               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[13]                                                                                        ; PIN_AJ27               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[14]                                                                                        ; PIN_AK29               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[15]                                                                                        ; PIN_AK28               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[16]                                                                                        ; PIN_AK27               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[17]                                                                                        ; PIN_AJ26               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[18]                                                                                        ; PIN_AK26               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[19]                                                                                        ; PIN_AH25               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[1]                                                                                         ; PIN_AA21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[20]                                                                                        ; PIN_AJ25               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[21]                                                                                        ; PIN_AJ24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[22]                                                                                        ; PIN_AK24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[23]                                                                                        ; PIN_AG23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[24]                                                                                        ; PIN_AK23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[25]                                                                                        ; PIN_AH23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[26]                                                                                        ; PIN_AK22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[27]                                                                                        ; PIN_AJ22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[28]                                                                                        ; PIN_AH22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[29]                                                                                        ; PIN_AG22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[2]                                                                                         ; PIN_AB21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[30]                                                                                        ; PIN_AF24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[31]                                                                                        ; PIN_AF23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[32]                                                                                        ; PIN_AE22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[33]                                                                                        ; PIN_AD21               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[34]                                                                                        ; PIN_AA20               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[35]                                                                                        ; PIN_AC22               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[3]                                                                                         ; PIN_AC23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[4]                                                                                         ; PIN_AD24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[5]                                                                                         ; PIN_AE23               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[6]                                                                                         ; PIN_AE24               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[7]                                                                                         ; PIN_AF25               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[8]                                                                                         ; PIN_AF26               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; GPIO_1[9]                                                                                         ; PIN_AG25               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                          ; PIN_AA30               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                          ; PIN_AB30               ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                           ; PIN_AD7                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                          ; PIN_AD9                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                           ; PIN_AE7                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                          ; PIN_AE9                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                          ; PIN_H15                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                        ; PIN_D2                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                        ; PIN_B1                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                        ; PIN_E2                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                        ; PIN_B2                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                        ; PIN_D1                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                        ; PIN_E1                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                        ; PIN_C2                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                        ; PIN_B3                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_HS                                                                                             ; PIN_A5                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                        ; PIN_F6                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; TD_VS                                                                                             ; PIN_A3                 ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_CLK                                                                                        ; PIN_AF4                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]                                                                                    ; PIN_AH4                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]                                                                                    ; PIN_AH3                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]                                                                                    ; PIN_AJ2                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]                                                                                    ; PIN_AJ1                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]                                                                                    ; PIN_AH2                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]                                                                                    ; PIN_AG3                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]                                                                                    ; PIN_AG2                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]                                                                                    ; PIN_AG1                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_EMPTY                                                                                         ; PIN_AF5                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_FULL                                                                                          ; PIN_AG5                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_OE_N                                                                                          ; PIN_AF6                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_RD_N                                                                                          ; PIN_AG6                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_RESET_N                                                                                       ; PIN_AG7                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_SCL                                                                                           ; PIN_AG8                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_SDA                                                                                           ; PIN_AF8                ; QSF Assignment                                                     ;
; Location                    ;                                             ;              ; USB_WR_N                                                                                          ; PIN_AH5                ; QSF Assignment                                                     ;
; Synchronizer Identification ; alt_vipitc131_common_sync                   ;              ; data_out_sync0[1]                                                                                 ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment                                         ;
; PLL Bandwidth Preset        ; lab1                                        ;              ; *mysystem_sys_sdram_pll_0_sys_pll*|altera_pll:altera_pll_i*|*                                     ; AUTO                   ; mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.qip ;
; PLL Compensation Mode       ; lab1                                        ;              ; *mysystem_sys_sdram_pll_0_sys_pll*|altera_pll:altera_pll_i*|*                                     ; DIRECT                 ; mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.qip ;
; PLL Compensation Mode       ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment                                                     ;
; PLL Automatic Self-Reset    ; lab1                                        ;              ; *mysystem_sys_sdram_pll_0_sys_pll*|altera_pll:altera_pll_i*|*                                     ; OFF                    ; mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.qip ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment                                                     ;
; Global Signal               ; lab1                                        ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment                                                     ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[0]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[10]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[11]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[12]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[13]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[14]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[15]~reg0                                                                                  ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[1]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[2]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[3]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[4]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[5]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[6]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[7]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[8]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Input Register         ; sys_vga_new_sdram_controller_0              ;              ; za_data[9]~reg0                                                                                   ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[0]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[10]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[11]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[12]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[13]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[14]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[15]                                                                                        ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[1]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[2]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[3]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[4]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[5]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[6]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[7]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[8]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
; Fast Output Enable Register ; sys_vga_new_sdram_controller_0              ;              ; m_data[9]                                                                                         ; ON                     ; Compiler or HDL Assignment                                         ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 16138 ) ; 0.00 % ( 0 / 16138 )       ; 0.00 % ( 0 / 16138 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 16138 ) ; 0.00 % ( 0 / 16138 )       ; 0.00 % ( 0 / 16138 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                         ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                          ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                   ;
; sld_hub:auto_hub                        ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                  ;
; sys_vga_Arm_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                    ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 15135 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                        ; 0.00 % ( 0 / 172 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sys_vga_Arm_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 786 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 45 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/daliang3/Desktop/lab1/output_files/lab1.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,911 / 32,070        ; 15 %  ;
; ALMs needed [=A-B+C]                                        ; 4,911                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,552 / 32,070        ; 17 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,216                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,232                 ;       ;
;         [c] ALMs used for registers                         ; 1,104                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 666 / 32,070          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 25 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 14                    ;       ;
;         [c] Due to LAB input limits                         ; 11                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 719 / 3,207           ; 22 %  ;
;     -- Logic LABs                                           ; 719                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,791                 ;       ;
;     -- 7 input functions                                    ; 139                   ;       ;
;     -- 6 input functions                                    ; 1,210                 ;       ;
;     -- 5 input functions                                    ; 1,096                 ;       ;
;     -- 4 input functions                                    ; 1,699                 ;       ;
;     -- <=3 input functions                                  ; 3,647                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,378                 ;       ;
; Dedicated logic registers                                   ; 7,068                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,640 / 64,140        ; 10 %  ;
;         -- Secondary logic registers                        ; 428 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,822                 ;       ;
;         -- Routing optimization registers                   ; 246                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 227 / 457             ; 50 %  ;
;     -- Clock pins                                           ; 6 / 8                 ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 295                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 8                     ;       ;
; M10K blocks                                                 ; 32 / 397              ; 8 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 199,902 / 4,065,280   ; 5 %   ;
; Total block memory implementation bits                      ; 327,680 / 4,065,280   ; 8 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 7 / 16                ; 44 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.7% / 4.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.9% / 27.0% / 22.8% ;       ;
; Maximum fan-out                                             ; 4878                  ;       ;
; Highest non-global fan-out                                  ; 2106                  ;       ;
; Total fan-out                                               ; 62483                 ;       ;
; Average fan-out                                             ; 3.57                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                           ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5071 / 32070 ( 16 % ) ; 62 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5071                  ; 62                   ; 0                                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5484 / 32070 ( 17 % ) ; 70 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2194                  ; 23                   ; 0                                       ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2200                  ; 32                   ; 0                                       ; 0                              ;
;         [c] ALMs used for registers                         ; 1090                  ; 15                   ; 0                                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 438 / 32070 ( 1 % )   ; 8 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 25 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 14                    ; 0                    ; 0                                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 11                    ; 0                    ; 0                                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                                     ; Low                            ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Total LABs:  partially or completely used                   ; 709 / 3207 ( 22 % )   ; 13 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )                        ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 709                   ; 13                   ; 0                                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Combinational ALUT usage for logic                          ; 7694                  ; 97                   ; 0                                       ; 0                              ;
;     -- 7 input functions                                    ; 138                   ; 1                    ; 0                                       ; 0                              ;
;     -- 6 input functions                                    ; 1194                  ; 16                   ; 0                                       ; 0                              ;
;     -- 5 input functions                                    ; 1077                  ; 19                   ; 0                                       ; 0                              ;
;     -- 4 input functions                                    ; 1682                  ; 17                   ; 0                                       ; 0                              ;
;     -- <=3 input functions                                  ; 3603                  ; 44                   ; 0                                       ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1369                  ; 9                    ; 0                                       ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                         ;                                ;
;         -- Primary logic registers                          ; 6566 / 64140 ( 10 % ) ; 74 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                       ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 421 / 64140 ( < 1 % ) ; 7 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                       ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                         ;                                ;
;         -- Design implementation registers                  ; 6747                  ; 75                   ; 0                                       ; 0                              ;
;         -- Routing optimization registers                   ; 240                   ; 6                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                                       ; 0                              ;
; I/O pins                                                    ; 164                   ; 0                    ; 59                                      ; 4                              ;
; I/O registers                                               ; 119                   ; 0                    ; 176                                     ; 0                              ;
; Total block memory bits                                     ; 199902                ; 0                    ; 0                                       ; 0                              ;
; Total block memory implementation bits                      ; 327680                ; 0                    ; 0                                       ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 32 / 397 ( 8 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                         ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                         ; 6 / 116 ( 5 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                        ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                          ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                         ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                           ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                          ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                           ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                           ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Connections                                                 ;                       ;                      ;                                         ;                                ;
;     -- Input Connections                                    ; 9492                  ; 116                  ; 58                                      ; 299                            ;
;     -- Registered Input Connections                         ; 7288                  ; 89                   ; 0                                       ; 0                              ;
;     -- Output Connections                                   ; 321                   ; 95                   ; 81                                      ; 9468                           ;
;     -- Registered Output Connections                        ; 64                    ; 94                   ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Internal Connections                                        ;                       ;                      ;                                         ;                                ;
;     -- Total Connections                                    ; 61697                 ; 708                  ; 5133                                    ; 9896                           ;
;     -- Registered Connections                               ; 30703                 ; 517                  ; 100                                     ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; External Connections                                        ;                       ;                      ;                                         ;                                ;
;     -- Top                                                  ; 32                    ; 95                   ; 33                                      ; 9653                           ;
;     -- sld_hub:auto_hub                                     ; 95                    ; 2                    ; 0                                       ; 114                            ;
;     -- sys_vga_Arm_A9_HPS_hps_io_border:border              ; 33                    ; 0                    ; 106                                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9653                  ; 114                  ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Partition Interface                                         ;                       ;                      ;                                         ;                                ;
;     -- Input Ports                                          ; 47                    ; 35                   ; 5                                       ; 304                            ;
;     -- Output Ports                                         ; 142                   ; 53                   ; 34                                      ; 433                            ;
;     -- Bidir Ports                                          ; 69                    ; 0                    ; 53                                      ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Registered Ports                                            ;                       ;                      ;                                         ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 19                   ; 0                                       ; 0                              ;
;                                                             ;                       ;                      ;                                         ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 0                                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 24                   ; 0                                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 29                   ; 0                                       ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 43                   ; 0                                       ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50       ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 212                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ   ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX    ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR    ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT    ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[0]         ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[1]         ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[2]         ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[3]         ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[0]          ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[1]          ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[2]          ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[3]          ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[4]          ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[5]          ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[6]          ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[7]          ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[8]          ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[9]          ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]      ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]     ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]     ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]     ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]      ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]      ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]      ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]      ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]      ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]      ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]      ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]      ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]      ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]        ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]        ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N        ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE          ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK          ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N         ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM         ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N        ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM         ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N         ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]           ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]           ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]           ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]           ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]           ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]           ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]           ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]           ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]           ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]           ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]           ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]           ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]           ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]           ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]           ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]           ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]           ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]           ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]           ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]           ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]           ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]           ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]           ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]           ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]           ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]           ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]           ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]           ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]           ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]           ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]           ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]           ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]           ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]           ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]           ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]           ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]           ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]           ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]           ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]           ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]           ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]           ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SD_CLK        ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX       ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP       ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]           ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]           ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]           ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]           ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]           ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]           ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]           ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]           ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]           ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]           ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N       ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]          ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]          ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]          ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]          ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]          ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]          ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]          ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]          ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK           ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]          ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]          ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]          ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]          ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]          ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]          ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]          ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]          ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS            ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]          ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]          ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]          ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]          ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]          ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]          ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]          ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]          ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N        ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS            ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                       ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 80 ( 9 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 29 / 80 ( 36 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; VGA_CLK                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; HPS_USB_NXT                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; HPS_USB_DATA[4]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; HPS_SD_CLK                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; HPS_SD_DATA[3]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; HPS_UART_RX                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; HPS_USB_DATA[5]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; HPS_USB_STP                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; HPS_SD_DATA[1]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; HPS_UART_TX                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; VGA_VS                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; HPS_USB_DATA[3]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; HPS_USB_DATA[6]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; HPS_USB_DATA[2]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; HPS_SD_DATA[2]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; HPS_USB_DIR                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; HPS_USB_DATA[0]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; HPS_SD_CMD                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; HPS_USB_DATA[1]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; HPS_SD_DATA[0]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; HPS_USB_DATA[7]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; HPS_USB_CLKOUT                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                  ;                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                  ; Integer PLL                                                                                                                               ;
;     -- PLL Location                                                                                                                                              ; FRACTIONALPLL_X0_Y1_N0                                                                                                                    ;
;     -- PLL Feedback clock type                                                                                                                                   ; none                                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                             ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                   ; 1200000 to 600000 Hz                                                                                                                      ;
;     -- Reference Clock Frequency                                                                                                                                 ; 50.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                         ; 500.0 MHz                                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                        ; Direct                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                         ; 30.000000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                         ; 80.000000 MHz                                                                                                                             ;
;     -- PLL Enable                                                                                                                                                ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                   ; N/A                                                                                                                                       ;
;     -- M Counter                                                                                                                                                 ; 20                                                                                                                                        ;
;     -- N Counter                                                                                                                                                 ; 2                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                         ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                        ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                                  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                ; clk_0                                                                                                                                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                ; ref_clk1                                                                                                                                  ;
;             -- ADJPLLIN source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                                  ; N/A                                                                                                                                       ;
;             -- IQTXRXCLKIN source                                                                                                                                ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                 ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                  ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                   ; CLOCK_50~input                                                                                                                            ;
;             -- CLKIN(1) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                   ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                        ;                                                                                                                                           ;
;         -- sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                            ; 50.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y5_N1                                                                                                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                            ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                        ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                       ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                         ; 10                                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                             ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                    ; 1                                                                                                                                         ;
;         -- sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                            ; 50.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y8_N1                                                                                                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                            ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                        ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                       ; 306.000000 degrees                                                                                                                        ;
;             -- C Counter                                                                                                                                         ; 10                                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                             ; 4                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                    ; 9                                                                                                                                         ;
;                                                                                                                                                                  ;                                                                                                                                           ;
; sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                            ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                  ; Integer PLL                                                                                                                               ;
;     -- PLL Location                                                                                                                                              ; FRACTIONALPLL_X0_Y56_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                                   ; none                                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                             ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                   ; 2100000 to 1400000 Hz                                                                                                                     ;
;     -- Reference Clock Frequency                                                                                                                                 ; 50.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                         ; 325.0 MHz                                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                        ; Direct                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                         ; 46.153847 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                         ; 123.076923 MHz                                                                                                                            ;
;     -- PLL Enable                                                                                                                                                ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                   ; N/A                                                                                                                                       ;
;     -- M Counter                                                                                                                                                 ; 13                                                                                                                                        ;
;     -- N Counter                                                                                                                                                 ; 2                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                         ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                        ; PLLREFCLKSELECT_X0_Y62_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                                ; core_ref_clk                                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                                ; ref_clk1                                                                                                                                  ;
;             -- ADJPLLIN source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                                  ; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                 ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                  ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                   ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                        ;                                                                                                                                           ;
;         -- sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                             ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                            ; 65.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y62_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                            ; On                                                                                                                                        ;
;             -- Duty Cycle                                                                                                                                        ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                       ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                         ; 5                                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                             ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                    ; 1                                                                                                                                         ;
;                                                                                                                                                                  ;                                                                                                                                           ;
; sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                            ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                  ; Fractional PLL                                                                                                                            ;
;     -- PLL Location                                                                                                                                              ; FRACTIONALPLL_X89_Y1_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                                   ; Global Clock                                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                             ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                   ; 2100000 to 1400000 Hz                                                                                                                     ;
;     -- Reference Clock Frequency                                                                                                                                 ; 50.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                         ; 519.999999 MHz                                                                                                                            ;
;     -- PLL Operation Mode                                                                                                                                        ; Normal                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                         ; 50.000000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                         ; 76.923077 MHz                                                                                                                             ;
;     -- PLL Enable                                                                                                                                                ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                   ; 1717986833 / 4294967296                                                                                                                   ;
;     -- M Counter                                                                                                                                                 ; 10                                                                                                                                        ;
;     -- N Counter                                                                                                                                                 ; 1                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                         ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                        ; PLLREFCLKSELECT_X89_Y7_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                                ; core_ref_clk                                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                                ; ref_clk1                                                                                                                                  ;
;             -- ADJPLLIN source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                                  ; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                 ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                  ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                   ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                   ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                        ;                                                                                                                                           ;
;         -- sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                             ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                            ; 129.999999 MHz                                                                                                                            ;
;             -- Output Clock Location                                                                                                                             ; PLLOUTPUTCOUNTER_X89_Y8_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                            ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                        ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                       ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                         ; 4                                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                             ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                    ; 1                                                                                                                                         ;
;                                                                                                                                                                  ;                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab1                                                                                                                           ; 4911.0 (24.9)        ; 5551.5 (44.3)                    ; 665.0 (19.4)                                      ; 24.5 (0.0)                       ; 0.0 (0.0)            ; 7791 (25)           ; 7068 (73)                 ; 295 (295)     ; 199902            ; 32    ; 0          ; 227  ; 0            ; |lab1                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |hex2seg:f1|                                                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f1                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hex2seg:f2|                                                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f2                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hex2seg:f3|                                                                                                                 ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f3                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hex2seg:f4|                                                                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f4                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hex2seg:f5|                                                                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f5                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hex2seg:f6|                                                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|hex2seg:f6                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                           ; 58.0 (0.5)           ; 69.0 (0.5)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (1)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                             ; 57.5 (0.0)           ; 68.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                  ; 57.5 (1.0)           ; 68.5 (2.2)                       ; 11.0 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (1)              ; 81 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                       ; 56.5 (0.0)           ; 66.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                   ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                   ; 56.5 (36.2)          ; 66.3 (44.7)                      ; 9.8 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (61)             ; 76 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                      ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                     ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                              ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                   ; 10.6 (10.6)          ; 11.8 (11.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                            ; altera_sld   ;
;    |sys_vga:u0|                                                                                                                 ; 4813.4 (0.0)         ; 5423.2 (0.0)                     ; 634.3 (0.0)                                       ; 24.5 (0.0)                       ; 0.0 (0.0)            ; 7627 (0)            ; 6914 (0)                  ; 0 (0)         ; 199902            ; 32    ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0                                                                                                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                      ; 169.0 (50.0)         ; 218.2 (60.8)                     ; 49.2 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 271 (71)            ; 303 (67)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                       ; 27.4 (27.4)          ; 29.5 (29.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                 ; 75.5 (0.0)           ; 110.5 (0.0)                      ; 35.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 193 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;             |dcfifo:input_fifo|                                                                                                 ; 75.5 (0.0)           ; 110.5 (0.0)                      ; 35.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 193 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |dcfifo_upq1:auto_generated|                                                                                     ; 75.5 (16.4)          ; 110.5 (35.9)                     ; 35.0 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (25)            ; 193 (64)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:rdptr_g_gray2bin|                                                                             ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:rs_dgwp_gray2bin|                                                                             ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                             ; 3.1 (3.1)            ; 3.6 (3.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                             ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                 ; 10.4 (10.4)          ; 10.7 (10.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                    ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                 ; 11.7 (11.7)          ; 12.2 (12.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_1e8:rs_dgwp|                                                                                  ; 5.9 (0.0)            ; 8.0 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                                                                                                                                                                                                                                     ; work         ;
;                      |dffpipe_re9:dffpipe15|                                                                                    ; 5.9 (5.9)            ; 8.0 (8.0)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15                                                                                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_2e8:ws_dgrp|                                                                                  ; 2.3 (0.0)            ; 11.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                                                                                                                                                                                                                                     ; work         ;
;                      |dffpipe_se9:dffpipe18|                                                                                    ; 2.3 (2.3)            ; 11.0 (11.0)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_us91:fifo_ram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram                                                                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                          ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_qe9:rs_brp|                                                                                          ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_qe9:rs_bwp|                                                                                          ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                                          ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                          ; 2.8 (2.8)            ; 3.4 (3.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                               ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                               ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                  ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                         ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                         ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;       |alt_vipvfr131_vfr:alt_vip_vfr_0|                                                                                         ; 777.4 (0.0)          ; 1006.3 (0.0)                     ; 239.1 (0.0)                                       ; 10.3 (0.0)                       ; 0.0 (0.0)            ; 923 (0)             ; 1675 (0)                  ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0                                                                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                           ; 276.4 (276.4)        ; 371.2 (371.2)                    ; 98.8 (98.8)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 227 (227)           ; 626 (626)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |alt_vipvfr131_common_stream_output:outputter|                                                                         ; 18.9 (18.9)          ; 23.8 (23.8)                      ; 5.2 (5.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;          |alt_vipvfr131_prc:prc|                                                                                                ; 382.4 (1.2)          ; 494.8 (1.2)                      ; 116.3 (0.0)                                       ; 3.9 (0.0)                        ; 0.0 (0.0)            ; 551 (2)             ; 883 (0)                   ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                      ; 6.6 (6.6)            ; 38.1 (38.1)                      ; 31.5 (31.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;             |alt_vipvfr131_prc_core:prc_core|                                                                                   ; 64.9 (64.9)          ; 99.5 (99.5)                      ; 34.6 (34.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (120)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |alt_vipvfr131_prc_read_master:read_master|                                                                         ; 309.8 (0.0)          ; 356.1 (0.0)                      ; 50.2 (0.0)                                        ; 3.9 (0.0)                        ; 0.0 (0.0)            ; 421 (0)             ; 639 (0)                   ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                ; 248.8 (117.7)        ; 292.7 (130.2)                    ; 47.9 (13.7)                                       ; 3.9 (1.2)                        ; 0.0 (0.0)            ; 411 (196)           ; 503 (194)                 ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; sys_vga      ;
;                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                             ; 53.3 (0.0)           ; 71.8 (0.0)                       ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 132 (0)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; sys_vga      ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                              ; 45.5 (30.5)          ; 63.7 (33.1)                      ; 18.2 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (60)             ; 118 (48)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; sys_vga      ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                          ; 7.3 (7.3)            ; 15.0 (15.0)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; sys_vga      ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                          ; 7.7 (7.7)            ; 15.6 (15.6)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; sys_vga      ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                          ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; sys_vga      ;
;                         |altsyncram:ram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; work         ;
;                            |altsyncram_kvr1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated                                                                       ; work         ;
;                   |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                  ; 77.7 (1.5)           ; 90.7 (1.5)                       ; 15.7 (0.0)                                        ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 118 (3)             ; 177 (2)                   ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; sys_vga      ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                              ; 3.7 (2.5)            ; 9.7 (3.0)                        ; 6.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; sys_vga      ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                          ; 0.8 (0.8)            ; 2.3 (2.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; sys_vga      ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                          ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; sys_vga      ;
;                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|            ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; sys_vga      ;
;                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|         ; 69.6 (68.1)          ; 74.5 (73.0)                      ; 7.3 (7.3)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 108 (105)           ; 143 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; sys_vga      ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; sys_vga      ;
;                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer| ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; sys_vga      ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                          ; 2.3 (1.2)            ; 4.4 (1.2)                        ; 2.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 10 (2)                    ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; sys_vga      ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                           ; 1.0 (0.8)            ; 3.2 (0.8)                        ; 2.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; sys_vga      ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                       ; 0.1 (0.1)            ; 2.5 (2.5)                        ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; sys_vga      ;
;                         |altsyncram:ram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; work         ;
;                            |altsyncram_gor1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated                                                                                            ; work         ;
;                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                       ; 61.0 (61.0)          ; 63.3 (63.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; sys_vga      ;
;          |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                     ; 32.9 (32.9)          ; 38.5 (38.5)                      ; 5.7 (5.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 48 (48)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |alt_vipvfr131_vfr_controller:controller|                                                                              ; 66.7 (66.7)          ; 78.0 (78.0)                      ; 13.1 (13.1)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 80 (80)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;       |altera_reset_controller:rst_controller|                                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;       |altera_reset_controller:rst_controller_001|                                                                              ; -0.2 (0.0)           ; 1.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;       |altera_reset_controller:rst_controller_002|                                                                              ; 2.8 (2.3)            ; 8.0 (5.2)                        ; 5.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;       |altera_reset_controller:rst_controller_003|                                                                              ; 3.8 (3.2)            ; 8.7 (5.2)                        ; 4.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                       ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;       |altera_reset_controller:rst_controller_004|                                                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;       |reg32_avalon_interface:reg32_avalon_interface_0|                                                                         ; 9.0 (0.5)            ; 12.7 (0.5)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0                                                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |reg32:U1|                                                                                                             ; 8.5 (8.5)            ; 12.2 (12.2)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1                                                                                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;       |sys_vga_Arm_A9_HPS:arm_a9_hps|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |sys_vga_Arm_A9_HPS_hps_io:hps_io|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;             |sys_vga_Arm_A9_HPS_hps_io_border:border|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;                |hps_sdram:hps_sdram_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                      ; sys_vga      ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                ; sys_vga      ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                      ; sys_vga      ;
;                   |hps_sdram_p0:p0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                     ; sys_vga      ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                ; sys_vga      ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                         ; sys_vga      ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                      ; sys_vga      ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                 ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                     ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                       ; sys_vga      ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                      ; sys_vga      ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                      ; sys_vga      ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                      ; sys_vga      ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                       ; sys_vga      ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                        ; sys_vga      ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                               ; sys_vga      ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                  ; sys_vga      ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                   ; sys_vga      ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                               ; sys_vga      ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                          ; sys_vga      ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; sys_vga      ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                          ; sys_vga      ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; sys_vga      ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                          ; sys_vga      ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; sys_vga      ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                          ; sys_vga      ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; sys_vga      ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                ; sys_vga      ;
;                   |hps_sdram_pll:pll|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                   ; sys_vga      ;
;       |sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|                                                                               ; 102.0 (0.0)          ; 109.0 (0.0)                      ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 164 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps                                                                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|                                               ; 102.0 (40.0)         ; 109.0 (40.7)                     ; 7.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (66)            ; 164 (46)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                             ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                                                                              ; work         ;
;             |sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|                                                               ; 61.8 (5.2)           ; 66.8 (5.5)                       ; 5.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (9)              ; 114 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                ; sys_vga      ;
;                |dcfifo:dual_clock_fifo|                                                                                         ; 56.6 (0.0)           ; 61.2 (0.0)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 114 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                         ; work         ;
;                   |dcfifo_2cr1:auto_generated|                                                                                  ; 56.6 (14.3)          ; 61.2 (17.5)                      ; 4.6 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (19)             ; 114 (31)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated                                                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:rdptr_g_gray2bin|                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:rdptr_g_gray2bin                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:rs_dgwp_gray2bin|                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:rs_dgwp_gray2bin                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                          ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                              ; work         ;
;                      |a_graycounter_acc:wrptr_g1p|                                                                              ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                  ; work         ;
;                      |a_graycounter_eu6:rdptr_g1p|                                                                              ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                  ; work         ;
;                      |alt_synch_pipe_mc8:rs_dgwp|                                                                               ; 3.8 (0.0)            ; 4.8 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                                                                                                                   ; work         ;
;                         |dffpipe_gd9:dffpipe13|                                                                                 ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe13                                                                                                                                             ; work         ;
;                      |alt_synch_pipe_nc8:ws_dgrp|                                                                               ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                   ; work         ;
;                         |dffpipe_hd9:dffpipe16|                                                                                 ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe16                                                                                                                                             ; work         ;
;                      |altsyncram_6q91:fifo_ram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram                                                                                                                                                                     ; work         ;
;                      |cmpr_0v5:rdempty_eq_comp|                                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                     ; work         ;
;                      |cmpr_0v5:rdfull_eq_comp|                                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:rdfull_eq_comp                                                                                                                                                                      ; work         ;
;                      |cmpr_0v5:wrfull_eq_comp|                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                      ; work         ;
;                      |dffpipe_fd9:rs_brp|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:rs_brp                                                                                                                                                                           ; work         ;
;                      |dffpipe_fd9:rs_bwp|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:rs_bwp                                                                                                                                                                           ; work         ;
;                      |dffpipe_fd9:ws_brp|                                                                                       ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:ws_brp                                                                                                                                                                           ; work         ;
;                      |dffpipe_fd9:ws_bwp|                                                                                       ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:ws_bwp                                                                                                                                                                           ; work         ;
;       |sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|                                                                               ; 87.5 (0.0)           ; 98.9 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 147 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga                                                                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|                                               ; 87.5 (42.2)          ; 98.9 (42.2)                      ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (63)            ; 147 (45)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_std_synchronizer:rdreq_sync_i|                                                                              ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i                                                                                                                                                                                                                                                               ; work         ;
;             |sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|                                                               ; 44.1 (3.8)           ; 55.2 (4.0)                       ; 11.1 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (7)              ; 98 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                ; sys_vga      ;
;                |dcfifo:dual_clock_fifo|                                                                                         ; 40.3 (0.0)           ; 51.2 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 98 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                         ; work         ;
;                   |dcfifo_2cr1:auto_generated|                                                                                  ; 40.3 (8.2)           ; 51.2 (14.3)                      ; 11.0 (6.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (12)             ; 98 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated                                                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                          ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                              ; work         ;
;                      |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                          ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                              ; work         ;
;                      |a_graycounter_acc:wrptr_g1p|                                                                              ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                  ; work         ;
;                      |a_graycounter_eu6:rdptr_g1p|                                                                              ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                  ; work         ;
;                      |alt_synch_pipe_mc8:rs_dgwp|                                                                               ; 2.7 (0.0)            ; 5.5 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                                                                                                                   ; work         ;
;                         |dffpipe_gd9:dffpipe13|                                                                                 ; 2.7 (2.7)            ; 5.5 (5.5)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe13                                                                                                                                             ; work         ;
;                      |alt_synch_pipe_nc8:ws_dgrp|                                                                               ; 3.4 (0.0)            ; 4.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                   ; work         ;
;                         |dffpipe_hd9:dffpipe16|                                                                                 ; 3.4 (3.4)            ; 4.7 (4.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe16                                                                                                                                             ; work         ;
;                      |altsyncram_6q91:fifo_ram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram                                                                                                                                                                     ; work         ;
;                      |cmpr_0v5:rdempty_eq_comp|                                                                                 ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                     ; work         ;
;                      |cmpr_0v5:wrempty_eq_comp|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:wrempty_eq_comp                                                                                                                                                                     ; work         ;
;                      |cmpr_0v5:wrfull_eq_comp|                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                      ; work         ;
;                      |dffpipe_fd9:ws_brp|                                                                                       ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:ws_brp                                                                                                                                                                           ; work         ;
;                      |dffpipe_fd9:ws_bwp|                                                                                       ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|dffpipe_fd9:ws_bwp                                                                                                                                                                           ; work         ;
;       |sys_vga_hex5_hex0:hex5_hex0|                                                                                             ; 11.0 (11.0)          ; 23.1 (23.1)                      ; 12.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_hex5_hex0:hex5_hex0                                                                                                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;       |sys_vga_mm_interconnect_0:mm_interconnect_0|                                                                             ; 497.1 (0.0)          ; 512.3 (0.0)                      ; 26.3 (0.0)                                        ; 11.1 (0.0)                       ; 0.0 (0.0)            ; 837 (0)             ; 526 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|                                                            ; 127.8 (10.2)         ; 127.5 (11.3)                     ; 5.7 (1.2)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 124 (18)            ; 197 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                               ; 78.6 (78.6)          ; 78.7 (78.7)                      ; 3.2 (3.2)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                              ; 13.3 (13.3)          ; 13.2 (13.2)                      ; 0.7 (0.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 24 (24)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                                                                          ; sys_vga      ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                                                                                                               ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                          ; 24.8 (24.8)          ; 23.0 (23.0)                      ; 0.3 (0.3)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|                                                ; 152.4 (0.0)          ; 164.9 (0.0)                      ; 15.1 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 287 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 152.4 (126.9)        ; 164.9 (139.1)                    ; 15.1 (14.7)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 287 (240)           ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; sys_vga      ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                        ; 25.5 (12.3)          ; 25.8 (13.0)                      ; 0.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                           ; sys_vga      ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                               ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                             ; sys_vga      ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                  ; sys_vga      ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                             ; sys_vga      ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                  ; sys_vga      ;
;          |altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|                                                ; 43.0 (0.0)           ; 45.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 43.0 (40.6)          ; 45.2 (42.7)                      ; 2.2 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (81)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; sys_vga      ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                        ; 2.4 (1.8)            ; 2.5 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                           ; sys_vga      ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                               ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                             ; sys_vga      ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                  ; sys_vga      ;
;          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|                                                         ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent                                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|                                               ; 27.2 (27.2)          ; 27.5 (27.5)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 51 (51)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|                                                    ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 1.7 (1.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|                                            ; 39.3 (39.3)          ; 38.3 (38.3)                      ; 0.3 (0.3)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 74 (74)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_rsp_width_adapter|                                            ; 26.0 (26.0)          ; 29.0 (29.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |sys_vga_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 71.0 (71.0)          ; 71.0 (71.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;       |sys_vga_mm_interconnect_1:mm_interconnect_1|                                                                             ; 1735.1 (0.0)         ; 1811.1 (0.0)                     ; 79.0 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 2839 (0)            ; 1660 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|                                                          ; 39.0 (39.0)          ; 39.0 (39.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|                                                            ; 31.8 (31.8)          ; 32.3 (32.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|                                                           ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|                                                             ; 25.7 (25.7)          ; 27.9 (27.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; sys_vga      ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                     ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;             |altsyncram:mem_rtl_0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                       ; 150.4 (150.4)        ; 159.9 (159.9)                    ; 10.0 (10.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 57 (57)             ; 327 (327)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|                                                                        ; 39.5 (39.5)          ; 39.5 (39.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                          ; 31.2 (31.2)          ; 31.4 (31.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                          ; 87.4 (42.2)          ; 89.5 (43.7)                      ; 2.2 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (80)            ; 37 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                             ; 45.2 (45.2)          ; 45.8 (45.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|                                                       ; 48.2 (0.0)           ; 53.5 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 48.2 (48.0)          ; 53.5 (53.2)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (78)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|                                                        ; 48.3 (0.0)           ; 50.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 48.3 (47.7)          ; 50.3 (49.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (48)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                     ; sys_vga      ;
;          |altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|                                                  ; 110.9 (0.0)          ; 114.5 (0.0)                      ; 4.1 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 110.9 (110.6)        ; 114.5 (114.2)                    ; 4.1 (4.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 163 (162)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                     ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                               ; sys_vga      ;
;          |altera_merlin_burst_adapter:ram_s1_burst_adapter|                                                                     ; 93.4 (0.0)           ; 97.7 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 93.4 (92.8)          ; 97.7 (97.1)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (108)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                        ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                  ; sys_vga      ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|                                                                 ; 25.4 (1.7)           ; 26.1 (1.7)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (4)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 23.4 (23.4)          ; 24.4 (24.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|                                                                  ; 8.5 (1.3)            ; 8.9 (1.7)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 7.2 (7.2)            ; 7.3 (7.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                            ; 33.4 (2.2)           ; 35.0 (3.0)                       ; 1.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (5)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 31.2 (31.2)          ; 32.0 (32.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_merlin_slave_agent:ram_s1_agent|                                                                               ; 26.3 (2.8)           ; 27.4 (2.8)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (5)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 23.6 (23.6)          ; 24.7 (24.7)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|                                                       ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|                                                        ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                                                   ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                                                   ; 7.7 (7.7)            ; 8.3 (8.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|                                                   ; 24.0 (24.0)          ; 24.8 (24.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|                                                   ; 72.0 (72.0)          ; 72.7 (72.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|                                                    ; 36.3 (36.3)          ; 37.7 (37.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|                                                    ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                              ; 93.8 (93.8)          ; 95.4 (95.4)                      ; 2.8 (2.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 155 (155)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                              ; 88.0 (88.0)          ; 91.2 (91.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (141)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_merlin_width_adapter:ram_s1_cmd_width_adapter|                                                                 ; 62.3 (62.3)          ; 63.3 (63.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_width_adapter:ram_s1_rsp_width_adapter|                                                                 ; 74.9 (74.9)          ; 76.2 (76.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (140)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_demux:cmd_demux|                                                                        ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                    ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|                                                                            ; 9.7 (8.2)            ; 11.8 (9.8)                       ; 2.2 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (24)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                        ; 11.7 (9.7)           ; 11.7 (9.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (27)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                        ; 41.3 (39.0)          ; 43.6 (41.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (87)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                        ; 41.3 (38.9)          ; 44.5 (42.2)                      ; 3.3 (3.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 97 (93)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_router:router|                                                                              ; 16.2 (16.2)          ; 17.0 (17.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_router:router_001|                                                                          ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_demux:rsp_demux|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_002|                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_003|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_mux:rsp_mux|                                                                            ; 11.0 (11.0)          ; 12.0 (12.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |sys_vga_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                        ; 296.2 (296.2)        ; 318.3 (318.3)                    ; 22.8 (22.8)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 595 (595)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;       |sys_vga_mm_interconnect_2:mm_interconnect_2|                                                                             ; 1221.7 (0.0)         ; 1370.6 (0.0)                     ; 149.1 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2056 (0)            ; 1994 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|                                                    ; 24.5 (24.5)          ; 30.0 (30.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|                                                      ; 19.6 (19.6)          ; 26.2 (26.2)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|                                                      ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|                                                        ; 19.8 (19.8)          ; 20.0 (20.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|                                                       ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|                                                         ; 19.2 (19.2)          ; 19.5 (19.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;          |altera_avalon_sc_fifo:hex5_hex0_s1_agent_rdata_fifo|                                                                  ; 27.2 (27.2)          ; 27.3 (27.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|                                                                    ; 19.3 (19.3)          ; 19.9 (19.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|                                                                ; 4.6 (4.6)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|                                                                  ; 19.2 (19.2)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo|                                       ; 26.3 (26.3)          ; 28.4 (28.4)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|                                         ; 18.5 (18.5)          ; 18.7 (18.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|                                                    ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                      ; 14.6 (14.6)          ; 20.3 (20.3)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; sys_vga      ;
;          |altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rdata_fifo|                                              ; 18.8 (18.8)          ; 19.6 (19.6)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rsp_fifo|                                                ; 18.4 (18.4)          ; 22.2 (22.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                     ; 24.8 (0.0)           ; 64.2 (0.0)                       ; 39.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 24.8 (23.6)          ; 64.2 (62.9)                      ; 39.4 (39.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 154 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ; sys_vga      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                 ; 12.7 (0.0)           ; 37.6 (0.0)                       ; 24.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 12.7 (12.3)          ; 37.6 (36.1)                      ; 24.9 (23.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 89 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; sys_vga      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                            ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                            ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                 ; 7.3 (0.0)            ; 15.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 7.3 (6.6)            ; 15.0 (13.3)                      ; 7.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; sys_vga      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                            ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                            ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                 ; 31.2 (0.0)           ; 39.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 31.2 (30.2)          ; 39.0 (37.7)                      ; 7.8 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; sys_vga      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                            ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                            ; work         ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                       ; 50.0 (34.4)          ; 52.2 (35.3)                      ; 2.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (80)            ; 18 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                             ; 15.6 (15.6)          ; 16.8 (16.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|                                                 ; 65.5 (0.0)           ; 68.6 (0.0)                       ; 3.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 65.5 (65.2)          ; 68.6 (68.3)                      ; 3.3 (3.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 98 (97)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; sys_vga      ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|                                                   ; 55.4 (0.0)           ; 57.5 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 55.4 (55.2)          ; 57.5 (57.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (71)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; sys_vga      ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|                                                    ; 54.3 (0.0)           ; 57.4 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 54.3 (54.1)          ; 57.4 (57.1)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (71)             ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; sys_vga      ;
;          |altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|                                                               ; 50.5 (0.0)           ; 51.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter                                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 50.5 (50.2)          ; 51.2 (50.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                  ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                            ; sys_vga      ;
;          |altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|                                                             ; 43.0 (0.0)           ; 44.4 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter                                                                                                                                                                                                                                                                                                                ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 43.0 (42.7)          ; 44.4 (44.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; sys_vga      ;
;          |altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|                                    ; 45.9 (0.0)           ; 48.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 45.9 (45.7)          ; 48.0 (47.8)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (56)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                       ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                 ; sys_vga      ;
;          |altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|                                                 ; 33.3 (0.0)           ; 34.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 33.3 (32.9)          ; 34.8 (34.5)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (49)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; sys_vga      ;
;          |altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|                                           ; 44.7 (0.0)           ; 46.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 44.7 (44.7)          ; 46.3 (46.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                              ; sys_vga      ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                        ; sys_vga      ;
;          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|                                                           ; 12.9 (2.7)           ; 14.2 (3.1)                       ; 1.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.2 (10.2)          ; 11.1 (11.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; sys_vga      ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|                                                             ; 14.7 (4.3)           ; 14.7 (4.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent                                                                                                                                                                                                                                                                                                                ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|                                                              ; 15.2 (4.8)           ; 15.2 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.4 (10.4)          ; 10.5 (10.5)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |altera_merlin_slave_agent:hex5_hex0_s1_agent|                                                                         ; 15.4 (5.0)           ; 15.8 (5.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent                                                                                                                                                                                                                                                                                                                            ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.4 (10.4)          ; 10.8 (10.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |altera_merlin_slave_agent:pushbuttons_s1_agent|                                                                       ; 14.2 (4.5)           ; 14.2 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pushbuttons_s1_agent                                                                                                                                                                                                                                                                                                                          ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                            ; sys_vga      ;
;          |altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|                                              ; 15.7 (5.1)           ; 15.7 (5.2)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                           ; 11.2 (2.2)           ; 12.3 (2.2)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.0 (9.0)            ; 10.2 (10.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; sys_vga      ;
;          |altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|                                                     ; 12.7 (2.5)           ; 13.3 (2.7)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                        ; sys_vga      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                          ; sys_vga      ;
;          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|                                                   ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator                                                                                                                                                                                                                                                                                                      ; sys_vga      ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_slave_translator:hex5_hex0_s1_translator|                                                               ; 10.5 (10.5)          ; 10.6 (10.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex5_hex0_s1_translator                                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |altera_merlin_slave_translator:pushbuttons_s1_translator|                                                             ; 3.6 (3.6)            ; 3.9 (3.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pushbuttons_s1_translator                                                                                                                                                                                                                                                                                                                ; sys_vga      ;
;          |altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|                                    ; 4.5 (4.5)            ; 15.7 (15.7)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                 ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; sys_vga      ;
;          |altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|                                           ; 8.0 (8.0)            ; 8.4 (8.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                                                ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                                                ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_demux:cmd_demux|                                                                        ; 11.8 (11.8)          ; 12.7 (12.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_demux:cmd_demux_001|                                                                    ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux|                                                                            ; 12.8 (10.4)          ; 13.8 (11.0)                      ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|                                                                        ; 20.2 (18.3)          ; 20.9 (18.7)                      ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (65)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|                                                                        ; 18.5 (16.2)          ; 18.7 (16.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (57)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_003|                                                                        ; 7.2 (5.8)            ; 7.2 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (21)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004|                                                                        ; 18.0 (15.7)          ; 19.1 (16.4)                      ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005|                                                                        ; 18.9 (16.6)          ; 19.0 (16.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006|                                                                        ; 18.3 (16.0)          ; 19.0 (16.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_007|                                                                        ; 11.7 (9.3)           ; 12.3 (9.9)                       ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_router:router|                                                                              ; 8.7 (8.7)            ; 9.3 (9.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_router:router_001|                                                                          ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_router:router_001                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_002|                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_004|                                                                    ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_005|                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_006|                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_007|                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                       ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_demux_001:rsp_demux_001|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                   ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_mux:rsp_mux|                                                                            ; 23.2 (23.2)          ; 23.2 (23.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |sys_vga_mm_interconnect_2_rsp_mux:rsp_mux_001|                                                                        ; 71.4 (71.4)          ; 73.2 (73.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (197)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;       |sys_vga_new_sdram_controller_0:new_sdram_controller_0|                                                                   ; 129.3 (105.0)        ; 156.3 (105.8)                    ; 27.0 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 227 (176)           ; 211 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|              ; 24.3 (24.3)          ; 50.5 (50.5)                      ; 26.2 (26.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                       ; sys_vga      ;
;       |sys_vga_pll_0:pll_0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_pll:altera_pll_i|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sys_vga_pll_1:pll_1|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_pll_1:pll_1                                                                                                                                                                                                                                                                                                                                                                                                 ; sys_vga      ;
;          |altera_pll:altera_pll_i|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sys_vga_pushbuttons:pushbuttons|                                                                                         ; 7.8 (7.8)            ; 9.3 (9.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_pushbuttons:pushbuttons                                                                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;       |sys_vga_ram:ram|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_ram:ram                                                                                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;          |altsyncram:the_altsyncram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_re82:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_ram:ram|altsyncram:the_altsyncram|altsyncram_re82:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                                                                                             ; sys_vga      ;
;          |sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                                                     ; sys_vga      ;
;             |altera_pll:altera_pll_i|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sys_vga_system_console:system_console|                                                                                   ; 60.0 (15.1)          ; 74.2 (16.8)                      ; 14.2 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (32)            ; 112 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console                                                                                                                                                                                                                                                                                                                                                                               ; sys_vga      ;
;          |alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|                                                           ; 21.3 (21.3)          ; 33.5 (33.5)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|                                                  ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |scfifo:rfifo|                                                                                                      ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                     ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                        ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 5.6 (2.6)            ; 5.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                               ; work         ;
;          |sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|                                                  ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w                                                                                                                                                                                                                                                                                                           ; sys_vga      ;
;             |scfifo:wfifo|                                                                                                      ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                     ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                        ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |lab1|sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HEX0[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]     ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]     ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]     ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N       ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --   ; --   ; --   ; --   ; (15)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --   ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --   ; --   ; --   ; --   ; (15)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --   ; --   ; --   ; --   ; (15)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --   ; --   ; --   ; --   ; (15)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --   ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --   ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --   ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_SD_CLK        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX       ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP       ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_SD_CMD        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]    ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]    ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]    ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]    ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_RX       ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT    ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR       ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT       ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50          ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]            ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]            ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - HPS_to_FPGA_state~15                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                       ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|read_mux_out[0]                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|d1_data_in[0]~0                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|read_mux_out[1]                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|d1_data_in[1]~1                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|read_mux_out[2]                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - sys_vga:u0|sys_vga_pushbuttons:pushbuttons|d1_data_in[2]~2                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AF14                                     ; 211     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; HPS_to_FPGA_state.00000100                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y43_N11                               ; 36      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 123     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; always0~1                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y43_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                   ; FF_X16_Y29_N38                               ; 53      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                          ; LABCELL_X11_Y27_N21                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                        ; LABCELL_X10_Y27_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                           ; LABCELL_X13_Y29_N12                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0                                                                                                                                             ; LABCELL_X11_Y29_N39                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                              ; LABCELL_X10_Y27_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                                                                                                      ; LABCELL_X12_Y27_N45                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                                                                                                                 ; LABCELL_X12_Y27_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; FF_X16_Y29_N5                                ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; FF_X16_Y29_N41                               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; FF_X10_Y27_N5                                ; 44      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                        ; FF_X16_Y29_N8                                ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                 ; LABCELL_X16_Y29_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                       ; FF_X16_Y29_N50                               ; 21      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                     ; LABCELL_X13_Y29_N57                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y57_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|_~0                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N33                         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                       ; FF_X18_Y55_N32                               ; 100     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y58_N0                           ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]~2                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y58_N9                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y57_N18                          ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y57_N54                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y55_N48                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                                                                                                                                                                                                                        ; FF_X19_Y57_N8                                ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y56_N35                               ; 108     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y57_N39                          ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y40_N54                          ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y38_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y38_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y38_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y38_N54                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y40_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y41_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y41_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y41_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y41_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y38_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[27]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y46_N15                           ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y46_N0                           ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_valid~0                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y47_N15                           ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y45_N3                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg                                                                                                                                                                                                                                                                                               ; FF_X12_Y54_N41                               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~1                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y42_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~2                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y42_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y42_N54                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y42_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y42_N0                           ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[22]~1                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y43_N15                          ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[31]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X7_Y44_N33                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                                                           ; FF_X13_Y44_N59                               ; 132     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[31]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y44_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y43_N54                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE                                                                                                                                                                                                                                                                                         ; FF_X8_Y43_N47                                ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING                                                                                                                                                                                                                                                                                      ; FF_X8_Y43_N50                                ; 43      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0                                                                           ; MLABCELL_X8_Y45_N18                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~0 ; LABCELL_X1_Y47_N0                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                                  ; LABCELL_X1_Y47_N3                            ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                                  ; LABCELL_X1_Y47_N54                           ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                                  ; LABCELL_X1_Y47_N57                           ; 48      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0]~1                                                       ; LABCELL_X1_Y47_N39                           ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3]~35                                                      ; LABCELL_X2_Y47_N42                           ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][25]~69                                                     ; LABCELL_X2_Y46_N51                           ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~0                                                                                                                                                                                                   ; LABCELL_X2_Y51_N9                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~1                                                                                                                                                                                                   ; LABCELL_X2_Y51_N18                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0                                                                                                                                                                                                         ; MLABCELL_X6_Y45_N0                           ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~0                                                                                                                                                                                                           ; LABCELL_X2_Y51_N6                            ; 79      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                              ; FF_X1_Y51_N56                                ; 142     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0                                                                                                                                                                                                            ; LABCELL_X2_Y51_N57                           ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                                                           ; FF_X2_Y51_N2                                 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0                                                                                                                                                                                               ; LABCELL_X2_Y51_N33                           ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][31]~1                                                                                                                                                                                                                ; MLABCELL_X8_Y45_N48                          ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][31]~2                                                                                                                                                                                                                ; LABCELL_X13_Y44_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~3                                                                                                                                                                                                            ; MLABCELL_X8_Y45_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1                                                                                                                                                                                                          ; FF_X13_Y44_N56                               ; 97      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y45_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|WideOr12                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y40_N39                           ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                     ; FF_X4_Y40_N50                                ; 99      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y40_N0                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                                ; FF_X4_Y40_N44                                ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                                                       ; FF_X4_Y40_N23                                ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS                                                                                                                                                                                                                                                                                            ; FF_X4_Y40_N2                                 ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                            ; FF_X29_Y39_N14                               ; 162     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; FF_X39_Y41_N7                                ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X39_Y41_N32                               ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|merged_reset~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y39_N15                          ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; FF_X37_Y41_N37                               ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y41_N35                               ; 3178    ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y41_N35                               ; 44      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                            ; FF_X31_Y41_N32                               ; 766     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                ; FF_X29_Y39_N50                               ; 2106    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|ram[13]~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y35_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|ram[19]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y35_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|ram[30]~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y35_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|ram[6]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y35_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]                                                                                                                                                                                                                                                                                           ; HPSINTERFACEFPGA2HPS_X52_Y45_N111            ; 110     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                 ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always24~1                                                                                                                                                                                                                                                              ; LABCELL_X27_Y42_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always25~0                                                                                                                                                                                                                                                              ; LABCELL_X27_Y42_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always26~0                                                                                                                                                                                                                                                              ; LABCELL_X27_Y42_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|comb~0                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y41_N36                          ; 214     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~1                                                                                                                                   ; LABCELL_X30_Y44_N21                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|a_graycounter_eu6:rdptr_g1p|cntr_cout[6]~0                                                                                                                        ; LABCELL_X30_Y44_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|valid_wrreq~0                                                                                                                                                     ; LABCELL_X35_Y43_N6                           ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always4~1                                                                                                                                                                                                                                                               ; LABCELL_X37_Y43_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always5~0                                                                                                                                                                                                                                                               ; LABCELL_X37_Y43_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|always6~0                                                                                                                                                                                                                                                               ; LABCELL_X37_Y43_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|valid_rdreq~0                                                                                                                                                     ; LABCELL_X45_Y43_N9                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|valid_wrreq~0                                                                                                                                                     ; LABCELL_X35_Y44_N42                          ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_hex5_hex0:hex5_hex0|always0~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y40_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N12                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N51                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N15                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N24                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N9                           ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N57                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                      ; LABCELL_X10_Y49_N27                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                    ; FF_X9_Y50_N58                                ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; FF_X9_Y50_N50                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                    ; FF_X9_Y50_N53                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                    ; FF_X9_Y50_N26                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                    ; FF_X9_Y50_N29                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                    ; FF_X9_Y50_N44                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                    ; FF_X9_Y50_N47                                ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                  ; LABCELL_X10_Y49_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X11_Y50_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X12_Y49_N21                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; LABCELL_X12_Y49_N24                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; LABCELL_X10_Y49_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; LABCELL_X10_Y49_N21                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X10_Y49_N42                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X10_Y49_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                 ; LABCELL_X12_Y49_N30                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|first_packet_beat~0                                                                                                                                                                                                       ; LABCELL_X12_Y48_N48                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|last_packet_beat                                                                                                                                                                                                          ; LABCELL_X12_Y48_N42                          ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X12_Y51_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                             ; LABCELL_X13_Y53_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X10_Y52_N3                           ; 110     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1                                                                                                                                                                         ; LABCELL_X12_Y51_N9                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                  ; FF_X11_Y49_N44                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; MLABCELL_X15_Y48_N6                          ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                  ; FF_X16_Y46_N11                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21]~0                                                                                                                                                                                                                                                ; LABCELL_X12_Y50_N0                           ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|always2~0                                                                                                                                                                                                                                                             ; LABCELL_X12_Y50_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burst_stalled~0                                                                                                                                                                                                                                                       ; LABCELL_X12_Y50_N15                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[9]~2                                                                                                                                                                                                                                         ; LABCELL_X16_Y49_N54                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                ; LABCELL_X11_Y47_N21                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|byte_cnt_reg[4]~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y51_N57                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                            ; FF_X13_Y51_N50                               ; 86      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                         ; LABCELL_X13_Y46_N42                          ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y47_N3                           ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y52_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y52_N24                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y45_N6                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y46_N3                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N33                         ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N33                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N12                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N15                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N48                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N51                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N27                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N24                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; FF_X17_Y43_N23                               ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y46_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                   ; FF_X17_Y43_N20                               ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                   ; FF_X17_Y43_N26                               ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                   ; FF_X17_Y43_N29                               ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                   ; FF_X19_Y44_N14                               ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                   ; FF_X19_Y44_N17                               ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y51_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y51_N36                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|awready~1                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N27                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|wready~0                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y46_N0                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; MLABCELL_X25_Y49_N24                         ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                    ; LABCELL_X23_Y52_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X27_Y51_N12                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                 ; FF_X23_Y51_N14                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                         ; FF_X23_Y52_N11                               ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; LABCELL_X36_Y44_N12                          ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X37_Y45_N6                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                  ; FF_X33_Y45_N47                               ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                          ; FF_X36_Y44_N41                               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                       ; LABCELL_X23_Y44_N48                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                               ; MLABCELL_X21_Y43_N39                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                        ; MLABCELL_X21_Y43_N3                          ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                            ; FF_X23_Y45_N32                               ; 83      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                    ; FF_X23_Y44_N41                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                          ; LABCELL_X24_Y49_N0                           ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                  ; LABCELL_X30_Y51_N45                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                           ; LABCELL_X27_Y48_N0                           ; 58      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                               ; FF_X28_Y50_N11                               ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                       ; FF_X28_Y51_N2                                ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                 ; LABCELL_X29_Y52_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                        ; LABCELL_X24_Y52_N36                          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                              ; LABCELL_X29_Y52_N45                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                            ; LABCELL_X19_Y46_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N3                           ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                         ; LABCELL_X19_Y46_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                               ; LABCELL_X35_Y51_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                      ; LABCELL_X31_Y51_N12                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                            ; LABCELL_X35_Y51_N18                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ram_s1_agent|m0_write~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y51_N39                         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|read_latency_shift_reg~1                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y52_N42                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                               ; LABCELL_X24_Y49_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                                            ; LABCELL_X23_Y49_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                               ; LABCELL_X35_Y46_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[8]~1                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y49_N57                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                   ; FF_X25_Y49_N5                                ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|always10~5                                                                                                                                                                                                                                                                ; LABCELL_X29_Y52_N27                          ; 96      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y52_N54                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[2]~0                                                                                                                                                                                                                                                           ; LABCELL_X33_Y44_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                    ; FF_X35_Y44_N8                                ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|always10~4                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y45_N24                         ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y45_N3                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]~0                                                                                                                                                                                                                                                     ; LABCELL_X23_Y46_N42                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                                                           ; LABCELL_X23_Y46_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                              ; FF_X23_Y46_N2                                ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~3                                                                                                                                                                                                                                                           ; LABCELL_X35_Y49_N45                          ; 112     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y49_N54                          ; 112     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[28]~0                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y49_N45                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                 ; FF_X27_Y49_N53                               ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y51_N51                          ; 97      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y51_N27                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; MLABCELL_X25_Y49_N42                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y49_N9                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                             ; LABCELL_X27_Y49_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y49_N24                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X23_Y44_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y44_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                 ; LABCELL_X37_Y45_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y45_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y36_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y36_N12                          ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y37_N12                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y37_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y37_N45                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y40_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y40_N15                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y41_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y41_N36                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y34_N15                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y38_N27                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X46_Y34_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X46_Y34_N54                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y36_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y36_N3                           ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X31_Y36_N24                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X31_Y36_N3                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                 ; LABCELL_X18_Y39_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                 ; LABCELL_X27_Y38_N45                          ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                 ; LABCELL_X27_Y36_N9                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                   ; LABCELL_X18_Y36_N39                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                 ; LABCELL_X36_Y36_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                   ; LABCELL_X18_Y36_N33                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                     ; LABCELL_X18_Y39_N45                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y40_N45                          ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|awready~1                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y40_N48                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y40_N33                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X18_Y39_N24                          ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; MLABCELL_X21_Y39_N42                         ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                        ; LABCELL_X30_Y39_N15                          ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                         ; LABCELL_X31_Y39_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                         ; LABCELL_X36_Y39_N9                           ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X37_Y39_N51                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X46_Y40_N45                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X46_Y40_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; MLABCELL_X39_Y37_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X40_Y37_N9                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X40_Y35_N21                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X45_Y35_N45                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X24_Y37_N48                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X23_Y37_N33                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; MLABCELL_X28_Y36_N15                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X29_Y36_N6                           ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; LABCELL_X18_Y36_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|m0_read                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y37_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                             ; MLABCELL_X34_Y37_N33                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|m0_read~0                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y39_N45                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                              ; LABCELL_X40_Y40_N45                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|m0_read~0                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y40_N27                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hex5_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X48_Y41_N48                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y38_N45                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X46_Y34_N27                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                           ; LABCELL_X23_Y35_N15                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X31_Y36_N33                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y41_N9                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                            ; LABCELL_X36_Y41_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                            ; LABCELL_X35_Y40_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X18_Y39_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y39_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                             ; MLABCELL_X39_Y38_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y38_N51                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X24_Y37_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y37_N39                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X36_Y39_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y39_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X30_Y39_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y39_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X46_Y40_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y40_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; MLABCELL_X39_Y37_N0                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y37_N57                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y37_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y37_N39                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y29_N33                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N33                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y30_N18                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|comb~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y32_N39                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y29_N45                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y29_N52                               ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y29_N55                               ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                               ; LABCELL_X27_Y32_N15                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_new_sdram_controller_0:new_sdram_controller_0|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                               ; LABCELL_X27_Y32_N48                          ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X89_Y8_N1                   ; 1783    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y62_N1                   ; 211     ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sys_vga:u0|sys_vga_pushbuttons:pushbuttons|always1~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y36_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                   ; FRACTIONALPLL_X0_Y1_N0                       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 4876    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y35_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y29_N9                           ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y29_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y29_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|fifo_rd~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y34_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|fifo_rd~1                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y35_N27                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|fifo_wr                                                                                                                                                                                                                                                                                                                                            ; FF_X29_Y34_N44                               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|ien_AE~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y34_N39                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|rd_wfifo                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y35_N51                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|read_0                                                                                                                                                                                                                                                                                                                                             ; FF_X29_Y34_N47                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                       ; MLABCELL_X28_Y35_N57                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                       ; LABCELL_X30_Y35_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|woverflow~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y34_N21                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_vga:u0|sys_vga_system_console:system_console|wr_rfifo                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y35_N27                          ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                          ; PIN_AF14                              ; 211     ; Global Clock         ; GCLK7            ; --                        ;
; sys_vga:u0|altera_reset_controller:rst_controller_003|r_sync_rst                                                                  ; FF_X37_Y41_N35                        ; 3178    ; Global Clock         ; GCLK2            ; --                        ;
; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK15           ; --                        ;
; sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0]                                                           ; FRACTIONALPLL_X89_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                             ; PLLOUTPUTCOUNTER_X89_Y8_N1            ; 1783    ; Global Clock         ; GCLK4            ; --                        ;
; sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                             ; PLLOUTPUTCOUNTER_X0_Y62_N1            ; 211     ; Global Clock         ; GCLK14           ; --                        ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 4876    ; Global Clock         ; GCLK6            ; --                        ;
; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys_vga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 2106    ;
; sys_vga:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 766     ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF             ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 33           ; 2048         ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 67584  ; 2048                        ; 25                          ; 2048                        ; 25                          ; 51200               ; 5           ; 0          ; None            ; M10K_X14_Y55_N0, M10K_X14_Y53_N0, M10K_X14_Y54_N0, M10K_X26_Y55_N0, M10K_X26_Y53_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0          ; None            ; M10K_X14_Y45_N0, M10K_X14_Y43_N0, M10K_X14_Y44_N0, M10K_X14_Y46_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 51           ; 2            ; 51           ; yes                    ; no                      ; yes                    ; yes                     ; 102    ; 2                           ; 47                          ; 2                           ; 47                          ; 94                  ; 2           ; 0          ; None            ; M10K_X5_Y45_N0, M10K_X5_Y44_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None            ; M10K_X41_Y44_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None            ; M10K_X49_Y44_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None            ; M10K_X38_Y49_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; sys_vga:u0|sys_vga_ram:ram|altsyncram:the_altsyncram|altsyncram_re82:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16          ; 0          ; sys_vga_ram.hex ; M10K_X49_Y45_N0, M10K_X38_Y44_N0, M10K_X41_Y45_N0, M10K_X38_Y43_N0, M10K_X38_Y46_N0, M10K_X41_Y47_N0, M10K_X41_Y46_N0, M10K_X38_Y48_N0, M10K_X26_Y44_N0, M10K_X49_Y43_N0, M10K_X38_Y47_N0, M10K_X26_Y47_N0, M10K_X38_Y45_N0, M10K_X41_Y48_N0, M10K_X49_Y47_N0, M10K_X49_Y48_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                       ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None            ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None            ; M10K_X26_Y35_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,081 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 217 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 5,156 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 3,038 / 56,300 ( 5 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,852 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 77 / 287 ( 27 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 100 / 156 ( 64 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 246 / 282 ( 87 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,264 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 455 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 570 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 6,865 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 11,200 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 27 / 360 ( 8 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 37           ; 155          ; 155          ; 0            ; 32           ; 231       ; 155          ; 0            ; 0            ; 0            ; 0            ; 0            ; 182          ; 207          ; 0            ; 0            ; 0            ; 0            ; 182          ; 25           ; 0            ; 0            ; 0            ; 182          ; 25           ; 231       ; 231       ; 147          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 194          ; 76           ; 76           ; 231          ; 199          ; 0         ; 76           ; 231          ; 231          ; 231          ; 231          ; 231          ; 49           ; 24           ; 231          ; 231          ; 231          ; 231          ; 49           ; 206          ; 231          ; 231          ; 231          ; 49           ; 206          ; 0         ; 0         ; 84           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_BLANK_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 111.2             ;
; I/O,altera_reserved_tck ; altera_reserved_tck  ; 12.5              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 1.718             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; 1.302             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.188             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.183             ;
; altera_reserved_tms                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 1.139             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 1.139             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 1.139             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; 1.025             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|state                                                                                                                                                                 ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[9]                                                                                                                                                           ; 1.016             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.939             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.901             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[9]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[0]                                                                                                                                                           ; 0.899             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[1]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; 0.894             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.888             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[9]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[8]                                                                                                                                                        ; 0.882             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; 0.873             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[10]                                                                                                                                                          ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[9]                                                                                                                                                        ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; 0.865             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; 0.863             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[8]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[7]                                                                                                                                                        ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; 0.852             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[4]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[3]                                                                                                                                                        ; 0.850             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; 0.847             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[5]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[4]                                                                                                                                                        ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; 0.845             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.844             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; 0.840             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; 0.838             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[8]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[9]                                                                                                                                                           ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; 0.815             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; 0.769             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; 0.763             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; 0.763             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; 0.742             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; 0.737             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; 0.737             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[6]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[7]                                                                                                                                                           ; 0.731             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[2]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[1]                                                                                                                                                        ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.723             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; 0.721             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[4]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[5]                                                                                                                                                           ; 0.719             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.718             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[3]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[2]                                                                                                                                                        ; 0.715             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[0]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[1]                                                                                                                                                           ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; 0.707             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; 0.707             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; 0.707             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; 0.651             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; 0.651             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                       ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.623             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[1]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.623             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                               ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.623             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                        ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.623             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                        ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.623             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[5]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[6]                                                                                                                                                           ; 0.621             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; 0.615             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; 0.615             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 0.613             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 0.613             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|write_stalled                                                                                                                                                         ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[1]                                                                                                                                                        ; 0.610             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[2]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[3]                                                                                                                                                           ; 0.555             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; 0.554             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[7]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|wdata[3]                                                                                                                                                           ; 0.543             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[7]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[8]                                                                                                                                                           ; 0.541             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[3]                                                                                                                                                              ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[4]                                                                                                                                                           ; 0.527             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                    ; 0.502             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|tck_t_dav                                                                                                                                                             ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; 0.499             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; 0.489             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; 0.489             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; 0.433             ;
; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|td_shift[6]                                                                                                                                                           ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|wdata[2]                                                                                                                                                           ; 0.402             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|count[4]                                                                                                                                                           ; 0.303             ;
; altera_reserved_tck                                                                                                                                                                                                                                                               ; sys_vga:u0|sys_vga_system_console:system_console|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic|jupdate                                                                                                                                                            ; 0.275             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "lab1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171001): Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 227 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15
    Info (11162): sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 4995 fanout uses global clock CLKCTRL_G6
    Info (11162): sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): sys_vga:u0|sys_vga_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 217 fanout uses global clock CLKCTRL_G14
    Info (11162): sys_vga:u0|sys_vga_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1938 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): sys_vga:u0|altera_reset_controller:rst_controller_003|r_sync_rst~CLKENA0 with 3067 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK_50~inputCLKENA0 with 279 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_2cr1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_upq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe15|dffe16a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sys_vga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sys_vga/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'sys_vga/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Info (332104): Reading SDC File: 'sys_vga/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(1): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(3): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(5): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(7): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(8): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(13): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(15): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(24): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(31): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(32): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at sys_vga_Arm_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at sys_vga_Arm_A9_HPS_hps_io_border.sdc(33): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Info (332104): Reading SDC File: 'mysystem/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'mysystem/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (332043): Overwriting existing clock: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332043): Overwriting existing clock: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
Warning (332043): Overwriting existing clock: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_P
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_N
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[3]_OUT
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425 is being clocked by CLOCK_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333 HPS_DDR3_CK_N
    Info (332111):    3.333 HPS_DDR3_CK_P
    Info (332111):    3.333 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    3.333 sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 18 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:29
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 6.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:37
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/daliang3/Desktop/lab1/output_files/lab1.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 3477 megabytes
    Info: Processing ended: Sat May 26 00:25:40 2018
    Info: Elapsed time: 00:02:23
    Info: Total CPU time (on all processors): 00:03:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/daliang3/Desktop/lab1/output_files/lab1.fit.smsg.


