QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rst_vip_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rst_vip_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:23 on Jul 13,2023
vlog -64 -L rst_vip_v1_0_4 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work rst_vip_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rst_vip_v1_0_4/.cxl.systemverilog.rst_vip_v1_0_4.rst_vip_v1_0_4.lin64.cmf 
-- Compiling module rst_vip_v1_0_4_top

Top level modules:
	rst_vip_v1_0_4_top
End time: 11:29:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
