{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608788095944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608788095946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 14:34:55 2020 " "Processing started: Thu Dec 24 14:34:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608788095946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788095946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788095946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608788096328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608788096328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(31) " "Verilog HDL Module Instantiation warning at top.v(31): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "C:/FPGA/top/top.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1608788102960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/FPGA/top/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file single_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_mips " "Found entity 1: single_mips" {  } { { "single_mips.v" "" { Text "C:/FPGA/top/single_mips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ex " "Found entity 1: sign_ex" {  } { { "sign_ex.v" "" { Text "C:/FPGA/top/sign_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left2 " "Found entity 1: shift_left2" {  } { { "shift_left2.v" "" { Text "C:/FPGA/top/shift_left2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/FPGA/top/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/FPGA/top/registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/FPGA/top/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/FPGA/top/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jump JUMP control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"Jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "control.v" "" { Text "C:/FPGA/top/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608788102983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/FPGA/top/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "C:/FPGA/top/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608788102986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "C:/FPGA/top/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/FPGA/top/aludec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu_mips.v" "" { Text "C:/FPGA/top/alu_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/FPGA/top/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608788102993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788102993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608788103033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:U0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:U0\"" {  } { { "top.v" "U0" { Text "C:/FPGA/top/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "C:/FPGA/top/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608788103035 "|top|clk_dll:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_mips single_mips:MIPS " "Elaborating entity \"single_mips\" for hierarchy \"single_mips:MIPS\"" {  } { { "top.v" "MIPS" { Text "C:/FPGA/top/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc single_mips:MIPS\|pc:myPC " "Elaborating entity \"pc\" for hierarchy \"single_mips:MIPS\|pc:myPC\"" {  } { { "single_mips.v" "myPC" { Text "C:/FPGA/top/single_mips.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add single_mips:MIPS\|add:myAdd1 " "Elaborating entity \"add\" for hierarchy \"single_mips:MIPS\|add:myAdd1\"" {  } { { "single_mips.v" "myAdd1" { Text "C:/FPGA/top/single_mips.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory single_mips:MIPS\|instruction_memory:myInstmem " "Elaborating entity \"instruction_memory\" for hierarchy \"single_mips:MIPS\|instruction_memory:myInstmem\"" {  } { { "single_mips.v" "myInstmem" { Text "C:/FPGA/top/single_mips.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103042 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[49\] 0 instruction_memory.v(7) " "Net \"mem\[49\]\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/FPGA/top/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608788103044 "|top|single_mips:MIPS|instruction_memory:myInstmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left2 single_mips:MIPS\|shift_left2:myShift " "Elaborating entity \"shift_left2\" for hierarchy \"single_mips:MIPS\|shift_left2:myShift\"" {  } { { "single_mips.v" "myShift" { Text "C:/FPGA/top/single_mips.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control single_mips:MIPS\|control:myControl " "Elaborating entity \"control\" for hierarchy \"single_mips:MIPS\|control:myControl\"" {  } { { "single_mips.v" "myControl" { Text "C:/FPGA/top/single_mips.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers single_mips:MIPS\|registers:myReg " "Elaborating entity \"registers\" for hierarchy \"single_mips:MIPS\|registers:myReg\"" {  } { { "single_mips.v" "myReg" { Text "C:/FPGA/top/single_mips.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex single_mips:MIPS\|sign_ex:mySignExtend " "Elaborating entity \"sign_ex\" for hierarchy \"single_mips:MIPS\|sign_ex:mySignExtend\"" {  } { { "single_mips.v" "mySignExtend" { Text "C:/FPGA/top/single_mips.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec single_mips:MIPS\|aludec:myALUcontrol " "Elaborating entity \"aludec\" for hierarchy \"single_mips:MIPS\|aludec:myALUcontrol\"" {  } { { "single_mips.v" "myALUcontrol" { Text "C:/FPGA/top/single_mips.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips single_mips:MIPS\|alu_mips:myALU " "Elaborating entity \"alu_mips\" for hierarchy \"single_mips:MIPS\|alu_mips:myALU\"" {  } { { "single_mips.v" "myALU" { Text "C:/FPGA/top/single_mips.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_mips.v(21) " "Verilog HDL assignment warning at alu_mips.v(21): truncated value with size 32 to match size of target (1)" {  } { { "alu_mips.v" "" { Text "C:/FPGA/top/alu_mips.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608788103055 "|top|single_mips:MIPS|alu_mips:myALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory single_mips:MIPS\|data_memory:myDataMem " "Elaborating entity \"data_memory\" for hierarchy \"single_mips:MIPS\|data_memory:myDataMem\"" {  } { { "single_mips.v" "myDataMem" { Text "C:/FPGA/top/single_mips.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103056 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 31 data_memory.v(14) " "Verilog HDL warning at data_memory.v(14): number of words (64) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1608788103057 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemRead data_memory.v(18) " "Verilog HDL Always Construct warning at data_memory.v(18): variable \"MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608788103061 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemWrite data_memory.v(20) " "Verilog HDL Always Construct warning at data_memory.v(20): variable \"MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608788103061 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_data data_memory.v(23) " "Verilog HDL Always Construct warning at data_memory.v(23): variable \"rd_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608788103061 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data data_memory.v(17) " "Verilog HDL Always Construct warning at data_memory.v(17): inferring latch(es) for variable \"rd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608788103061 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] data_memory.v(17) " "Inferred latch for \"rd_data\[0\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] data_memory.v(17) " "Inferred latch for \"rd_data\[1\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] data_memory.v(17) " "Inferred latch for \"rd_data\[2\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] data_memory.v(17) " "Inferred latch for \"rd_data\[3\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] data_memory.v(17) " "Inferred latch for \"rd_data\[4\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] data_memory.v(17) " "Inferred latch for \"rd_data\[5\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] data_memory.v(17) " "Inferred latch for \"rd_data\[6\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] data_memory.v(17) " "Inferred latch for \"rd_data\[7\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[8\] data_memory.v(17) " "Inferred latch for \"rd_data\[8\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103062 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[9\] data_memory.v(17) " "Inferred latch for \"rd_data\[9\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[10\] data_memory.v(17) " "Inferred latch for \"rd_data\[10\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[11\] data_memory.v(17) " "Inferred latch for \"rd_data\[11\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[12\] data_memory.v(17) " "Inferred latch for \"rd_data\[12\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[13\] data_memory.v(17) " "Inferred latch for \"rd_data\[13\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[14\] data_memory.v(17) " "Inferred latch for \"rd_data\[14\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[15\] data_memory.v(17) " "Inferred latch for \"rd_data\[15\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[16\] data_memory.v(17) " "Inferred latch for \"rd_data\[16\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[17\] data_memory.v(17) " "Inferred latch for \"rd_data\[17\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[18\] data_memory.v(17) " "Inferred latch for \"rd_data\[18\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[19\] data_memory.v(17) " "Inferred latch for \"rd_data\[19\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[20\] data_memory.v(17) " "Inferred latch for \"rd_data\[20\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[21\] data_memory.v(17) " "Inferred latch for \"rd_data\[21\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[22\] data_memory.v(17) " "Inferred latch for \"rd_data\[22\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[23\] data_memory.v(17) " "Inferred latch for \"rd_data\[23\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[24\] data_memory.v(17) " "Inferred latch for \"rd_data\[24\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[25\] data_memory.v(17) " "Inferred latch for \"rd_data\[25\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[26\] data_memory.v(17) " "Inferred latch for \"rd_data\[26\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[27\] data_memory.v(17) " "Inferred latch for \"rd_data\[27\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[28\] data_memory.v(17) " "Inferred latch for \"rd_data\[28\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[29\] data_memory.v(17) " "Inferred latch for \"rd_data\[29\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[30\] data_memory.v(17) " "Inferred latch for \"rd_data\[30\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103063 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[31\] data_memory.v(17) " "Inferred latch for \"rd_data\[31\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/FPGA/top/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103064 "|top|single_mips:MIPS|data_memory:myDataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:myseg0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:myseg0\"" {  } { { "top.v" "myseg0" { Text "C:/FPGA/top/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103077 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[31\] " "Net \"single_mips:MIPS\|read_data1\[31\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[31\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[30\] " "Net \"single_mips:MIPS\|read_data1\[30\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[30\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[29\] " "Net \"single_mips:MIPS\|read_data1\[29\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[29\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[28\] " "Net \"single_mips:MIPS\|read_data1\[28\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[28\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[27\] " "Net \"single_mips:MIPS\|read_data1\[27\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[27\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[26\] " "Net \"single_mips:MIPS\|read_data1\[26\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[26\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[25\] " "Net \"single_mips:MIPS\|read_data1\[25\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[25\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[24\] " "Net \"single_mips:MIPS\|read_data1\[24\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[24\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[23\] " "Net \"single_mips:MIPS\|read_data1\[23\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[23\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[22\] " "Net \"single_mips:MIPS\|read_data1\[22\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[22\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[21\] " "Net \"single_mips:MIPS\|read_data1\[21\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[21\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[20\] " "Net \"single_mips:MIPS\|read_data1\[20\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[20\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[19\] " "Net \"single_mips:MIPS\|read_data1\[19\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[19\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[18\] " "Net \"single_mips:MIPS\|read_data1\[18\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[18\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[17\] " "Net \"single_mips:MIPS\|read_data1\[17\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[17\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[16\] " "Net \"single_mips:MIPS\|read_data1\[16\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[16\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[15\] " "Net \"single_mips:MIPS\|read_data1\[15\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[15\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[14\] " "Net \"single_mips:MIPS\|read_data1\[14\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[14\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[13\] " "Net \"single_mips:MIPS\|read_data1\[13\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[13\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[12\] " "Net \"single_mips:MIPS\|read_data1\[12\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[12\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[11\] " "Net \"single_mips:MIPS\|read_data1\[11\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[11\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[10\] " "Net \"single_mips:MIPS\|read_data1\[10\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[10\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[9\] " "Net \"single_mips:MIPS\|read_data1\[9\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[9\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[8\] " "Net \"single_mips:MIPS\|read_data1\[8\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[8\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[7\] " "Net \"single_mips:MIPS\|read_data1\[7\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[7\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[6\] " "Net \"single_mips:MIPS\|read_data1\[6\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[6\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[5\] " "Net \"single_mips:MIPS\|read_data1\[5\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[5\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[4\] " "Net \"single_mips:MIPS\|read_data1\[4\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[4\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[3\] " "Net \"single_mips:MIPS\|read_data1\[3\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[3\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[2\] " "Net \"single_mips:MIPS\|read_data1\[2\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[2\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[1\] " "Net \"single_mips:MIPS\|read_data1\[1\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[1\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_mips:MIPS\|read_data1\[0\] " "Net \"single_mips:MIPS\|read_data1\[0\]\" is missing source, defaulting to GND" {  } { { "single_mips.v" "read_data1\[0\]" { Text "C:/FPGA/top/single_mips.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1608788103138 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1608788103138 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "single_mips:MIPS\|instruction_memory:myInstmem\|Mux10 " "Found clock multiplexer single_mips:MIPS\|instruction_memory:myInstmem\|Mux10" {  } { { "instruction_memory.v" "" { Text "C:/FPGA/top/instruction_memory.v" 114 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608788103285 "|top|single_mips:MIPS|instruction_memory:myInstmem|Mux10"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1608788103285 ""}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "single_mips:MIPS\|data_memory:myDataMem\|mem " "Cannot synthesize initialized RAM logic \"single_mips:MIPS\|data_memory:myDataMem\|mem\"" {  } { { "data_memory.v" "mem" { Text "C:/FPGA/top/data_memory.v" 11 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608788103556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608788103571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/top/output_files/top.map.smsg " "Generated suppressed messages file C:/FPGA/top/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608788103714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 24 14:35:03 2020 " "Processing ended: Thu Dec 24 14:35:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608788103714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608788103714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608788103714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788103714 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608788104292 ""}
