
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_adder is
    Port (
        A    : in  STD_LOGIC;
        B    : in  STD_LOGIC;
        Cin  : in  STD_LOGIC;
        SUM  : out STD_LOGIC;
        COUT : out STD_LOGIC
    );
end full_adder;

architecture Structural of full_adder is

    -- XOR gate
    component xor_gate
        Port (
            A : in STD_LOGIC;
            B : in STD_LOGIC;
            Y : out STD_LOGIC
        );
    end component;

    -- AND gate
    component and_gate
        Port (
            A : in STD_LOGIC;
            B : in STD_LOGIC;
            Y : out STD_LOGIC
        );
    end component;

    -- OR gate
    component or_gate
        Port (
            A : in STD_LOGIC;
            B : in STD_LOGIC;
            Y : out STD_LOGIC
        );
    end component;

    -- Internal signals
    signal X  : STD_LOGIC;
    signal C1 : STD_LOGIC;
    signal C2 : STD_LOGIC;

begin

    -- XOR Gate 1
    XOR1: xor_gate
        port map (
            A => A,
            B => B,
            Y => X
        );

    -- XOR Gate 2
    XOR2: xor_gate
        port map (
            A => X,
            B => Cin,
            Y => SUM
        );

    -- AND Gate 1
    AND1: and_gate
        port map (
            A => A,
            B => B,
            Y => C1
        );

    -- AND Gate 2
    AND2: and_gate
        port map (
            A => X,
            B => Cin,
            Y => C2
        );

    -- OR Gate
    OR1: or_gate
        port map (
            A => C1,
            B => C2,
            Y => COUT
        );

end Structural;
