Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Tue Feb 28 14:32:17 2023


Cell Usage:
GTP_DFF                      44 uses
GTP_DFF_C                    57 uses
GTP_DFF_CE                  160 uses
GTP_DFF_E                    30 uses
GTP_DFF_P                     1 use
GTP_DFF_R                    29 uses
GTP_DFF_RE                    4 uses
GTP_DFF_S                     3 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     13 uses
GTP_LUT2                     22 uses
GTP_LUT3                     50 uses
GTP_LUT4                     28 uses
GTP_LUT5                     63 uses
GTP_LUT5CARRY               228 uses
GTP_LUT5M                    13 uses
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 11
GTP_INBUF                   3 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 417 of 17536 (2.38%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 417
Total Registers: 328 of 26304 (1.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 23
  CLK(nt_clk)                                      : 2
  CLK(video_clock)                                 : 12
  CLK(video_clock5x)                               : 30
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N265)     : 6
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N258)     : 8
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N268)     : 8
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_s2p.N10)    : 8
  CLK(nt_clk), CP(~nt_rst_n)                       : 9
      CLK(nt_clk), C(~nt_rst_n)                    : 8
      CLK(nt_clk), P(~nt_rst_n)                    : 1
  CLK(video_clock), C(~nt_rst_n)                   : 49
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start)     : 8
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start)     : 8
  CLK(video_clock), C(~nt_rst_n), CE(u_video_pixel_counter.N71)      : 11
  CLK(video_clock), C(~nt_rst_n), CE(u_video_pixel_counter.N75)      : 11
  CLK(video_clock), C(~nt_rst_n), CE(u_color_bar.N22)    : 12
  CLK(video_clock), C(~nt_rst_n), CE(u_color_bar.N248)   : 12
  CLK(nt_clk), C(~nt_rst_n), CE(~u_top_uart_cmd_resolve.u_m_decoder.add_cnt)     : 22
  CLK(video_clock), C(~nt_rst_n), CE(u_video_zone_judge.N57)   : 22
  CLK(video_clock), C(~nt_rst_n), CE(u_video_zone_judge.N7)    : 22
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.add_cnt)      : 32
  CLK(nt_clk), R(u_top_uart_cmd_resolve.u_m_bps.N35)     : 10
  CLK(nt_clk), R(~nt_rst_n)                        : 11
  CLK(video_clock5x), RS(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])          : 11
      CLK(video_clock5x), R(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 8
      CLK(video_clock5x), S(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 3
  CLK(nt_clk), R(u_top_uart_cmd_resolve.u_m_s2p.N95), CE(u_top_uart_cmd_resolve.w_bps_done)  : 4


Number of DFF:CE Signals : 15
  u_top_uart_cmd_resolve.w_bps_done(from GTP_DFF:Q)      : 4
  u_top_uart_cmd_resolve.u_m_decoder.N265(from GTP_LUT3:Z)     : 6
  u_top_uart_cmd_resolve.u_m_decoder.N258(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.N268(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_s2p.N10(from GTP_LUT5:Z)    : 8
  u_video_pixel_counter.N71(from GTP_LUT3:Z)       : 11
  u_video_pixel_counter.N75(from GTP_LUT3:Z)       : 11
  u_color_bar.N22(from GTP_LUT5:Z)                 : 12
  u_color_bar.N248(from GTP_LUT5:Z)                : 12
  u_video_zone_judge.N57(from GTP_LUT3:Z)          : 22
  u_video_zone_judge.N7(from GTP_LUT3:Z)           : 22
  ~u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_INV:Z)  : 22
  u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_LUT2:Z)  : 32

Number of DFF:CLK Signals : 3
  video_clock5x(from GTP_PLL_E1:CLKOUT0)           : 41
  nt_clk(from GTP_INBUF:O)                         : 136
  video_clock(from GTP_PLL_E1:CLKOUT1)             : 151

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 218

Number of DFF:RS Signals : 4
  u_top_uart_cmd_resolve.u_m_s2p.N95(from GTP_LUT2:Z)    : 4
  u_top_uart_cmd_resolve.u_m_bps.N35(from GTP_LUT4:Z)    : 10
  rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)    : 11
  ~nt_rst_n(from GTP_INV:Z)                        : 11

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_video_zone_display     | 417     | 328     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 228           | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + rgb2dvi                  | 156     | 79      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                   | 45      | 18      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                   | 26      | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                   | 44      | 12      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0     | 41      | 41      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar              | 66      | 44      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_uart_cmd_resolve   | 116     | 136     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_bps                | 18      | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_decoder            | 78      | 101     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_s2p                | 20      | 24      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_clock_gen        | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_pixel_counter    | 24      | 23      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_zone_judge       | 54      | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                          1000.000     {0 500}        Declared               344           0  {clk} 
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_video_zone_display|clk              
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                              1.000 MHz     210.615 MHz       1000.000          4.748        995.252
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                   995.252       0.000              0            560
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                    -1.163     -51.251             46            560
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk                        498.483       0.000              0            344
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.532         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.718 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.718         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.750 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.750         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.782 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.782         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [3]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.814 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.814         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.846 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.846         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [5]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.878 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.878         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.910 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.126 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.623       5.749         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228       5.977 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.977         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [8]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.009         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.041 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.041         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [12]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.073 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.073         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.105 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.105         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [16]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.137 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.137         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.169 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.169         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [20]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.201         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.233 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [24]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.265 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.265         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.297 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.297         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [28]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.329 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=34)       0.756       7.085         u_top_uart_cmd_resolve/u_m_decoder/N141
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.271 f       u_top_uart_cmd_resolve/u_m_decoder/N126_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.271         u_top_uart_cmd_resolve/u_m_decoder/_N351
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.303 r       u_top_uart_cmd_resolve/u_m_decoder/N126_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         u_top_uart_cmd_resolve/u_m_decoder/_N352
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.335 r       u_top_uart_cmd_resolve/u_m_decoder/N126_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.335         u_top_uart_cmd_resolve/u_m_decoder/_N353
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.367 r       u_top_uart_cmd_resolve/u_m_decoder/N126_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.367         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.399 r       u_top_uart_cmd_resolve/u_m_decoder/N126_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.399         u_top_uart_cmd_resolve/u_m_decoder/_N355
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.431 r       u_top_uart_cmd_resolve/u_m_decoder/N126_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.431         u_top_uart_cmd_resolve/u_m_decoder/_N356
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.463 r       u_top_uart_cmd_resolve/u_m_decoder/N126_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.463         u_top_uart_cmd_resolve/u_m_decoder/_N357
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.495 r       u_top_uart_cmd_resolve/u_m_decoder/N126_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.495         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.527 r       u_top_uart_cmd_resolve/u_m_decoder/N126_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.527         u_top_uart_cmd_resolve/u_m_decoder/_N359
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.559 r       u_top_uart_cmd_resolve/u_m_decoder/N126_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.559         u_top_uart_cmd_resolve/u_m_decoder/_N360
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.591 r       u_top_uart_cmd_resolve/u_m_decoder/N126_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.591         u_top_uart_cmd_resolve/u_m_decoder/_N361
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.623 r       u_top_uart_cmd_resolve/u_m_decoder/N126_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.623         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.655 r       u_top_uart_cmd_resolve/u_m_decoder/N126_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.655         u_top_uart_cmd_resolve/u_m_decoder/_N363
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.687 r       u_top_uart_cmd_resolve/u_m_decoder/N126_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.687         u_top_uart_cmd_resolve/u_m_decoder/_N364
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.719 r       u_top_uart_cmd_resolve/u_m_decoder/N126_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.719         u_top_uart_cmd_resolve/u_m_decoder/_N365
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.751 r       u_top_uart_cmd_resolve/u_m_decoder/N126_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.783 r       u_top_uart_cmd_resolve/u_m_decoder/N126_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.783         u_top_uart_cmd_resolve/u_m_decoder/_N367
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.815 r       u_top_uart_cmd_resolve/u_m_decoder/N126_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.815         u_top_uart_cmd_resolve/u_m_decoder/_N368
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.847 r       u_top_uart_cmd_resolve/u_m_decoder/N126_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         u_top_uart_cmd_resolve/u_m_decoder/_N369
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.879 r       u_top_uart_cmd_resolve/u_m_decoder/N126_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.879         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.911 r       u_top_uart_cmd_resolve/u_m_decoder/N126_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.911         u_top_uart_cmd_resolve/u_m_decoder/_N371
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.943 r       u_top_uart_cmd_resolve/u_m_decoder/N126_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.943         u_top_uart_cmd_resolve/u_m_decoder/_N372
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.975 r       u_top_uart_cmd_resolve/u_m_decoder/N126_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.975         u_top_uart_cmd_resolve/u_m_decoder/_N373
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.007 r       u_top_uart_cmd_resolve/u_m_decoder/N126_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.007         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.039 r       u_top_uart_cmd_resolve/u_m_decoder/N126_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.039         u_top_uart_cmd_resolve/u_m_decoder/_N375
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.071 r       u_top_uart_cmd_resolve/u_m_decoder/N126_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.071         u_top_uart_cmd_resolve/u_m_decoder/_N376
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.103 r       u_top_uart_cmd_resolve/u_m_decoder/N126_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_top_uart_cmd_resolve/u_m_decoder/_N377
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.135 r       u_top_uart_cmd_resolve/u_m_decoder/N126_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.135         u_top_uart_cmd_resolve/u_m_decoder/_N378
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.167 r       u_top_uart_cmd_resolve/u_m_decoder/N126_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         u_top_uart_cmd_resolve/u_m_decoder/_N379
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.199 r       u_top_uart_cmd_resolve/u_m_decoder/N126_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.199         u_top_uart_cmd_resolve/u_m_decoder/_N380
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.231 r       u_top_uart_cmd_resolve/u_m_decoder/N126_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.231         u_top_uart_cmd_resolve/u_m_decoder/_N381
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.447 f       u_top_uart_cmd_resolve/u_m_decoder/N126_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.447         u_top_uart_cmd_resolve/u_m_decoder/N127 [31]
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/D (GTP_DFF_CE)

 Data arrival time                                                   8.447         Logic Levels: 52 
                                                                                   Logic: 2.861ns(61.119%), Route: 1.820ns(38.881%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555    1003.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                   8.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[30]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.532         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.718 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.718         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.750 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.750         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.782 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.782         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [3]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.814 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.814         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.846 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.846         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [5]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.878 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.878         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.910 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.126 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.623       5.749         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228       5.977 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.977         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [8]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.009         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.041 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.041         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [12]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.073 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.073         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.105 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.105         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [16]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.137 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.137         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.169 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.169         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [20]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.201         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.233 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [24]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.265 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.265         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.297 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.297         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [28]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.329 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=34)       0.756       7.085         u_top_uart_cmd_resolve/u_m_decoder/N141
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.271 f       u_top_uart_cmd_resolve/u_m_decoder/N126_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.271         u_top_uart_cmd_resolve/u_m_decoder/_N351
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.303 r       u_top_uart_cmd_resolve/u_m_decoder/N126_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         u_top_uart_cmd_resolve/u_m_decoder/_N352
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.335 r       u_top_uart_cmd_resolve/u_m_decoder/N126_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.335         u_top_uart_cmd_resolve/u_m_decoder/_N353
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.367 r       u_top_uart_cmd_resolve/u_m_decoder/N126_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.367         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.399 r       u_top_uart_cmd_resolve/u_m_decoder/N126_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.399         u_top_uart_cmd_resolve/u_m_decoder/_N355
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.431 r       u_top_uart_cmd_resolve/u_m_decoder/N126_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.431         u_top_uart_cmd_resolve/u_m_decoder/_N356
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.463 r       u_top_uart_cmd_resolve/u_m_decoder/N126_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.463         u_top_uart_cmd_resolve/u_m_decoder/_N357
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.495 r       u_top_uart_cmd_resolve/u_m_decoder/N126_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.495         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.527 r       u_top_uart_cmd_resolve/u_m_decoder/N126_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.527         u_top_uart_cmd_resolve/u_m_decoder/_N359
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.559 r       u_top_uart_cmd_resolve/u_m_decoder/N126_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.559         u_top_uart_cmd_resolve/u_m_decoder/_N360
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.591 r       u_top_uart_cmd_resolve/u_m_decoder/N126_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.591         u_top_uart_cmd_resolve/u_m_decoder/_N361
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.623 r       u_top_uart_cmd_resolve/u_m_decoder/N126_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.623         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.655 r       u_top_uart_cmd_resolve/u_m_decoder/N126_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.655         u_top_uart_cmd_resolve/u_m_decoder/_N363
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.687 r       u_top_uart_cmd_resolve/u_m_decoder/N126_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.687         u_top_uart_cmd_resolve/u_m_decoder/_N364
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.719 r       u_top_uart_cmd_resolve/u_m_decoder/N126_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.719         u_top_uart_cmd_resolve/u_m_decoder/_N365
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.751 r       u_top_uart_cmd_resolve/u_m_decoder/N126_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.783 r       u_top_uart_cmd_resolve/u_m_decoder/N126_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.783         u_top_uart_cmd_resolve/u_m_decoder/_N367
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.815 r       u_top_uart_cmd_resolve/u_m_decoder/N126_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.815         u_top_uart_cmd_resolve/u_m_decoder/_N368
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.847 r       u_top_uart_cmd_resolve/u_m_decoder/N126_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         u_top_uart_cmd_resolve/u_m_decoder/_N369
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.879 r       u_top_uart_cmd_resolve/u_m_decoder/N126_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.879         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.911 r       u_top_uart_cmd_resolve/u_m_decoder/N126_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.911         u_top_uart_cmd_resolve/u_m_decoder/_N371
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.943 r       u_top_uart_cmd_resolve/u_m_decoder/N126_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.943         u_top_uart_cmd_resolve/u_m_decoder/_N372
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.975 r       u_top_uart_cmd_resolve/u_m_decoder/N126_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.975         u_top_uart_cmd_resolve/u_m_decoder/_N373
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.007 r       u_top_uart_cmd_resolve/u_m_decoder/N126_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.007         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.039 r       u_top_uart_cmd_resolve/u_m_decoder/N126_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.039         u_top_uart_cmd_resolve/u_m_decoder/_N375
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.071 r       u_top_uart_cmd_resolve/u_m_decoder/N126_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.071         u_top_uart_cmd_resolve/u_m_decoder/_N376
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.103 r       u_top_uart_cmd_resolve/u_m_decoder/N126_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_top_uart_cmd_resolve/u_m_decoder/_N377
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.135 r       u_top_uart_cmd_resolve/u_m_decoder/N126_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.135         u_top_uart_cmd_resolve/u_m_decoder/_N378
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.167 r       u_top_uart_cmd_resolve/u_m_decoder/N126_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         u_top_uart_cmd_resolve/u_m_decoder/_N379
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.199 r       u_top_uart_cmd_resolve/u_m_decoder/N126_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.199         u_top_uart_cmd_resolve/u_m_decoder/_N380
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.415 f       u_top_uart_cmd_resolve/u_m_decoder/N126_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.415         u_top_uart_cmd_resolve/u_m_decoder/N127 [30]
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[30]/D (GTP_DFF_CE)

 Data arrival time                                                   8.415         Logic Levels: 51 
                                                                                   Logic: 2.829ns(60.852%), Route: 1.820ns(39.148%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555    1003.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/cnt[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                   8.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.532         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.718 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.718         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [1]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.750 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.750         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.782 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.782         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [3]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.814 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.814         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.846 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.846         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [5]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.878 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.878         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.910 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.126 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.623       5.749         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228       5.977 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.977         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [8]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.009         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.041 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.041         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [12]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.073 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.073         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.105 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.105         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [16]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.137 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.137         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.169 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.169         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [20]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.201         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.233 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [24]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.265 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.265         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.297 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.297         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [28]
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.329 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=34)       0.756       7.085         u_top_uart_cmd_resolve/u_m_decoder/N141
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.271 f       u_top_uart_cmd_resolve/u_m_decoder/N126_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.271         u_top_uart_cmd_resolve/u_m_decoder/_N351
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.303 r       u_top_uart_cmd_resolve/u_m_decoder/N126_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         u_top_uart_cmd_resolve/u_m_decoder/_N352
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.335 r       u_top_uart_cmd_resolve/u_m_decoder/N126_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.335         u_top_uart_cmd_resolve/u_m_decoder/_N353
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.367 r       u_top_uart_cmd_resolve/u_m_decoder/N126_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.367         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.399 r       u_top_uart_cmd_resolve/u_m_decoder/N126_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.399         u_top_uart_cmd_resolve/u_m_decoder/_N355
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.431 r       u_top_uart_cmd_resolve/u_m_decoder/N126_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.431         u_top_uart_cmd_resolve/u_m_decoder/_N356
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.463 r       u_top_uart_cmd_resolve/u_m_decoder/N126_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.463         u_top_uart_cmd_resolve/u_m_decoder/_N357
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.495 r       u_top_uart_cmd_resolve/u_m_decoder/N126_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.495         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.527 r       u_top_uart_cmd_resolve/u_m_decoder/N126_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.527         u_top_uart_cmd_resolve/u_m_decoder/_N359
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.559 r       u_top_uart_cmd_resolve/u_m_decoder/N126_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.559         u_top_uart_cmd_resolve/u_m_decoder/_N360
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.591 r       u_top_uart_cmd_resolve/u_m_decoder/N126_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.591         u_top_uart_cmd_resolve/u_m_decoder/_N361
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.623 r       u_top_uart_cmd_resolve/u_m_decoder/N126_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.623         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.655 r       u_top_uart_cmd_resolve/u_m_decoder/N126_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.655         u_top_uart_cmd_resolve/u_m_decoder/_N363
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.687 r       u_top_uart_cmd_resolve/u_m_decoder/N126_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.687         u_top_uart_cmd_resolve/u_m_decoder/_N364
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.719 r       u_top_uart_cmd_resolve/u_m_decoder/N126_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.719         u_top_uart_cmd_resolve/u_m_decoder/_N365
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.751 r       u_top_uart_cmd_resolve/u_m_decoder/N126_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.751         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.783 r       u_top_uart_cmd_resolve/u_m_decoder/N126_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.783         u_top_uart_cmd_resolve/u_m_decoder/_N367
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.815 r       u_top_uart_cmd_resolve/u_m_decoder/N126_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.815         u_top_uart_cmd_resolve/u_m_decoder/_N368
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.847 r       u_top_uart_cmd_resolve/u_m_decoder/N126_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         u_top_uart_cmd_resolve/u_m_decoder/_N369
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.879 r       u_top_uart_cmd_resolve/u_m_decoder/N126_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.879         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.911 r       u_top_uart_cmd_resolve/u_m_decoder/N126_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.911         u_top_uart_cmd_resolve/u_m_decoder/_N371
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.943 r       u_top_uart_cmd_resolve/u_m_decoder/N126_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.943         u_top_uart_cmd_resolve/u_m_decoder/_N372
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.975 r       u_top_uart_cmd_resolve/u_m_decoder/N126_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.975         u_top_uart_cmd_resolve/u_m_decoder/_N373
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.007 r       u_top_uart_cmd_resolve/u_m_decoder/N126_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.007         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.039 r       u_top_uart_cmd_resolve/u_m_decoder/N126_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.039         u_top_uart_cmd_resolve/u_m_decoder/_N375
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.071 r       u_top_uart_cmd_resolve/u_m_decoder/N126_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.071         u_top_uart_cmd_resolve/u_m_decoder/_N376
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.103 r       u_top_uart_cmd_resolve/u_m_decoder/N126_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_top_uart_cmd_resolve/u_m_decoder/_N377
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.135 r       u_top_uart_cmd_resolve/u_m_decoder/N126_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.135         u_top_uart_cmd_resolve/u_m_decoder/_N378
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.167 r       u_top_uart_cmd_resolve/u_m_decoder/N126_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         u_top_uart_cmd_resolve/u_m_decoder/_N379
                                                                                   u_top_uart_cmd_resolve/u_m_decoder/N126_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.383 f       u_top_uart_cmd_resolve/u_m_decoder/N126_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.383         u_top_uart_cmd_resolve/u_m_decoder/N127 [29]
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/D (GTP_DFF_CE)

 Data arrival time                                                   8.383         Logic Levels: 50 
                                                                                   Logic: 2.797ns(60.580%), Route: 1.820ns(39.420%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555    1003.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                   8.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[24]/CLK (GTP_DFF_CE)
Endpoint    : u_video_zone_judge/zone_H[0]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.654
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[24]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[24]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.524         para_list_fixed[0]
                                                                           f       u_video_zone_judge/zone_H[0]/D (GTP_DFF_CE)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.879         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.402 r       u_video_clock_gen/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=151)      2.252       5.654         video_clock      
                                                                           r       u_video_zone_judge/zone_H[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.654                          
 clock uncertainty                                       0.000       5.654                          

 Hold time                                               0.033       5.687                          

 Data required time                                                  5.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.687                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/CLK (GTP_DFF_CE)
Endpoint    : u_video_zone_judge/zone_H[1]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.654
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.524         para_list_fixed[1]
                                                                           f       u_video_zone_judge/zone_H[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.879         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.402 r       u_video_clock_gen/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=151)      2.252       5.654         video_clock      
                                                                           r       u_video_zone_judge/zone_H[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.654                          
 clock uncertainty                                       0.000       5.654                          

 Hold time                                               0.033       5.687                          

 Data required time                                                  5.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.687                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[26]/CLK (GTP_DFF_CE)
Endpoint    : u_video_zone_judge/zone_H[2]/D (GTP_DFF_CE)
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.654
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      2.555       3.766         nt_clk           
                                                                           r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[26]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[26]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.524         para_list_fixed[2]
                                                                           f       u_video_zone_judge/zone_H[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.879         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.402 r       u_video_clock_gen/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=151)      2.252       5.654         video_clock      
                                                                           r       u_video_zone_judge/zone_H[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.654                          
 clock uncertainty                                       0.000       5.654                          

 Hold time                                               0.033       5.687                          

 Data required time                                                  5.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.687                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (falling edge)
                                                         0.000       0.000 f                        
 clk                                                     0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.980         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.501 f       u_video_clock_gen/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=57)       2.252       5.753         video_clock5x    
                                                                           f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.435 f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.305         rgb2dvi/serdes_4b_10to1_m0/stxd_rgm_n [3]
                                                                                   rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.409       9.714 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.714         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   9.714         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (falling edge)
                                                         0.000       0.000 f                        
 clk                                                     0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.980         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.501 f       u_video_clock_gen/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=57)       2.252       5.753         video_clock5x    
                                                                           f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.435 f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr0/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.305         rgb2dvi/serdes_4b_10to1_m0/stxd_rgm_p [3]
                                                                                   rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/I (GTP_OUTBUFT)
                                   td                    2.409       9.714 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.714         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   9.714         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (falling edge)
                                                         0.000       0.000 f                        
 clk                                                     0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=137)      1.668       2.980         nt_clk           
                                                                                   u_video_clock_gen/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.501 f       u_video_clock_gen/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=57)       2.252       5.753         video_clock5x    
                                                                           f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.435 f       rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.305         rgb2dvi/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409       9.714 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.714         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   9.714         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.094       2.305         nt_uart_rx       
                                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/D (GTP_DFF_R)

 Data arrival time                                                   2.305         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.538%), Route: 1.094ns(47.462%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.094       2.305         nt_uart_rx       
                                                                                   u_top_uart_cmd_resolve/u_m_s2p/r_rx_data_ce_mux[0]/I2 (GTP_LUT5)
                                   td                    0.371       2.676 f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.676         u_top_uart_cmd_resolve/u_m_s2p/_N1079
                                                                           f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/D (GTP_DFF_R)

 Data arrival time                                                   2.676         Logic Levels: 2  
                                                                                   Logic: 1.582ns(59.118%), Route: 1.094ns(40.882%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.094       2.305         nt_uart_rx       
                                                                                   u_top_uart_cmd_resolve/u_m_s2p/r_rx_data_ce_mux[1]/I2 (GTP_LUT5)
                                   td                    0.371       2.676 f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data_ce_mux[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.676         u_top_uart_cmd_resolve/u_m_s2p/_N1080
                                                                           f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]/D (GTP_DFF_R)

 Data arrival time                                                   2.676         Logic Levels: 2  
                                                                                   Logic: 1.582ns(59.118%), Route: 1.094ns(40.882%)
====================================================================================================

{top_video_zone_display|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           Low Pulse Width                           rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 498.483     500.000         1.517           High Pulse Width                          rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 498.483     500.000         1.517           High Pulse Width                          rgb2dvi/serdes_4b_10to1_m0/gtp_ogddr1/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                        
+----------------------------------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/jichuang/pango_school_match/compile/top_video_zone_display_comp.adf       
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc                                   
| Output     | D:/Projects/FPGA_match/jichuang/pango_school_match/synthesize/top_video_zone_display_syn.adf     
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/synthesize/top_video_zone_display_syn.vm      
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/synthesize/top_video_zone_display.snr         
+----------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 220,516,352 bytes
Total CPU  time to synthesize completion : 6.000 sec
Total real time to synthesize completion : 7.000 sec
