
Custom bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003998  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  08003b20  08003b20  00004b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d64  08003d64  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003d64  08003d64  00004d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d6c  08003d6c  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d6c  08003d6c  00004d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d70  08003d70  00004d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08003d74  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000502c  2**0
                  CONTENTS
 10 .bss          00000090  2000002c  2000002c  0000502c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000bc  200000bc  0000502c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ee9  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021c6  00000000  00000000  0000ef45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  00011110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006f5  00000000  00000000  00011a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020deb  00000000  00000000  00012125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c511  00000000  00000000  00032f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c34eb  00000000  00000000  0003f421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010290c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002310  00000000  00000000  00102950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00104c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003b08 	.word	0x08003b08

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08003b08 	.word	0x08003b08

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <Multiply>:
  0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63, 0x55, 0x21, 0x0c, 0x7d };

static const uint8_t Rcon[11] = { 0x8d, 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b, 0x36 };

// --- MATEMATİKSEL YARDIMCI FONKSİYONLAR ---
static uint8_t Multiply(uint8_t x, uint8_t y) {
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t p = 0;
 8000504:	2300      	movs	r3, #0
 8000506:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < 8; i++) {
 8000508:	2300      	movs	r3, #0
 800050a:	73bb      	strb	r3, [r7, #14]
 800050c:	e01c      	b.n	8000548 <Multiply+0x54>
    if (y & 1) p ^= x;
 800050e:	79bb      	ldrb	r3, [r7, #6]
 8000510:	f003 0301 	and.w	r3, r3, #1
 8000514:	2b00      	cmp	r3, #0
 8000516:	d003      	beq.n	8000520 <Multiply+0x2c>
 8000518:	7bfa      	ldrb	r2, [r7, #15]
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4053      	eors	r3, r2
 800051e:	73fb      	strb	r3, [r7, #15]
    uint8_t hb = (x & 0x80);
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000526:	737b      	strb	r3, [r7, #13]
    x <<= 1;
 8000528:	79fb      	ldrb	r3, [r7, #7]
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	71fb      	strb	r3, [r7, #7]
    if (hb) x ^= 0x1b;
 800052e:	7b7b      	ldrb	r3, [r7, #13]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d003      	beq.n	800053c <Multiply+0x48>
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	f083 031b 	eor.w	r3, r3, #27
 800053a:	71fb      	strb	r3, [r7, #7]
    y >>= 1;
 800053c:	79bb      	ldrb	r3, [r7, #6]
 800053e:	085b      	lsrs	r3, r3, #1
 8000540:	71bb      	strb	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++) {
 8000542:	7bbb      	ldrb	r3, [r7, #14]
 8000544:	3301      	adds	r3, #1
 8000546:	73bb      	strb	r3, [r7, #14]
 8000548:	7bbb      	ldrb	r3, [r7, #14]
 800054a:	2b07      	cmp	r3, #7
 800054c:	d9df      	bls.n	800050e <Multiply+0x1a>
  }
  return p;
 800054e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000550:	4618      	mov	r0, r3
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <KeyExpansion>:

static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key) {
 800055c:	b480      	push	{r7}
 800055e:	b089      	sub	sp, #36	@ 0x24
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  uint32_t i, j, k;
  uint8_t tempa[4];
  for (i = 0; i < 8; ++i) {
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
 800056a:	e030      	b.n	80005ce <KeyExpansion+0x72>
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 800056c:	69fb      	ldr	r3, [r7, #28]
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	683a      	ldr	r2, [r7, #0]
 8000572:	441a      	add	r2, r3
 8000574:	69fb      	ldr	r3, [r7, #28]
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	6879      	ldr	r1, [r7, #4]
 800057a:	440b      	add	r3, r1
 800057c:	7812      	ldrb	r2, [r2, #0]
 800057e:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 8000580:	69fb      	ldr	r3, [r7, #28]
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	3301      	adds	r3, #1
 8000586:	683a      	ldr	r2, [r7, #0]
 8000588:	441a      	add	r2, r3
 800058a:	69fb      	ldr	r3, [r7, #28]
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	3301      	adds	r3, #1
 8000590:	6879      	ldr	r1, [r7, #4]
 8000592:	440b      	add	r3, r1
 8000594:	7812      	ldrb	r2, [r2, #0]
 8000596:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8000598:	69fb      	ldr	r3, [r7, #28]
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	3302      	adds	r3, #2
 800059e:	683a      	ldr	r2, [r7, #0]
 80005a0:	441a      	add	r2, r3
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	3302      	adds	r3, #2
 80005a8:	6879      	ldr	r1, [r7, #4]
 80005aa:	440b      	add	r3, r1
 80005ac:	7812      	ldrb	r2, [r2, #0]
 80005ae:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 80005b0:	69fb      	ldr	r3, [r7, #28]
 80005b2:	009b      	lsls	r3, r3, #2
 80005b4:	3303      	adds	r3, #3
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	441a      	add	r2, r3
 80005ba:	69fb      	ldr	r3, [r7, #28]
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	3303      	adds	r3, #3
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	440b      	add	r3, r1
 80005c4:	7812      	ldrb	r2, [r2, #0]
 80005c6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; ++i) {
 80005c8:	69fb      	ldr	r3, [r7, #28]
 80005ca:	3301      	adds	r3, #1
 80005cc:	61fb      	str	r3, [r7, #28]
 80005ce:	69fb      	ldr	r3, [r7, #28]
 80005d0:	2b07      	cmp	r3, #7
 80005d2:	d9cb      	bls.n	800056c <KeyExpansion+0x10>
  }
  for (i = 8; i < 60; ++i) {
 80005d4:	2308      	movs	r3, #8
 80005d6:	61fb      	str	r3, [r7, #28]
 80005d8:	e09a      	b.n	8000710 <KeyExpansion+0x1b4>
    k = (i - 1) * 4;
 80005da:	69fb      	ldr	r3, [r7, #28]
 80005dc:	3b01      	subs	r3, #1
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
    tempa[0] = RoundKey[k + 0]; tempa[1] = RoundKey[k + 1];
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	69bb      	ldr	r3, [r7, #24]
 80005e6:	4413      	add	r3, r2
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	733b      	strb	r3, [r7, #12]
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	3301      	adds	r3, #1
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	4413      	add	r3, r2
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	737b      	strb	r3, [r7, #13]
    tempa[2] = RoundKey[k + 2]; tempa[3] = RoundKey[k + 3];
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	3302      	adds	r3, #2
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	4413      	add	r3, r2
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	73bb      	strb	r3, [r7, #14]
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	3303      	adds	r3, #3
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	4413      	add	r3, r2
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	73fb      	strb	r3, [r7, #15]
    if (i % 8 == 0) {
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	2b00      	cmp	r3, #0
 8000618:	d125      	bne.n	8000666 <KeyExpansion+0x10a>
      uint8_t u8tmp = tempa[0];
 800061a:	7b3b      	ldrb	r3, [r7, #12]
 800061c:	75fb      	strb	r3, [r7, #23]
      tempa[0] = tempa[1]; tempa[1] = tempa[2]; tempa[2] = tempa[3]; tempa[3] = u8tmp;
 800061e:	7b7b      	ldrb	r3, [r7, #13]
 8000620:	733b      	strb	r3, [r7, #12]
 8000622:	7bbb      	ldrb	r3, [r7, #14]
 8000624:	737b      	strb	r3, [r7, #13]
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	73bb      	strb	r3, [r7, #14]
 800062a:	7dfb      	ldrb	r3, [r7, #23]
 800062c:	73fb      	strb	r3, [r7, #15]
      tempa[0] = sbox[tempa[0]]; tempa[1] = sbox[tempa[1]];
 800062e:	7b3b      	ldrb	r3, [r7, #12]
 8000630:	461a      	mov	r2, r3
 8000632:	4b3d      	ldr	r3, [pc, #244]	@ (8000728 <KeyExpansion+0x1cc>)
 8000634:	5c9b      	ldrb	r3, [r3, r2]
 8000636:	733b      	strb	r3, [r7, #12]
 8000638:	7b7b      	ldrb	r3, [r7, #13]
 800063a:	461a      	mov	r2, r3
 800063c:	4b3a      	ldr	r3, [pc, #232]	@ (8000728 <KeyExpansion+0x1cc>)
 800063e:	5c9b      	ldrb	r3, [r3, r2]
 8000640:	737b      	strb	r3, [r7, #13]
      tempa[2] = sbox[tempa[2]]; tempa[3] = sbox[tempa[3]];
 8000642:	7bbb      	ldrb	r3, [r7, #14]
 8000644:	461a      	mov	r2, r3
 8000646:	4b38      	ldr	r3, [pc, #224]	@ (8000728 <KeyExpansion+0x1cc>)
 8000648:	5c9b      	ldrb	r3, [r3, r2]
 800064a:	73bb      	strb	r3, [r7, #14]
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	461a      	mov	r2, r3
 8000650:	4b35      	ldr	r3, [pc, #212]	@ (8000728 <KeyExpansion+0x1cc>)
 8000652:	5c9b      	ldrb	r3, [r3, r2]
 8000654:	73fb      	strb	r3, [r7, #15]
      tempa[0] ^= Rcon[i / 8];
 8000656:	7b3a      	ldrb	r2, [r7, #12]
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	08db      	lsrs	r3, r3, #3
 800065c:	4933      	ldr	r1, [pc, #204]	@ (800072c <KeyExpansion+0x1d0>)
 800065e:	5ccb      	ldrb	r3, [r1, r3]
 8000660:	4053      	eors	r3, r2
 8000662:	b2db      	uxtb	r3, r3
 8000664:	733b      	strb	r3, [r7, #12]
    }
    if (i % 8 == 4) {
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	f003 0307 	and.w	r3, r3, #7
 800066c:	2b04      	cmp	r3, #4
 800066e:	d113      	bne.n	8000698 <KeyExpansion+0x13c>
      tempa[0] = sbox[tempa[0]]; tempa[1] = sbox[tempa[1]];
 8000670:	7b3b      	ldrb	r3, [r7, #12]
 8000672:	461a      	mov	r2, r3
 8000674:	4b2c      	ldr	r3, [pc, #176]	@ (8000728 <KeyExpansion+0x1cc>)
 8000676:	5c9b      	ldrb	r3, [r3, r2]
 8000678:	733b      	strb	r3, [r7, #12]
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	461a      	mov	r2, r3
 800067e:	4b2a      	ldr	r3, [pc, #168]	@ (8000728 <KeyExpansion+0x1cc>)
 8000680:	5c9b      	ldrb	r3, [r3, r2]
 8000682:	737b      	strb	r3, [r7, #13]
      tempa[2] = sbox[tempa[2]]; tempa[3] = sbox[tempa[3]];
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	461a      	mov	r2, r3
 8000688:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <KeyExpansion+0x1cc>)
 800068a:	5c9b      	ldrb	r3, [r3, r2]
 800068c:	73bb      	strb	r3, [r7, #14]
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	461a      	mov	r2, r3
 8000692:	4b25      	ldr	r3, [pc, #148]	@ (8000728 <KeyExpansion+0x1cc>)
 8000694:	5c9b      	ldrb	r3, [r3, r2]
 8000696:	73fb      	strb	r3, [r7, #15]
    }
    j = i * 4; k = (i - 8) * 4;
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	613b      	str	r3, [r7, #16]
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3b08      	subs	r3, #8
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	4413      	add	r3, r2
 80006ac:	7819      	ldrb	r1, [r3, #0]
 80006ae:	7b3a      	ldrb	r2, [r7, #12]
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	4403      	add	r3, r0
 80006b6:	404a      	eors	r2, r1
 80006b8:	b2d2      	uxtb	r2, r2
 80006ba:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80006bc:	69bb      	ldr	r3, [r7, #24]
 80006be:	3301      	adds	r3, #1
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	4413      	add	r3, r2
 80006c4:	7819      	ldrb	r1, [r3, #0]
 80006c6:	7b7a      	ldrb	r2, [r7, #13]
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	3301      	adds	r3, #1
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	4403      	add	r3, r0
 80006d0:	404a      	eors	r2, r1
 80006d2:	b2d2      	uxtb	r2, r2
 80006d4:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	3302      	adds	r3, #2
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	4413      	add	r3, r2
 80006de:	7819      	ldrb	r1, [r3, #0]
 80006e0:	7bba      	ldrb	r2, [r7, #14]
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	3302      	adds	r3, #2
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	4403      	add	r3, r0
 80006ea:	404a      	eors	r2, r1
 80006ec:	b2d2      	uxtb	r2, r2
 80006ee:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	3303      	adds	r3, #3
 80006f4:	687a      	ldr	r2, [r7, #4]
 80006f6:	4413      	add	r3, r2
 80006f8:	7819      	ldrb	r1, [r3, #0]
 80006fa:	7bfa      	ldrb	r2, [r7, #15]
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	3303      	adds	r3, #3
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	4403      	add	r3, r0
 8000704:	404a      	eors	r2, r1
 8000706:	b2d2      	uxtb	r2, r2
 8000708:	701a      	strb	r2, [r3, #0]
  for (i = 8; i < 60; ++i) {
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	3301      	adds	r3, #1
 800070e:	61fb      	str	r3, [r7, #28]
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	2b3b      	cmp	r3, #59	@ 0x3b
 8000714:	f67f af61 	bls.w	80005da <KeyExpansion+0x7e>
  }
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	3724      	adds	r7, #36	@ 0x24
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	08003b20 	.word	0x08003b20
 800072c:	08003d20 	.word	0x08003d20

08000730 <InvCipher>:

// --- AES ÇÖZME ADIMLARI ---
static void InvCipher(uint8_t* state, const uint8_t* RoundKey) {
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b089      	sub	sp, #36	@ 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	6039      	str	r1, [r7, #0]
  // AddRoundKey(14)
  for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[(14 * 16) + i];
 800073a:	2300      	movs	r3, #0
 800073c:	77fb      	strb	r3, [r7, #31]
 800073e:	e012      	b.n	8000766 <InvCipher+0x36>
 8000740:	7ffb      	ldrb	r3, [r7, #31]
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	4413      	add	r3, r2
 8000746:	7819      	ldrb	r1, [r3, #0]
 8000748:	7ffb      	ldrb	r3, [r7, #31]
 800074a:	33e0      	adds	r3, #224	@ 0xe0
 800074c:	461a      	mov	r2, r3
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	4413      	add	r3, r2
 8000752:	781a      	ldrb	r2, [r3, #0]
 8000754:	7ffb      	ldrb	r3, [r7, #31]
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	4403      	add	r3, r0
 800075a:	404a      	eors	r2, r1
 800075c:	b2d2      	uxtb	r2, r2
 800075e:	701a      	strb	r2, [r3, #0]
 8000760:	7ffb      	ldrb	r3, [r7, #31]
 8000762:	3301      	adds	r3, #1
 8000764:	77fb      	strb	r3, [r7, #31]
 8000766:	7ffb      	ldrb	r3, [r7, #31]
 8000768:	2b0f      	cmp	r3, #15
 800076a:	d9e9      	bls.n	8000740 <InvCipher+0x10>

  for (int round = 13; round > 0; --round) {
 800076c:	230d      	movs	r3, #13
 800076e:	61bb      	str	r3, [r7, #24]
 8000770:	e136      	b.n	80009e0 <InvCipher+0x2b0>
    // InvShiftRows
    uint8_t tmp;
    tmp = state[13]; state[13] = state[9]; state[9] = state[5]; state[5] = state[1]; state[1] = tmp;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	7b5b      	ldrb	r3, [r3, #13]
 8000776:	747b      	strb	r3, [r7, #17]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	330d      	adds	r3, #13
 800077c:	687a      	ldr	r2, [r7, #4]
 800077e:	7a52      	ldrb	r2, [r2, #9]
 8000780:	701a      	strb	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	3309      	adds	r3, #9
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	7952      	ldrb	r2, [r2, #5]
 800078a:	701a      	strb	r2, [r3, #0]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3305      	adds	r3, #5
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	7852      	ldrb	r2, [r2, #1]
 8000794:	701a      	strb	r2, [r3, #0]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3301      	adds	r3, #1
 800079a:	7c7a      	ldrb	r2, [r7, #17]
 800079c:	701a      	strb	r2, [r3, #0]
    tmp = state[2]; state[2] = state[10]; state[10] = tmp;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	789b      	ldrb	r3, [r3, #2]
 80007a2:	747b      	strb	r3, [r7, #17]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3302      	adds	r3, #2
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	7a92      	ldrb	r2, [r2, #10]
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	330a      	adds	r3, #10
 80007b2:	7c7a      	ldrb	r2, [r7, #17]
 80007b4:	701a      	strb	r2, [r3, #0]
    tmp = state[6]; state[6] = state[14]; state[14] = tmp;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	799b      	ldrb	r3, [r3, #6]
 80007ba:	747b      	strb	r3, [r7, #17]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3306      	adds	r3, #6
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	7b92      	ldrb	r2, [r2, #14]
 80007c4:	701a      	strb	r2, [r3, #0]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	330e      	adds	r3, #14
 80007ca:	7c7a      	ldrb	r2, [r7, #17]
 80007cc:	701a      	strb	r2, [r3, #0]
    tmp = state[3]; state[3] = state[7]; state[7] = state[11]; state[11] = state[15]; state[15] = tmp;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	78db      	ldrb	r3, [r3, #3]
 80007d2:	747b      	strb	r3, [r7, #17]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	3303      	adds	r3, #3
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	79d2      	ldrb	r2, [r2, #7]
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	3307      	adds	r3, #7
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	7ad2      	ldrb	r2, [r2, #11]
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	330b      	adds	r3, #11
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	7bd2      	ldrb	r2, [r2, #15]
 80007f0:	701a      	strb	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	330f      	adds	r3, #15
 80007f6:	7c7a      	ldrb	r2, [r7, #17]
 80007f8:	701a      	strb	r2, [r3, #0]

    // InvSubBytes
    for (uint8_t i = 0; i < 16; ++i) state[i] = rsbox[state[i]];
 80007fa:	2300      	movs	r3, #0
 80007fc:	75fb      	strb	r3, [r7, #23]
 80007fe:	e00d      	b.n	800081c <InvCipher+0xec>
 8000800:	7dfb      	ldrb	r3, [r7, #23]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	4413      	add	r3, r2
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4619      	mov	r1, r3
 800080a:	7dfb      	ldrb	r3, [r7, #23]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	4413      	add	r3, r2
 8000810:	4aaf      	ldr	r2, [pc, #700]	@ (8000ad0 <InvCipher+0x3a0>)
 8000812:	5c52      	ldrb	r2, [r2, r1]
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	7dfb      	ldrb	r3, [r7, #23]
 8000818:	3301      	adds	r3, #1
 800081a:	75fb      	strb	r3, [r7, #23]
 800081c:	7dfb      	ldrb	r3, [r7, #23]
 800081e:	2b0f      	cmp	r3, #15
 8000820:	d9ee      	bls.n	8000800 <InvCipher+0xd0>

    // AddRoundKey
    for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[(round * 16) + i];
 8000822:	2300      	movs	r3, #0
 8000824:	75bb      	strb	r3, [r7, #22]
 8000826:	e014      	b.n	8000852 <InvCipher+0x122>
 8000828:	7dbb      	ldrb	r3, [r7, #22]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	4413      	add	r3, r2
 800082e:	7819      	ldrb	r1, [r3, #0]
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	011a      	lsls	r2, r3, #4
 8000834:	7dbb      	ldrb	r3, [r7, #22]
 8000836:	4413      	add	r3, r2
 8000838:	461a      	mov	r2, r3
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	4413      	add	r3, r2
 800083e:	781a      	ldrb	r2, [r3, #0]
 8000840:	7dbb      	ldrb	r3, [r7, #22]
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	4403      	add	r3, r0
 8000846:	404a      	eors	r2, r1
 8000848:	b2d2      	uxtb	r2, r2
 800084a:	701a      	strb	r2, [r3, #0]
 800084c:	7dbb      	ldrb	r3, [r7, #22]
 800084e:	3301      	adds	r3, #1
 8000850:	75bb      	strb	r3, [r7, #22]
 8000852:	7dbb      	ldrb	r3, [r7, #22]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d9e7      	bls.n	8000828 <InvCipher+0xf8>

    // InvMixColumns
    uint8_t a, b, c, d;
    for (uint8_t i = 0; i < 4; ++i) {
 8000858:	2300      	movs	r3, #0
 800085a:	757b      	strb	r3, [r7, #21]
 800085c:	e0b9      	b.n	80009d2 <InvCipher+0x2a2>
      a = state[i * 4 + 0]; b = state[i * 4 + 1]; c = state[i * 4 + 2]; d = state[i * 4 + 3];
 800085e:	7d7b      	ldrb	r3, [r7, #21]
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	461a      	mov	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4413      	add	r3, r2
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	743b      	strb	r3, [r7, #16]
 800086c:	7d7b      	ldrb	r3, [r7, #21]
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	3301      	adds	r3, #1
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	4413      	add	r3, r2
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	73fb      	strb	r3, [r7, #15]
 800087a:	7d7b      	ldrb	r3, [r7, #21]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	3302      	adds	r3, #2
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	4413      	add	r3, r2
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	73bb      	strb	r3, [r7, #14]
 8000888:	7d7b      	ldrb	r3, [r7, #21]
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	3303      	adds	r3, #3
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	4413      	add	r3, r2
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	737b      	strb	r3, [r7, #13]
      state[i * 4 + 0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8000896:	7c3b      	ldrb	r3, [r7, #16]
 8000898:	210e      	movs	r1, #14
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fe2a 	bl	80004f4 <Multiply>
 80008a0:	4603      	mov	r3, r0
 80008a2:	461c      	mov	r4, r3
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	210b      	movs	r1, #11
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fe23 	bl	80004f4 <Multiply>
 80008ae:	4603      	mov	r3, r0
 80008b0:	4063      	eors	r3, r4
 80008b2:	b2dc      	uxtb	r4, r3
 80008b4:	7bbb      	ldrb	r3, [r7, #14]
 80008b6:	210d      	movs	r1, #13
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff fe1b 	bl	80004f4 <Multiply>
 80008be:	4603      	mov	r3, r0
 80008c0:	4063      	eors	r3, r4
 80008c2:	b2dc      	uxtb	r4, r3
 80008c4:	7b7b      	ldrb	r3, [r7, #13]
 80008c6:	2109      	movs	r1, #9
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe13 	bl	80004f4 <Multiply>
 80008ce:	4603      	mov	r3, r0
 80008d0:	461a      	mov	r2, r3
 80008d2:	7d7b      	ldrb	r3, [r7, #21]
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	4619      	mov	r1, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	440b      	add	r3, r1
 80008dc:	4062      	eors	r2, r4
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 80008e2:	7c3b      	ldrb	r3, [r7, #16]
 80008e4:	2109      	movs	r1, #9
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fe04 	bl	80004f4 <Multiply>
 80008ec:	4603      	mov	r3, r0
 80008ee:	461c      	mov	r4, r3
 80008f0:	7bfb      	ldrb	r3, [r7, #15]
 80008f2:	210e      	movs	r1, #14
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fdfd 	bl	80004f4 <Multiply>
 80008fa:	4603      	mov	r3, r0
 80008fc:	4063      	eors	r3, r4
 80008fe:	b2dc      	uxtb	r4, r3
 8000900:	7bbb      	ldrb	r3, [r7, #14]
 8000902:	210b      	movs	r1, #11
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fdf5 	bl	80004f4 <Multiply>
 800090a:	4603      	mov	r3, r0
 800090c:	4063      	eors	r3, r4
 800090e:	b2dc      	uxtb	r4, r3
 8000910:	7b7b      	ldrb	r3, [r7, #13]
 8000912:	210d      	movs	r1, #13
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff fded 	bl	80004f4 <Multiply>
 800091a:	4603      	mov	r3, r0
 800091c:	4619      	mov	r1, r3
 800091e:	7d7b      	ldrb	r3, [r7, #21]
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	3301      	adds	r3, #1
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	4413      	add	r3, r2
 8000928:	ea84 0201 	eor.w	r2, r4, r1
 800092c:	b2d2      	uxtb	r2, r2
 800092e:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8000930:	7c3b      	ldrb	r3, [r7, #16]
 8000932:	210d      	movs	r1, #13
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fddd 	bl	80004f4 <Multiply>
 800093a:	4603      	mov	r3, r0
 800093c:	461c      	mov	r4, r3
 800093e:	7bfb      	ldrb	r3, [r7, #15]
 8000940:	2109      	movs	r1, #9
 8000942:	4618      	mov	r0, r3
 8000944:	f7ff fdd6 	bl	80004f4 <Multiply>
 8000948:	4603      	mov	r3, r0
 800094a:	4063      	eors	r3, r4
 800094c:	b2dc      	uxtb	r4, r3
 800094e:	7bbb      	ldrb	r3, [r7, #14]
 8000950:	210e      	movs	r1, #14
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff fdce 	bl	80004f4 <Multiply>
 8000958:	4603      	mov	r3, r0
 800095a:	4063      	eors	r3, r4
 800095c:	b2dc      	uxtb	r4, r3
 800095e:	7b7b      	ldrb	r3, [r7, #13]
 8000960:	210b      	movs	r1, #11
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fdc6 	bl	80004f4 <Multiply>
 8000968:	4603      	mov	r3, r0
 800096a:	4619      	mov	r1, r3
 800096c:	7d7b      	ldrb	r3, [r7, #21]
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	3302      	adds	r3, #2
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	ea84 0201 	eor.w	r2, r4, r1
 800097a:	b2d2      	uxtb	r2, r2
 800097c:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 800097e:	7c3b      	ldrb	r3, [r7, #16]
 8000980:	210b      	movs	r1, #11
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fdb6 	bl	80004f4 <Multiply>
 8000988:	4603      	mov	r3, r0
 800098a:	461c      	mov	r4, r3
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	210d      	movs	r1, #13
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fdaf 	bl	80004f4 <Multiply>
 8000996:	4603      	mov	r3, r0
 8000998:	4063      	eors	r3, r4
 800099a:	b2dc      	uxtb	r4, r3
 800099c:	7bbb      	ldrb	r3, [r7, #14]
 800099e:	2109      	movs	r1, #9
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fda7 	bl	80004f4 <Multiply>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4063      	eors	r3, r4
 80009aa:	b2dc      	uxtb	r4, r3
 80009ac:	7b7b      	ldrb	r3, [r7, #13]
 80009ae:	210e      	movs	r1, #14
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fd9f 	bl	80004f4 <Multiply>
 80009b6:	4603      	mov	r3, r0
 80009b8:	4619      	mov	r1, r3
 80009ba:	7d7b      	ldrb	r3, [r7, #21]
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	3303      	adds	r3, #3
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	ea84 0201 	eor.w	r2, r4, r1
 80009c8:	b2d2      	uxtb	r2, r2
 80009ca:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; ++i) {
 80009cc:	7d7b      	ldrb	r3, [r7, #21]
 80009ce:	3301      	adds	r3, #1
 80009d0:	757b      	strb	r3, [r7, #21]
 80009d2:	7d7b      	ldrb	r3, [r7, #21]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	f67f af42 	bls.w	800085e <InvCipher+0x12e>
  for (int round = 13; round > 0; --round) {
 80009da:	69bb      	ldr	r3, [r7, #24]
 80009dc:	3b01      	subs	r3, #1
 80009de:	61bb      	str	r3, [r7, #24]
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	f73f aec5 	bgt.w	8000772 <InvCipher+0x42>
    }
  }
  // Son Round
  uint8_t tmp;
  tmp = state[13]; state[13] = state[9]; state[9] = state[5]; state[5] = state[1]; state[1] = tmp;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	7b5b      	ldrb	r3, [r3, #13]
 80009ec:	74bb      	strb	r3, [r7, #18]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	330d      	adds	r3, #13
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	7a52      	ldrb	r2, [r2, #9]
 80009f6:	701a      	strb	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3309      	adds	r3, #9
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	7952      	ldrb	r2, [r2, #5]
 8000a00:	701a      	strb	r2, [r3, #0]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3305      	adds	r3, #5
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	7852      	ldrb	r2, [r2, #1]
 8000a0a:	701a      	strb	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	7cba      	ldrb	r2, [r7, #18]
 8000a12:	701a      	strb	r2, [r3, #0]
  tmp = state[2]; state[2] = state[10]; state[10] = tmp;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	789b      	ldrb	r3, [r3, #2]
 8000a18:	74bb      	strb	r3, [r7, #18]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	3302      	adds	r3, #2
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	7a92      	ldrb	r2, [r2, #10]
 8000a22:	701a      	strb	r2, [r3, #0]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	330a      	adds	r3, #10
 8000a28:	7cba      	ldrb	r2, [r7, #18]
 8000a2a:	701a      	strb	r2, [r3, #0]
  tmp = state[6]; state[6] = state[14]; state[14] = tmp;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	799b      	ldrb	r3, [r3, #6]
 8000a30:	74bb      	strb	r3, [r7, #18]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3306      	adds	r3, #6
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	7b92      	ldrb	r2, [r2, #14]
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	330e      	adds	r3, #14
 8000a40:	7cba      	ldrb	r2, [r7, #18]
 8000a42:	701a      	strb	r2, [r3, #0]
  tmp = state[3]; state[3] = state[7]; state[7] = state[11]; state[11] = state[15]; state[15] = tmp;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	78db      	ldrb	r3, [r3, #3]
 8000a48:	74bb      	strb	r3, [r7, #18]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3303      	adds	r3, #3
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	79d2      	ldrb	r2, [r2, #7]
 8000a52:	701a      	strb	r2, [r3, #0]
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3307      	adds	r3, #7
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	7ad2      	ldrb	r2, [r2, #11]
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	330b      	adds	r3, #11
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	7bd2      	ldrb	r2, [r2, #15]
 8000a66:	701a      	strb	r2, [r3, #0]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	330f      	adds	r3, #15
 8000a6c:	7cba      	ldrb	r2, [r7, #18]
 8000a6e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 16; ++i) state[i] = rsbox[state[i]];
 8000a70:	2300      	movs	r3, #0
 8000a72:	753b      	strb	r3, [r7, #20]
 8000a74:	e00d      	b.n	8000a92 <InvCipher+0x362>
 8000a76:	7d3b      	ldrb	r3, [r7, #20]
 8000a78:	687a      	ldr	r2, [r7, #4]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	7d3b      	ldrb	r3, [r7, #20]
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	4a12      	ldr	r2, [pc, #72]	@ (8000ad0 <InvCipher+0x3a0>)
 8000a88:	5c52      	ldrb	r2, [r2, r1]
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	7d3b      	ldrb	r3, [r7, #20]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	753b      	strb	r3, [r7, #20]
 8000a92:	7d3b      	ldrb	r3, [r7, #20]
 8000a94:	2b0f      	cmp	r3, #15
 8000a96:	d9ee      	bls.n	8000a76 <InvCipher+0x346>
  for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[i];
 8000a98:	2300      	movs	r3, #0
 8000a9a:	74fb      	strb	r3, [r7, #19]
 8000a9c:	e010      	b.n	8000ac0 <InvCipher+0x390>
 8000a9e:	7cfb      	ldrb	r3, [r7, #19]
 8000aa0:	687a      	ldr	r2, [r7, #4]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	7819      	ldrb	r1, [r3, #0]
 8000aa6:	7cfb      	ldrb	r3, [r7, #19]
 8000aa8:	683a      	ldr	r2, [r7, #0]
 8000aaa:	4413      	add	r3, r2
 8000aac:	781a      	ldrb	r2, [r3, #0]
 8000aae:	7cfb      	ldrb	r3, [r7, #19]
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	4403      	add	r3, r0
 8000ab4:	404a      	eors	r2, r1
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	701a      	strb	r2, [r3, #0]
 8000aba:	7cfb      	ldrb	r3, [r7, #19]
 8000abc:	3301      	adds	r3, #1
 8000abe:	74fb      	strb	r3, [r7, #19]
 8000ac0:	7cfb      	ldrb	r3, [r7, #19]
 8000ac2:	2b0f      	cmp	r3, #15
 8000ac4:	d9eb      	bls.n	8000a9e <InvCipher+0x36e>
}
 8000ac6:	bf00      	nop
 8000ac8:	bf00      	nop
 8000aca:	3724      	adds	r7, #36	@ 0x24
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	08003c20 	.word	0x08003c20

08000ad4 <AES_init_ctx_iv>:

void AES_init_ctx_iv(struct AES_ctx* ctx, const uint8_t* key, const uint8_t* iv) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  KeyExpansion(ctx->RoundKey, key);
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	68b9      	ldr	r1, [r7, #8]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff fd39 	bl	800055c <KeyExpansion>
  memcpy(ctx->Iv, iv, 16);
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	33f0      	adds	r3, #240	@ 0xf0
 8000aee:	2210      	movs	r2, #16
 8000af0:	6879      	ldr	r1, [r7, #4]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f002 fffa 	bl	8003aec <memcpy>
}
 8000af8:	bf00      	nop
 8000afa:	3710      	adds	r7, #16
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, uint32_t length) {
 8000b00:	b5b0      	push	{r4, r5, r7, lr}
 8000b02:	b08a      	sub	sp, #40	@ 0x28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
  uint8_t next_iv[16];
  for (uint32_t i = 0; i < length; i += 16) {
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b10:	e041      	b.n	8000b96 <AES_CBC_decrypt_buffer+0x96>
    memcpy(next_iv, &buf[i], 16);
 8000b12:	68ba      	ldr	r2, [r7, #8]
 8000b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b16:	4413      	add	r3, r2
 8000b18:	f107 0410 	add.w	r4, r7, #16
 8000b1c:	6818      	ldr	r0, [r3, #0]
 8000b1e:	6859      	ldr	r1, [r3, #4]
 8000b20:	689a      	ldr	r2, [r3, #8]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    InvCipher(&buf[i], ctx->RoundKey);
 8000b26:	68ba      	ldr	r2, [r7, #8]
 8000b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2a:	4413      	add	r3, r2
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	4611      	mov	r1, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fdfd 	bl	8000730 <InvCipher>
    for (uint8_t j = 0; j < 16; ++j) buf[i + j] ^= ctx->Iv[j];
 8000b36:	2300      	movs	r3, #0
 8000b38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000b3c:	e01a      	b.n	8000b74 <AES_CBC_decrypt_buffer+0x74>
 8000b3e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b44:	4413      	add	r3, r2
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	4413      	add	r3, r2
 8000b4a:	7819      	ldrb	r1, [r3, #0]
 8000b4c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	4413      	add	r3, r2
 8000b54:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 8000b58:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b5e:	4403      	add	r3, r0
 8000b60:	68b8      	ldr	r0, [r7, #8]
 8000b62:	4403      	add	r3, r0
 8000b64:	404a      	eors	r2, r1
 8000b66:	b2d2      	uxtb	r2, r2
 8000b68:	701a      	strb	r2, [r3, #0]
 8000b6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b6e:	3301      	adds	r3, #1
 8000b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000b74:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b78:	2b0f      	cmp	r3, #15
 8000b7a:	d9e0      	bls.n	8000b3e <AES_CBC_decrypt_buffer+0x3e>
    memcpy(ctx->Iv, next_iv, 16);
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	33f0      	adds	r3, #240	@ 0xf0
 8000b80:	461d      	mov	r5, r3
 8000b82:	f107 0410 	add.w	r4, r7, #16
 8000b86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b88:	6028      	str	r0, [r5, #0]
 8000b8a:	6069      	str	r1, [r5, #4]
 8000b8c:	60aa      	str	r2, [r5, #8]
 8000b8e:	60eb      	str	r3, [r5, #12]
  for (uint32_t i = 0; i < length; i += 16) {
 8000b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b92:	3310      	adds	r3, #16
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	d3b9      	bcc.n	8000b12 <AES_CBC_decrypt_buffer+0x12>
  }
}
 8000b9e:	bf00      	nop
 8000ba0:	bf00      	nop
 8000ba2:	3728      	adds	r7, #40	@ 0x28
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bdb0      	pop	{r4, r5, r7, pc}

08000ba8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <MX_CRC_Init+0x20>)
 8000bae:	4a07      	ldr	r2, [pc, #28]	@ (8000bcc <MX_CRC_Init+0x24>)
 8000bb0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000bb2:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <MX_CRC_Init+0x20>)
 8000bb4:	f001 f88d 	bl	8001cd2 <HAL_CRC_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000bbe:	f000 fdca 	bl	8001756 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000048 	.word	0x20000048
 8000bcc:	40023000 	.word	0x40023000

08000bd0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8000c0c <HAL_CRC_MspInit+0x3c>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d10d      	bne.n	8000bfe <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <HAL_CRC_MspInit+0x40>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a09      	ldr	r2, [pc, #36]	@ (8000c10 <HAL_CRC_MspInit+0x40>)
 8000bec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <HAL_CRC_MspInit+0x40>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000bfe:	bf00      	nop
 8000c00:	3714      	adds	r7, #20
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40023000 	.word	0x40023000
 8000c10:	40023800 	.word	0x40023800

08000c14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	@ 0x28
 8000c18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
 8000c2e:	4b37      	ldr	r3, [pc, #220]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	4a36      	ldr	r2, [pc, #216]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3a:	4b34      	ldr	r3, [pc, #208]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c42:	613b      	str	r3, [r7, #16]
 8000c44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	4b30      	ldr	r3, [pc, #192]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c56:	4b2d      	ldr	r3, [pc, #180]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60bb      	str	r3, [r7, #8]
 8000c66:	4b29      	ldr	r3, [pc, #164]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a28      	ldr	r2, [pc, #160]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c6c:	f043 0308 	orr.w	r3, r3, #8
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b26      	ldr	r3, [pc, #152]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0308 	and.w	r3, r3, #8
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	4a21      	ldr	r2, [pc, #132]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c88:	f043 0302 	orr.w	r3, r3, #2
 8000c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d0c <MX_GPIO_Init+0xf8>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ca0:	481b      	ldr	r0, [pc, #108]	@ (8000d10 <MX_GPIO_Init+0xfc>)
 8000ca2:	f001 fcbb 	bl	800261c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	21e0      	movs	r1, #224	@ 0xe0
 8000caa:	481a      	ldr	r0, [pc, #104]	@ (8000d14 <MX_GPIO_Init+0x100>)
 8000cac:	f001 fcb6 	bl	800261c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4815      	ldr	r0, [pc, #84]	@ (8000d18 <MX_GPIO_Init+0x104>)
 8000cc4:	f001 faf6 	bl	80022b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ccc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480b      	ldr	r0, [pc, #44]	@ (8000d10 <MX_GPIO_Init+0xfc>)
 8000ce2:	f001 fae7 	bl	80022b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ce6:	23e0      	movs	r3, #224	@ 0xe0
 8000ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cea:	2301      	movs	r3, #1
 8000cec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_GPIO_Init+0x100>)
 8000cfe:	f001 fad9 	bl	80022b4 <HAL_GPIO_Init>

}
 8000d02:	bf00      	nop
 8000d04:	3728      	adds	r7, #40	@ 0x28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40020c00 	.word	0x40020c00
 8000d14:	40020400 	.word	0x40020400
 8000d18:	40020000 	.word	0x40020000

08000d1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d20:	f000 fe26 	bl	8001970 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d24:	f000 f826 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d28:	f7ff ff74 	bl	8000c14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d2c:	f000 fd84 	bl	8001838 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000d30:	f7ff ff3a 	bl	8000ba8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  SCB->VTOR = 0x08000000;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <main+0x4c>)
 8000d36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d3a:	609a      	str	r2, [r3, #8]

  // AES key'i flash'tan yükle (sector 1)
  load_key_from_flash();
 8000d3c:	f000 f9a0 	bl	8001080 <load_key_from_flash>

  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8000d40:	2101      	movs	r1, #1
 8000d42:	480a      	ldr	r0, [pc, #40]	@ (8000d6c <main+0x50>)
 8000d44:	f001 fc52 	bl	80025ec <HAL_GPIO_ReadPin>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d107      	bne.n	8000d5e <main+0x42>
  {
	  HAL_GPIO_WritePin(GPIOB,     GPIO_PIN_7,     GPIO_PIN_SET);
 8000d4e:	2201      	movs	r2, #1
 8000d50:	2180      	movs	r1, #128	@ 0x80
 8000d52:	4807      	ldr	r0, [pc, #28]	@ (8000d70 <main+0x54>)
 8000d54:	f001 fc62 	bl	800261c <HAL_GPIO_WritePin>
      Bootloader_Menu();
 8000d58:	f000 fb2e 	bl	80013b8 <Bootloader_Menu>
 8000d5c:	e002      	b.n	8000d64 <main+0x48>
  }
  else
  {
      jump_to_application();
 8000d5e:	f000 fcbd 	bl	80016dc <jump_to_application>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d62:	bf00      	nop
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <main+0x48>
 8000d68:	e000ed00 	.word	0xe000ed00
 8000d6c:	40020000 	.word	0x40020000
 8000d70:	40020400 	.word	0x40020400

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	@ 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2230      	movs	r2, #48	@ 0x30
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f002 fe86 	bl	8003a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	4b29      	ldr	r3, [pc, #164]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	4a28      	ldr	r2, [pc, #160]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000da8:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <SystemClock_Config+0xd4>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a22      	ldr	r2, [pc, #136]	@ (8000e48 <SystemClock_Config+0xd4>)
 8000dbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc2:	6013      	str	r3, [r2, #0]
 8000dc4:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <SystemClock_Config+0xd4>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSI;
 8000dd0:	2309      	movs	r3, #9
 8000dd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;  // Watchdog için LSI gerekli
 8000dda:	2301      	movs	r3, #1
 8000ddc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dde:	2302      	movs	r3, #2
 8000de0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000de2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000de8:	2304      	movs	r3, #4
 8000dea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000dec:	23a8      	movs	r3, #168	@ 0xa8
 8000dee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000df0:	2302      	movs	r3, #2
 8000df2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000df4:	2307      	movs	r3, #7
 8000df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df8:	f107 0320 	add.w	r3, r7, #32
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f001 fc41 	bl	8002684 <HAL_RCC_OscConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e08:	f000 fca5 	bl	8001756 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0c:	230f      	movs	r3, #15
 8000e0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e10:	2302      	movs	r3, #2
 8000e12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e18:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e24:	f107 030c 	add.w	r3, r7, #12
 8000e28:	2105      	movs	r1, #5
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f001 fea2 	bl	8002b74 <HAL_RCC_ClockConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000e36:	f000 fc8e 	bl	8001756 <Error_Handler>
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	3750      	adds	r7, #80	@ 0x50
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40007000 	.word	0x40007000

08000e4c <IWDG_Refresh>:
    IWDG->RLR = IWDG_RELOAD_VAL;    // Reload = 2000
    while (IWDG->SR) {}             // Güncelleme bitene kadar bekle
    IWDG->KR = 0xCCCC;              // Watchdog'u başlat
}

void IWDG_Refresh(void) {
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
    IWDG->KR = 0xAAAA;              // Sayacı resetle (besle)
 8000e50:	4b04      	ldr	r3, [pc, #16]	@ (8000e64 <IWDG_Refresh+0x18>)
 8000e52:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000e56:	601a      	str	r2, [r3, #0]
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	40003000 	.word	0x40003000

08000e68 <LED_All_Off>:

// =========================================================================
// [3] LED DURUM GÖSTERİMİ
// =========================================================================
void LED_All_Off(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_BOOT_PORT,     LED_BOOT_PIN,     GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2180      	movs	r1, #128	@ 0x80
 8000e70:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <LED_All_Off+0x28>)
 8000e72:	f001 fbd3 	bl	800261c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_TRANSFER_PORT, LED_TRANSFER_PIN, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2140      	movs	r1, #64	@ 0x40
 8000e7a:	4805      	ldr	r0, [pc, #20]	@ (8000e90 <LED_All_Off+0x28>)
 8000e7c:	f001 fbce 	bl	800261c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_ERROR_PORT,    LED_ERROR_PIN,    GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2120      	movs	r1, #32
 8000e84:	4802      	ldr	r0, [pc, #8]	@ (8000e90 <LED_All_Off+0x28>)
 8000e86:	f001 fbc9 	bl	800261c <HAL_GPIO_WritePin>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020400 	.word	0x40020400

08000e94 <LED_Set_Status>:

void LED_Set_Status(uint8_t status_code) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
    LED_All_Off();
 8000e9e:	f7ff ffe3 	bl	8000e68 <LED_All_Off>
    switch (status_code) {
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b03      	cmp	r3, #3
 8000ea6:	d82d      	bhi.n	8000f04 <LED_Set_Status+0x70>
 8000ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb0 <LED_Set_Status+0x1c>)
 8000eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eae:	bf00      	nop
 8000eb0:	08000ec1 	.word	0x08000ec1
 8000eb4:	08000ecd 	.word	0x08000ecd
 8000eb8:	08000ed9 	.word	0x08000ed9
 8000ebc:	08000ee5 	.word	0x08000ee5
        case LED_STATUS_IDLE:
            HAL_GPIO_WritePin(LED_BOOT_PORT, LED_BOOT_PIN, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2180      	movs	r1, #128	@ 0x80
 8000ec4:	4811      	ldr	r0, [pc, #68]	@ (8000f0c <LED_Set_Status+0x78>)
 8000ec6:	f001 fba9 	bl	800261c <HAL_GPIO_WritePin>
            break;
 8000eca:	e01b      	b.n	8000f04 <LED_Set_Status+0x70>
        case LED_STATUS_TRANSFER:
            HAL_GPIO_WritePin(LED_TRANSFER_PORT, LED_TRANSFER_PIN, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	2140      	movs	r1, #64	@ 0x40
 8000ed0:	480e      	ldr	r0, [pc, #56]	@ (8000f0c <LED_Set_Status+0x78>)
 8000ed2:	f001 fba3 	bl	800261c <HAL_GPIO_WritePin>
            break;
 8000ed6:	e015      	b.n	8000f04 <LED_Set_Status+0x70>
        case LED_STATUS_DONE:
            HAL_GPIO_WritePin(LED_ERROR_PORT, LED_ERROR_PIN, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2120      	movs	r1, #32
 8000edc:	480b      	ldr	r0, [pc, #44]	@ (8000f0c <LED_Set_Status+0x78>)
 8000ede:	f001 fb9d 	bl	800261c <HAL_GPIO_WritePin>
            break;
 8000ee2:	e00f      	b.n	8000f04 <LED_Set_Status+0x70>
        case LED_STATUS_ERROR:
            // Hepsi yanıp sönsün (çağıran fonksiyon blink yapacak)
            HAL_GPIO_WritePin(LED_BOOT_PORT,     LED_BOOT_PIN,     GPIO_PIN_SET);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	2180      	movs	r1, #128	@ 0x80
 8000ee8:	4808      	ldr	r0, [pc, #32]	@ (8000f0c <LED_Set_Status+0x78>)
 8000eea:	f001 fb97 	bl	800261c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_TRANSFER_PORT, LED_TRANSFER_PIN, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2140      	movs	r1, #64	@ 0x40
 8000ef2:	4806      	ldr	r0, [pc, #24]	@ (8000f0c <LED_Set_Status+0x78>)
 8000ef4:	f001 fb92 	bl	800261c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_ERROR_PORT,    LED_ERROR_PIN,    GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2120      	movs	r1, #32
 8000efc:	4803      	ldr	r0, [pc, #12]	@ (8000f0c <LED_Set_Status+0x78>)
 8000efe:	f001 fb8d 	bl	800261c <HAL_GPIO_WritePin>
            break;
 8000f02:	bf00      	nop
    }
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40020400 	.word	0x40020400

08000f10 <LED_Blink_Error>:

void LED_Blink_Error(uint8_t count) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < count; i++) {
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	73fb      	strb	r3, [r7, #15]
 8000f1e:	e00f      	b.n	8000f40 <LED_Blink_Error+0x30>
        LED_Set_Status(LED_STATUS_ERROR);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f7ff ffb7 	bl	8000e94 <LED_Set_Status>
        HAL_Delay(150);
 8000f26:	2096      	movs	r0, #150	@ 0x96
 8000f28:	f000 fdca 	bl	8001ac0 <HAL_Delay>
        LED_All_Off();
 8000f2c:	f7ff ff9c 	bl	8000e68 <LED_All_Off>
        HAL_Delay(150);
 8000f30:	2096      	movs	r0, #150	@ 0x96
 8000f32:	f000 fdc5 	bl	8001ac0 <HAL_Delay>
        IWDG_Refresh();
 8000f36:	f7ff ff89 	bl	8000e4c <IWDG_Refresh>
    for (uint8_t i = 0; i < count; i++) {
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
 8000f40:	7bfa      	ldrb	r2, [r7, #15]
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d3eb      	bcc.n	8000f20 <LED_Blink_Error+0x10>
    }
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <Calculate_CRC32>:

// =========================================================================
// CRC-32 HESAPLAMA (Software — zlib uyumlu)
// =========================================================================
uint32_t Calculate_CRC32(const uint8_t* data, uint32_t length_bytes)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b087      	sub	sp, #28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8000f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f62:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < length_bytes; i++) {
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	e021      	b.n	8000fae <Calculate_CRC32+0x5a>
        crc ^= data[i];
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4413      	add	r3, r2
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	4053      	eors	r3, r2
 8000f78:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	e010      	b.n	8000fa2 <Calculate_CRC32+0x4e>
            if (crc & 1)
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d005      	beq.n	8000f96 <Calculate_CRC32+0x42>
                crc = (crc >> 1) ^ 0xEDB88320;
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	085a      	lsrs	r2, r3, #1
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <Calculate_CRC32+0x74>)
 8000f90:	4053      	eors	r3, r2
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	e002      	b.n	8000f9c <Calculate_CRC32+0x48>
            else
                crc >>= 1;
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	085b      	lsrs	r3, r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2b07      	cmp	r3, #7
 8000fa6:	ddeb      	ble.n	8000f80 <Calculate_CRC32+0x2c>
    for (uint32_t i = 0; i < length_bytes; i++) {
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	3301      	adds	r3, #1
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d3d9      	bcc.n	8000f6a <Calculate_CRC32+0x16>
        }
    }
    return crc ^ 0xFFFFFFFF;
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	43db      	mvns	r3, r3
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	edb88320 	.word	0xedb88320

08000fcc <Calculate_Flash_CRC32>:

// =========================================================================
// [1] FİRMWARE BÜTÜNLÜK KONTROLÜ — Flash'a yazılan tüm verinin CRC'si
// =========================================================================
uint32_t Calculate_Flash_CRC32(uint32_t start_addr, uint32_t length) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fda:	617b      	str	r3, [r7, #20]
    uint8_t *ptr = (uint8_t*)start_addr;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < length; i++) {
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	e028      	b.n	8001038 <Calculate_Flash_CRC32+0x6c>
        crc ^= ptr[i];
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	4413      	add	r3, r2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	4053      	eors	r3, r2
 8000ff4:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	e010      	b.n	800101e <Calculate_Flash_CRC32+0x52>
            if (crc & 1)
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	2b00      	cmp	r3, #0
 8001004:	d005      	beq.n	8001012 <Calculate_Flash_CRC32+0x46>
                crc = (crc >> 1) ^ 0xEDB88320;
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	085a      	lsrs	r2, r3, #1
 800100a:	4b10      	ldr	r3, [pc, #64]	@ (800104c <Calculate_Flash_CRC32+0x80>)
 800100c:	4053      	eors	r3, r2
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	e002      	b.n	8001018 <Calculate_Flash_CRC32+0x4c>
            else
                crc >>= 1;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	085b      	lsrs	r3, r3, #1
 8001016:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3301      	adds	r3, #1
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b07      	cmp	r3, #7
 8001022:	ddeb      	ble.n	8000ffc <Calculate_Flash_CRC32+0x30>
        }
        // Her 4KB'da bir watchdog besle
        if (i % 4096 == 0) IWDG_Refresh();
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800102a:	2b00      	cmp	r3, #0
 800102c:	d101      	bne.n	8001032 <Calculate_Flash_CRC32+0x66>
 800102e:	f7ff ff0d 	bl	8000e4c <IWDG_Refresh>
    for (uint32_t i = 0; i < length; i++) {
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	3301      	adds	r3, #1
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	429a      	cmp	r2, r3
 800103e:	d3d2      	bcc.n	8000fe6 <Calculate_Flash_CRC32+0x1a>
    }
    return crc ^ 0xFFFFFFFF;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	43db      	mvns	r3, r3
}
 8001044:	4618      	mov	r0, r3
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	edb88320 	.word	0xedb88320

08001050 <Flash_Write_Version>:
// =========================================================================
uint32_t Flash_Read_Version(void) {
    return *(volatile uint32_t*)VERSION_ADDRESS;
}

void Flash_Write_Version(uint32_t version) {
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8001058:	f000 feaa 	bl	8001db0 <HAL_FLASH_Unlock>
    // Versiyon adresi aynı sektör içindeyse dikkatli ol
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, VERSION_ADDRESS, version);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	461c      	mov	r4, r3
 8001062:	4615      	mov	r5, r2
 8001064:	4622      	mov	r2, r4
 8001066:	462b      	mov	r3, r5
 8001068:	4904      	ldr	r1, [pc, #16]	@ (800107c <Flash_Write_Version+0x2c>)
 800106a:	2002      	movs	r0, #2
 800106c:	f000 fe4e 	bl	8001d0c <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 8001070:	f000 fec0 	bl	8001df4 <HAL_FLASH_Lock>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bdb0      	pop	{r4, r5, r7, pc}
 800107c:	0800fc00 	.word	0x0800fc00

08001080 <load_key_from_flash>:
/**
 * Flash'tan AES key yükle.
 * Format: [MAGIC:4][KEY:32][CRC:4] = 40 byte @ 0x08004000
 * Geçersizse varsayılan key kullanılır.
 */
void load_key_from_flash(void) {
 8001080:	b5b0      	push	{r4, r5, r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
    volatile uint32_t *flash_ptr = (volatile uint32_t*)KEY_STORAGE_ADDR;
 8001086:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <load_key_from_flash+0x60>)
 8001088:	60fb      	str	r3, [r7, #12]

    if (flash_ptr[0] == KEY_MAGIC) {
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a15      	ldr	r2, [pc, #84]	@ (80010e4 <load_key_from_flash+0x64>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d115      	bne.n	80010c0 <load_key_from_flash+0x40>
        // Key verisini oku
        memcpy(AES_KEY, (uint8_t*)(KEY_STORAGE_ADDR + 4), 32);
 8001094:	4a14      	ldr	r2, [pc, #80]	@ (80010e8 <load_key_from_flash+0x68>)
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <load_key_from_flash+0x6c>)
 8001098:	4614      	mov	r4, r2
 800109a:	461d      	mov	r5, r3
 800109c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800109e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        // CRC ile bütünlük kontrolü
        uint32_t stored_crc = *(volatile uint32_t*)(KEY_STORAGE_ADDR + 36);
 80010a8:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <load_key_from_flash+0x70>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	60bb      	str	r3, [r7, #8]
        uint32_t calc_crc   = Calculate_CRC32(AES_KEY, 32);
 80010ae:	2120      	movs	r1, #32
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <load_key_from_flash+0x68>)
 80010b2:	f7ff ff4f 	bl	8000f54 <Calculate_CRC32>
 80010b6:	6078      	str	r0, [r7, #4]

        if (stored_crc == calc_crc) {
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d00a      	beq.n	80010d6 <load_key_from_flash+0x56>
            return;  // Key başarıyla yüklendi
        }
    }

    // Flash boş veya bozuk → varsayılan key kullan
    memcpy(AES_KEY, DEFAULT_AES_KEY, 32);
 80010c0:	4a09      	ldr	r2, [pc, #36]	@ (80010e8 <load_key_from_flash+0x68>)
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <load_key_from_flash+0x74>)
 80010c4:	4614      	mov	r4, r2
 80010c6:	461d      	mov	r5, r3
 80010c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80010d4:	e000      	b.n	80010d8 <load_key_from_flash+0x58>
            return;  // Key başarıyla yüklendi
 80010d6:	bf00      	nop
}
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bdb0      	pop	{r4, r5, r7, pc}
 80010de:	bf00      	nop
 80010e0:	08004000 	.word	0x08004000
 80010e4:	deadbeef 	.word	0xdeadbeef
 80010e8:	20000050 	.word	0x20000050
 80010ec:	08004004 	.word	0x08004004
 80010f0:	08004024 	.word	0x08004024
 80010f4:	08003d2c 	.word	0x08003d2c

080010f8 <save_key_to_flash>:

/**
 * Yeni AES key'i flash'a yaz (sector 1).
 * Sector silme + yazma işlemi atomik değil; güç kesilirse varsayılan key'e döner.
 */
static uint8_t save_key_to_flash(const uint8_t *new_key) {
 80010f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010fc:	b08c      	sub	sp, #48	@ 0x30
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
    uint32_t key_crc = Calculate_CRC32(new_key, 32);
 8001102:	2120      	movs	r1, #32
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff ff25 	bl	8000f54 <Calculate_CRC32>
 800110a:	62b8      	str	r0, [r7, #40]	@ 0x28

    HAL_FLASH_Unlock();
 800110c:	f000 fe50 	bl	8001db0 <HAL_FLASH_Unlock>

    // Sector 1'i sil
    FLASH_EraseInitTypeDef erase;
    erase.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]
    erase.Sector       = KEY_STORAGE_SECTOR;
 8001114:	2301      	movs	r3, #1
 8001116:	61bb      	str	r3, [r7, #24]
    erase.NbSectors    = 1;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800111c:	2302      	movs	r3, #2
 800111e:	623b      	str	r3, [r7, #32]
    uint32_t error;

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	f107 0310 	add.w	r3, r7, #16
 8001128:	4611      	mov	r1, r2
 800112a:	4618      	mov	r0, r3
 800112c:	f000 ffa2 	bl	8002074 <HAL_FLASHEx_Erase>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <save_key_to_flash+0x46>
        HAL_FLASH_Lock();
 8001136:	f000 fe5d 	bl	8001df4 <HAL_FLASH_Lock>
        return 0;
 800113a:	2300      	movs	r3, #0
 800113c:	e046      	b.n	80011cc <save_key_to_flash+0xd4>
    }

    // Magic yaz
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, KEY_STORAGE_ADDR, KEY_MAGIC) != HAL_OK) {
 800113e:	a329      	add	r3, pc, #164	@ (adr r3, 80011e4 <save_key_to_flash+0xec>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	4924      	ldr	r1, [pc, #144]	@ (80011d8 <save_key_to_flash+0xe0>)
 8001146:	2002      	movs	r0, #2
 8001148:	f000 fde0 	bl	8001d0c <HAL_FLASH_Program>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d003      	beq.n	800115a <save_key_to_flash+0x62>
        HAL_FLASH_Lock();
 8001152:	f000 fe4f 	bl	8001df4 <HAL_FLASH_Lock>
        return 0;
 8001156:	2300      	movs	r3, #0
 8001158:	e038      	b.n	80011cc <save_key_to_flash+0xd4>
    }

    // Key yaz (32 byte = 8 word)
    for (int i = 0; i < 8; i++) {
 800115a:	2300      	movs	r3, #0
 800115c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800115e:	e01e      	b.n	800119e <save_key_to_flash+0xa6>
        uint32_t word = *(uint32_t*)(&new_key[i * 4]);
 8001160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	461a      	mov	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
                              KEY_STORAGE_ADDR + 4 + (i * 4), word) != HAL_OK) {
 800116e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001170:	4b1a      	ldr	r3, [pc, #104]	@ (80011dc <save_key_to_flash+0xe4>)
 8001172:	4413      	add	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001176:	4619      	mov	r1, r3
 8001178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117a:	2200      	movs	r2, #0
 800117c:	4698      	mov	r8, r3
 800117e:	4691      	mov	r9, r2
 8001180:	4642      	mov	r2, r8
 8001182:	464b      	mov	r3, r9
 8001184:	2002      	movs	r0, #2
 8001186:	f000 fdc1 	bl	8001d0c <HAL_FLASH_Program>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <save_key_to_flash+0xa0>
            HAL_FLASH_Lock();
 8001190:	f000 fe30 	bl	8001df4 <HAL_FLASH_Lock>
            return 0;
 8001194:	2300      	movs	r3, #0
 8001196:	e019      	b.n	80011cc <save_key_to_flash+0xd4>
    for (int i = 0; i < 8; i++) {
 8001198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800119a:	3301      	adds	r3, #1
 800119c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800119e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	dddd      	ble.n	8001160 <save_key_to_flash+0x68>
        }
    }

    // CRC yaz
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, KEY_STORAGE_ADDR + 36, key_crc) != HAL_OK) {
 80011a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a6:	2200      	movs	r2, #0
 80011a8:	461c      	mov	r4, r3
 80011aa:	4615      	mov	r5, r2
 80011ac:	4622      	mov	r2, r4
 80011ae:	462b      	mov	r3, r5
 80011b0:	490b      	ldr	r1, [pc, #44]	@ (80011e0 <save_key_to_flash+0xe8>)
 80011b2:	2002      	movs	r0, #2
 80011b4:	f000 fdaa 	bl	8001d0c <HAL_FLASH_Program>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <save_key_to_flash+0xce>
        HAL_FLASH_Lock();
 80011be:	f000 fe19 	bl	8001df4 <HAL_FLASH_Lock>
        return 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e002      	b.n	80011cc <save_key_to_flash+0xd4>
    }

    HAL_FLASH_Lock();
 80011c6:	f000 fe15 	bl	8001df4 <HAL_FLASH_Lock>
    return 1;
 80011ca:	2301      	movs	r3, #1
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3730      	adds	r7, #48	@ 0x30
 80011d0:	46bd      	mov	sp, r7
 80011d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011d6:	bf00      	nop
 80011d8:	08004000 	.word	0x08004000
 80011dc:	02001001 	.word	0x02001001
 80011e0:	08004024 	.word	0x08004024
 80011e4:	deadbeef 	.word	0xdeadbeef
 80011e8:	00000000 	.word	0x00000000

080011ec <Bootloader_Handle_Key_Update>:
 * - Yeni key, mevcut key ile şifreli gönderilir → dinleyici okuyamaz
 * - Magic doğrulaması → yanlış key ile gönderim reddedilir
 * - CRC → iletim bütünlüğü
 * - Flash RDP Level 1 önerilir → debug probe ile okunamaz
 */
void Bootloader_Handle_Key_Update(void) {
 80011ec:	b5b0      	push	{r4, r5, r7, lr}
 80011ee:	b0e2      	sub	sp, #392	@ 0x188
 80011f0:	af00      	add	r7, sp, #0
    uint8_t rx_buf[68];  // IV(16) + encrypted(48) + CRC(4)
    uint8_t ack  = ACK;
 80011f2:	2306      	movs	r3, #6
 80011f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    uint8_t nack = NACK;
 80011f8:	2315      	movs	r3, #21
 80011fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    // Hazır sinyali gönder
    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 80011fe:	f207 1127 	addw	r1, r7, #295	@ 0x127
 8001202:	2364      	movs	r3, #100	@ 0x64
 8001204:	2201      	movs	r2, #1
 8001206:	486a      	ldr	r0, [pc, #424]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 8001208:	f001 fff2 	bl	80031f0 <HAL_UART_Transmit>

    // Paketi al (68 byte, 10sn timeout)
    if (HAL_UART_Receive(&huart2, rx_buf, 68, 10000) != HAL_OK) {
 800120c:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8001210:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001214:	2244      	movs	r2, #68	@ 0x44
 8001216:	4866      	ldr	r0, [pc, #408]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 8001218:	f002 f875 	bl	8003306 <HAL_UART_Receive>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d007      	beq.n	8001232 <Bootloader_Handle_Key_Update+0x46>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 8001222:	f507 7193 	add.w	r1, r7, #294	@ 0x126
 8001226:	2364      	movs	r3, #100	@ 0x64
 8001228:	2201      	movs	r2, #1
 800122a:	4861      	ldr	r0, [pc, #388]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 800122c:	f001 ffe0 	bl	80031f0 <HAL_UART_Transmit>
        return;
 8001230:	e0ba      	b.n	80013a8 <Bootloader_Handle_Key_Update+0x1bc>
    }

    uint8_t  *iv_ptr        = &rx_buf[0];        // 16 byte IV
 8001232:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001236:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
    uint8_t  *encrypted_ptr = &rx_buf[16];       // 48 byte encrypted
 800123a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800123e:	3310      	adds	r3, #16
 8001240:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
    uint32_t received_crc   = *(uint32_t*)(&rx_buf[64]);
 8001244:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001248:	3340      	adds	r3, #64	@ 0x40
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174

    // 1. CRC doğrula (şifreli veri üzerinden)
    uint32_t computed_crc = Calculate_CRC32(encrypted_ptr, 48);
 8001250:	2130      	movs	r1, #48	@ 0x30
 8001252:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001256:	f7ff fe7d 	bl	8000f54 <Calculate_CRC32>
 800125a:	f8c7 0170 	str.w	r0, [r7, #368]	@ 0x170
    if (computed_crc != received_crc) {
 800125e:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8001262:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001266:	429a      	cmp	r2, r3
 8001268:	d007      	beq.n	800127a <Bootloader_Handle_Key_Update+0x8e>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 800126a:	f507 7193 	add.w	r1, r7, #294	@ 0x126
 800126e:	2364      	movs	r3, #100	@ 0x64
 8001270:	2201      	movs	r2, #1
 8001272:	484f      	ldr	r0, [pc, #316]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 8001274:	f001 ffbc 	bl	80031f0 <HAL_UART_Transmit>
        return;
 8001278:	e096      	b.n	80013a8 <Bootloader_Handle_Key_Update+0x1bc>
    }

    // 2. Mevcut key ile şifre çöz
    struct AES_ctx ctx;
    AES_init_ctx_iv(&ctx, AES_KEY, iv_ptr);
 800127a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800127e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001282:	494c      	ldr	r1, [pc, #304]	@ (80013b4 <Bootloader_Handle_Key_Update+0x1c8>)
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fc25 	bl	8000ad4 <AES_init_ctx_iv>
    AES_CBC_decrypt_buffer(&ctx, encrypted_ptr, 48);
 800128a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800128e:	2230      	movs	r2, #48	@ 0x30
 8001290:	f8d7 1178 	ldr.w	r1, [r7, #376]	@ 0x178
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fc33 	bl	8000b00 <AES_CBC_decrypt_buffer>

    // 3. Decrypted yapı: [new_key:32][magic:4][padding:12]
    uint32_t magic = *(uint32_t*)(&encrypted_ptr[32]);
 800129a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
    if (magic != KEY_UPDATE_MAGIC) {
 80012a4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80012a8:	f1b3 3fa5 	cmp.w	r3, #2779096485	@ 0xa5a5a5a5
 80012ac:	d007      	beq.n	80012be <Bootloader_Handle_Key_Update+0xd2>
        // Yanlış mevcut key ile şifrelenmiş veya bozuk paket
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 80012ae:	f507 7193 	add.w	r1, r7, #294	@ 0x126
 80012b2:	2364      	movs	r3, #100	@ 0x64
 80012b4:	2201      	movs	r2, #1
 80012b6:	483e      	ldr	r0, [pc, #248]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 80012b8:	f001 ff9a 	bl	80031f0 <HAL_UART_Transmit>
        return;
 80012bc:	e074      	b.n	80013a8 <Bootloader_Handle_Key_Update+0x1bc>
    }

    // 4. Yeni key'i çıkar
    uint8_t new_key[32];
    memcpy(new_key, encrypted_ptr, 32);
 80012be:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80012c2:	f5a3 72c2 	sub.w	r2, r3, #388	@ 0x184
 80012c6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80012ca:	4614      	mov	r4, r2
 80012cc:	461d      	mov	r5, r3
 80012ce:	6828      	ldr	r0, [r5, #0]
 80012d0:	6869      	ldr	r1, [r5, #4]
 80012d2:	68aa      	ldr	r2, [r5, #8]
 80012d4:	68eb      	ldr	r3, [r5, #12]
 80012d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012d8:	6928      	ldr	r0, [r5, #16]
 80012da:	6969      	ldr	r1, [r5, #20]
 80012dc:	69aa      	ldr	r2, [r5, #24]
 80012de:	69eb      	ldr	r3, [r5, #28]
 80012e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    // 5. Yeni key'in geçerliliğini kontrol et
    //    Tamamı 0x00 veya 0xFF olan key kabul edilmez
    uint8_t all_zero = 1, all_ff = 1;
 80012e2:	2301      	movs	r3, #1
 80012e4:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
 80012e8:	2301      	movs	r3, #1
 80012ea:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
    for (int i = 0; i < 32; i++) {
 80012ee:	2300      	movs	r3, #0
 80012f0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80012f4:	e01e      	b.n	8001334 <Bootloader_Handle_Key_Update+0x148>
        if (new_key[i] != 0x00) all_zero = 0;
 80012f6:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80012fa:	f5a3 72c2 	sub.w	r2, r3, #388	@ 0x184
 80012fe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001302:	4413      	add	r3, r2
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d002      	beq.n	8001310 <Bootloader_Handle_Key_Update+0x124>
 800130a:	2300      	movs	r3, #0
 800130c:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
        if (new_key[i] != 0xFF) all_ff = 0;
 8001310:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8001314:	f5a3 72c2 	sub.w	r2, r3, #388	@ 0x184
 8001318:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2bff      	cmp	r3, #255	@ 0xff
 8001322:	d002      	beq.n	800132a <Bootloader_Handle_Key_Update+0x13e>
 8001324:	2300      	movs	r3, #0
 8001326:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
    for (int i = 0; i < 32; i++) {
 800132a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800132e:	3301      	adds	r3, #1
 8001330:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001334:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001338:	2b1f      	cmp	r3, #31
 800133a:	dddc      	ble.n	80012f6 <Bootloader_Handle_Key_Update+0x10a>
    }
    if (all_zero || all_ff) {
 800133c:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001340:	2b00      	cmp	r3, #0
 8001342:	d103      	bne.n	800134c <Bootloader_Handle_Key_Update+0x160>
 8001344:	f897 3186 	ldrb.w	r3, [r7, #390]	@ 0x186
 8001348:	2b00      	cmp	r3, #0
 800134a:	d007      	beq.n	800135c <Bootloader_Handle_Key_Update+0x170>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 800134c:	f507 7193 	add.w	r1, r7, #294	@ 0x126
 8001350:	2364      	movs	r3, #100	@ 0x64
 8001352:	2201      	movs	r2, #1
 8001354:	4816      	ldr	r0, [pc, #88]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 8001356:	f001 ff4b 	bl	80031f0 <HAL_UART_Transmit>
        return;
 800135a:	e025      	b.n	80013a8 <Bootloader_Handle_Key_Update+0x1bc>
    }

    // 6. Flash'a kaydet
    if (!save_key_to_flash(new_key)) {
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff feca 	bl	80010f8 <save_key_to_flash>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10a      	bne.n	8001380 <Bootloader_Handle_Key_Update+0x194>
        LED_Blink_Error(5);
 800136a:	2005      	movs	r0, #5
 800136c:	f7ff fdd0 	bl	8000f10 <LED_Blink_Error>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 8001370:	f507 7193 	add.w	r1, r7, #294	@ 0x126
 8001374:	2364      	movs	r3, #100	@ 0x64
 8001376:	2201      	movs	r2, #1
 8001378:	480d      	ldr	r0, [pc, #52]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 800137a:	f001 ff39 	bl	80031f0 <HAL_UART_Transmit>
        return;
 800137e:	e013      	b.n	80013a8 <Bootloader_Handle_Key_Update+0x1bc>
    }

    // 7. RAM'deki aktif key'i güncelle
    memcpy(AES_KEY, new_key, 32);
 8001380:	4a0c      	ldr	r2, [pc, #48]	@ (80013b4 <Bootloader_Handle_Key_Update+0x1c8>)
 8001382:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8001386:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800138a:	4614      	mov	r4, r2
 800138c:	461d      	mov	r5, r3
 800138e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001392:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001396:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 8. Başarı
    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 800139a:	f207 1127 	addw	r1, r7, #295	@ 0x127
 800139e:	2364      	movs	r3, #100	@ 0x64
 80013a0:	2201      	movs	r2, #1
 80013a2:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <Bootloader_Handle_Key_Update+0x1c4>)
 80013a4:	f001 ff24 	bl	80031f0 <HAL_UART_Transmit>
}
 80013a8:	f507 77c4 	add.w	r7, r7, #392	@ 0x188
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bdb0      	pop	{r4, r5, r7, pc}
 80013b0:	20000070 	.word	0x20000070
 80013b4:	20000050 	.word	0x20000050

080013b8 <Bootloader_Menu>:

// =========================================================================
// BOOTLOADER MENÜ — Komut bekleme
// =========================================================================
void Bootloader_Menu(void) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
    uint8_t rx_byte;

    while(1) {
        if (HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 80013be:	1df9      	adds	r1, r7, #7
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	2201      	movs	r2, #1
 80013c6:	480c      	ldr	r0, [pc, #48]	@ (80013f8 <Bootloader_Menu+0x40>)
 80013c8:	f001 ff9d 	bl	8003306 <HAL_UART_Receive>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f5      	bne.n	80013be <Bootloader_Menu+0x6>
            if (rx_byte == 'W' || rx_byte == 'w') {
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b57      	cmp	r3, #87	@ 0x57
 80013d6:	d002      	beq.n	80013de <Bootloader_Menu+0x26>
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b77      	cmp	r3, #119	@ 0x77
 80013dc:	d102      	bne.n	80013e4 <Bootloader_Menu+0x2c>
                Bootloader_Handle_Secure_Write();
 80013de:	f000 f80d 	bl	80013fc <Bootloader_Handle_Secure_Write>
 80013e2:	e007      	b.n	80013f4 <Bootloader_Menu+0x3c>
            }
            else if (rx_byte == 'K' || rx_byte == 'k') {
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b4b      	cmp	r3, #75	@ 0x4b
 80013e8:	d002      	beq.n	80013f0 <Bootloader_Menu+0x38>
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b6b      	cmp	r3, #107	@ 0x6b
 80013ee:	d1e6      	bne.n	80013be <Bootloader_Menu+0x6>
                Bootloader_Handle_Key_Update();
 80013f0:	f7ff fefc 	bl	80011ec <Bootloader_Handle_Key_Update>
        if (HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 80013f4:	e7e3      	b.n	80013be <Bootloader_Menu+0x6>
 80013f6:	bf00      	nop
 80013f8:	20000070 	.word	0x20000070

080013fc <Bootloader_Handle_Secure_Write>:
}

// =========================================================================
// ANA GÜNCELLEME FONKSİYONU — Tüm 6 özellik entegre
// =========================================================================
void Bootloader_Handle_Secure_Write(void) {
 80013fc:	b5b0      	push	{r4, r5, r7, lr}
 80013fe:	b0fa      	sub	sp, #488	@ 0x1e8
 8001400:	af00      	add	r7, sp, #0
    uint8_t rx_buffer[148];        // 16 IV + 128 Encrypted + 4 CRC
    uint8_t meta_buffer[12];       // [4] Metadata: size(4) + version(4) + fw_crc(4)
    uint32_t current_addr = APP_ADDRESS;
 8001402:	4bb2      	ldr	r3, [pc, #712]	@ (80016cc <Bootloader_Handle_Secure_Write+0x2d0>)
 8001404:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
    struct AES_ctx ctx;
    uint8_t ack = ACK;
 8001408:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800140c:	f2a3 13d9 	subw	r3, r3, #473	@ 0x1d9
 8001410:	2206      	movs	r2, #6
 8001412:	701a      	strb	r2, [r3, #0]
    uint8_t nack = NACK;
 8001414:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001418:	f5a3 73ed 	sub.w	r3, r3, #474	@ 0x1da
 800141c:	2215      	movs	r2, #21
 800141e:	701a      	strb	r2, [r3, #0]
    Firmware_Metadata_t metadata;
    uint32_t packets_received = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
    uint32_t total_packets = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4

    // ─── 1. Hemen ACK gönder ("W aldım, hazırım") ───

    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 800142c:	f107 010f 	add.w	r1, r7, #15
 8001430:	2364      	movs	r3, #100	@ 0x64
 8001432:	2201      	movs	r2, #1
 8001434:	48a6      	ldr	r0, [pc, #664]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 8001436:	f001 fedb 	bl	80031f0 <HAL_UART_Transmit>
    LED_Set_Status(LED_STATUS_TRANSFER);
 800143a:	2001      	movs	r0, #1
 800143c:	f7ff fd2a 	bl	8000e94 <LED_Set_Status>
    // ─── 2. Metadata paketi al: [fw_size:4][fw_version:4][fw_crc32:4] = 12 byte ───
    HAL_StatusTypeDef meta_status = HAL_UART_Receive(&huart2, meta_buffer, 12, 10000);
 8001440:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001444:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001448:	220c      	movs	r2, #12
 800144a:	48a1      	ldr	r0, [pc, #644]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 800144c:	f001 ff5b 	bl	8003306 <HAL_UART_Receive>
 8001450:	4603      	mov	r3, r0
 8001452:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
    if (meta_status != HAL_OK) {
 8001456:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00a      	beq.n	8001474 <Bootloader_Handle_Secure_Write+0x78>
        LED_Blink_Error(5);
 800145e:	2005      	movs	r0, #5
 8001460:	f7ff fd56 	bl	8000f10 <LED_Blink_Error>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 8001464:	f107 010e 	add.w	r1, r7, #14
 8001468:	2364      	movs	r3, #100	@ 0x64
 800146a:	2201      	movs	r2, #1
 800146c:	4898      	ldr	r0, [pc, #608]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 800146e:	f001 febf 	bl	80031f0 <HAL_UART_Transmit>
        return;
 8001472:	e126      	b.n	80016c2 <Bootloader_Handle_Secure_Write+0x2c6>
    }

    // Metadata parse et
    metadata.firmware_size    = *(uint32_t*)(&meta_buffer[0]);
 8001474:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800147e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001482:	601a      	str	r2, [r3, #0]
    metadata.firmware_version = *(uint32_t*)(&meta_buffer[4]);
 8001484:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001488:	3304      	adds	r3, #4
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001490:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001494:	605a      	str	r2, [r3, #4]
    metadata.firmware_crc32   = *(uint32_t*)(&meta_buffer[8]);
 8001496:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800149a:	3308      	adds	r3, #8
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80014a2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80014a6:	609a      	str	r2, [r3, #8]
    total_packets = (metadata.firmware_size + PACKET_SIZE - 1) / PACKET_SIZE;
 80014a8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80014ac:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	337f      	adds	r3, #127	@ 0x7f
 80014b4:	09db      	lsrs	r3, r3, #7
 80014b6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4

    // Metadata ACK gönder ("metadata aldım, flash siliyorum")
    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 80014ba:	f107 010f 	add.w	r1, r7, #15
 80014be:	2364      	movs	r3, #100	@ 0x64
 80014c0:	2201      	movs	r2, #1
 80014c2:	4883      	ldr	r0, [pc, #524]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 80014c4:	f001 fe94 	bl	80031f0 <HAL_UART_Transmit>

    // ─── 3. ŞİMDİ flash sil (UART iletişimi bitti, Python ACK bekliyor) ───
    Flash_Erase_Application();
 80014c8:	f000 f92c 	bl	8001724 <Flash_Erase_Application>

    // Flash silindi ACK ("paketleri gönderebilirsin")
    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 80014cc:	f107 010f 	add.w	r1, r7, #15
 80014d0:	2364      	movs	r3, #100	@ 0x64
 80014d2:	2201      	movs	r2, #1
 80014d4:	487e      	ldr	r0, [pc, #504]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 80014d6:	f001 fe8b 	bl	80031f0 <HAL_UART_Transmit>

    // ─── 4. Paket alma döngüsü ───
    while(1) {

        // [3] Transfer LED'ini toggle et (aktif gösterge)
        HAL_GPIO_TogglePin(LED_TRANSFER_PORT, LED_TRANSFER_PIN);
 80014da:	2140      	movs	r1, #64	@ 0x40
 80014dc:	487d      	ldr	r0, [pc, #500]	@ (80016d4 <Bootloader_Handle_Secure_Write+0x2d8>)
 80014de:	f001 f8b6 	bl	800264e <HAL_GPIO_TogglePin>

        // Paketi bekle: [IV:16] + [Encrypted:128] + [CRC:4] = 148 byte
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, rx_buffer, 148, 10000);
 80014e2:	f507 718e 	add.w	r1, r7, #284	@ 0x11c
 80014e6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80014ea:	2294      	movs	r2, #148	@ 0x94
 80014ec:	4878      	ldr	r0, [pc, #480]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 80014ee:	f001 ff0a 	bl	8003306 <HAL_UART_Receive>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2

        if (status == HAL_OK) {
 80014f8:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f040 80a9 	bne.w	8001654 <Bootloader_Handle_Secure_Write+0x258>
            uint8_t  *iv_ptr        = &rx_buffer[0];
 8001502:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001506:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
            uint8_t  *encrypted_ptr = &rx_buffer[16];
 800150a:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800150e:	3310      	adds	r3, #16
 8001510:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
            uint32_t received_crc   = *(uint32_t*)(&rx_buffer[144]);
 8001514:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001518:	3390      	adds	r3, #144	@ 0x90
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

            // CRC-32 doğrulaması (şifreli veri üzerinden)
            uint32_t computed_crc = Calculate_CRC32(encrypted_ptr, 128);
 8001520:	2180      	movs	r1, #128	@ 0x80
 8001522:	f8d7 01c4 	ldr.w	r0, [r7, #452]	@ 0x1c4
 8001526:	f7ff fd15 	bl	8000f54 <Calculate_CRC32>
 800152a:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

            if (computed_crc != received_crc) {
 800152e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001532:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001536:	429a      	cmp	r2, r3
 8001538:	d007      	beq.n	800154a <Bootloader_Handle_Secure_Write+0x14e>
                HAL_UART_Transmit(&huart2, &nack, 1, 100);
 800153a:	f107 010e 	add.w	r1, r7, #14
 800153e:	2364      	movs	r3, #100	@ 0x64
 8001540:	2201      	movs	r2, #1
 8001542:	4863      	ldr	r0, [pc, #396]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 8001544:	f001 fe54 	bl	80031f0 <HAL_UART_Transmit>
                continue;
 8001548:	e088      	b.n	800165c <Bootloader_Handle_Secure_Write+0x260>
            }

            // AES-256 CBC şifre çözme
            AES_init_ctx_iv(&ctx, AES_KEY, iv_ptr);
 800154a:	f107 0310 	add.w	r3, r7, #16
 800154e:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8001552:	4961      	ldr	r1, [pc, #388]	@ (80016d8 <Bootloader_Handle_Secure_Write+0x2dc>)
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fabd 	bl	8000ad4 <AES_init_ctx_iv>
            AES_CBC_decrypt_buffer(&ctx, encrypted_ptr, 128);
 800155a:	f107 0310 	add.w	r3, r7, #16
 800155e:	2280      	movs	r2, #128	@ 0x80
 8001560:	f8d7 11c4 	ldr.w	r1, [r7, #452]	@ 0x1c4
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff facb 	bl	8000b00 <AES_CBC_decrypt_buffer>

            if (current_addr == APP_ADDRESS) {
 800156a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800156e:	4a57      	ldr	r2, [pc, #348]	@ (80016cc <Bootloader_Handle_Secure_Write+0x2d0>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d113      	bne.n	800159c <Bootloader_Handle_Secure_Write+0x1a0>
                uint32_t msp_val = *(uint32_t*)encrypted_ptr;
 8001574:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
                if ((msp_val & 0xFFF00000) != 0x20000000) {
 800157e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001582:	0d1b      	lsrs	r3, r3, #20
 8001584:	051b      	lsls	r3, r3, #20
 8001586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800158a:	d007      	beq.n	800159c <Bootloader_Handle_Secure_Write+0x1a0>
                    HAL_UART_Transmit(&huart2, &nack, 1, 100);
 800158c:	f107 010e 	add.w	r1, r7, #14
 8001590:	2364      	movs	r3, #100	@ 0x64
 8001592:	2201      	movs	r2, #1
 8001594:	484e      	ldr	r0, [pc, #312]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 8001596:	f001 fe2b 	bl	80031f0 <HAL_UART_Transmit>
                    return;
 800159a:	e092      	b.n	80016c2 <Bootloader_Handle_Secure_Write+0x2c6>
                }
            }

            // ─── [2] Flash'a yaz + Read-back doğrulaması ───
            HAL_FLASH_Unlock();
 800159c:	f000 fc08 	bl	8001db0 <HAL_FLASH_Unlock>
            uint8_t flash_error = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
            for (int i = 0; i < 128; i += 4) {
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 80015ac:	e033      	b.n	8001616 <Bootloader_Handle_Secure_Write+0x21a>
                uint32_t data = *(uint32_t*)(&encrypted_ptr[i]);
 80015ae:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80015b2:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 80015b6:	4413      	add	r3, r2
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4

                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, current_addr, data) != HAL_OK) {
 80015be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80015c2:	2200      	movs	r2, #0
 80015c4:	461c      	mov	r4, r3
 80015c6:	4615      	mov	r5, r2
 80015c8:	4622      	mov	r2, r4
 80015ca:	462b      	mov	r3, r5
 80015cc:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 80015d0:	2002      	movs	r0, #2
 80015d2:	f000 fb9b 	bl	8001d0c <HAL_FLASH_Program>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d003      	beq.n	80015e4 <Bootloader_Handle_Secure_Write+0x1e8>
                    flash_error = 1;
 80015dc:	2301      	movs	r3, #1
 80015de:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
                    break;
 80015e2:	e01c      	b.n	800161e <Bootloader_Handle_Secure_Write+0x222>
                }

                // [2] READ-BACK DOĞRULAMASI
                uint32_t readback = *(volatile uint32_t*)current_addr;
 80015e4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
                if (readback != data) {
 80015ee:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 80015f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d003      	beq.n	8001602 <Bootloader_Handle_Secure_Write+0x206>
                    flash_error = 2;
 80015fa:	2302      	movs	r3, #2
 80015fc:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
                    break;
 8001600:	e00d      	b.n	800161e <Bootloader_Handle_Secure_Write+0x222>
                }

                current_addr += 4;
 8001602:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001606:	3304      	adds	r3, #4
 8001608:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
            for (int i = 0; i < 128; i += 4) {
 800160c:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001610:	3304      	adds	r3, #4
 8001612:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001616:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800161a:	2b7f      	cmp	r3, #127	@ 0x7f
 800161c:	ddc7      	ble.n	80015ae <Bootloader_Handle_Secure_Write+0x1b2>
            }
            HAL_FLASH_Lock();
 800161e:	f000 fbe9 	bl	8001df4 <HAL_FLASH_Lock>

            if (flash_error) {
 8001622:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8001626:	2b00      	cmp	r3, #0
 8001628:	d007      	beq.n	800163a <Bootloader_Handle_Secure_Write+0x23e>
                HAL_UART_Transmit(&huart2, &nack, 1, 100);
 800162a:	f107 010e 	add.w	r1, r7, #14
 800162e:	2364      	movs	r3, #100	@ 0x64
 8001630:	2201      	movs	r2, #1
 8001632:	4827      	ldr	r0, [pc, #156]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 8001634:	f001 fddc 	bl	80031f0 <HAL_UART_Transmit>
                return;
 8001638:	e043      	b.n	80016c2 <Bootloader_Handle_Secure_Write+0x2c6>
            }

            packets_received++;
 800163a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800163e:	3301      	adds	r3, #1
 8001640:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0

            // ACK gönder (sadece 1 byte)
            HAL_UART_Transmit(&huart2, &ack, 1, 100);
 8001644:	f107 010f 	add.w	r1, r7, #15
 8001648:	2364      	movs	r3, #100	@ 0x64
 800164a:	2201      	movs	r2, #1
 800164c:	4820      	ldr	r0, [pc, #128]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 800164e:	f001 fdcf 	bl	80031f0 <HAL_UART_Transmit>
 8001652:	e742      	b.n	80014da <Bootloader_Handle_Secure_Write+0xde>
        }
        else if (status == HAL_TIMEOUT) {
 8001654:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 8001658:	2b03      	cmp	r3, #3
 800165a:	d000      	beq.n	800165e <Bootloader_Handle_Secure_Write+0x262>
    while(1) {
 800165c:	e73d      	b.n	80014da <Bootloader_Handle_Secure_Write+0xde>
            // Tüm paketler alındıysa veya timeout olduysa bitir
            break;
 800165e:	bf00      	nop
        }
    }

    // ─── FİNAL: CRC doğrulaması ───
    uint32_t flash_crc = Calculate_Flash_CRC32(APP_ADDRESS, metadata.firmware_size);
 8001660:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001664:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4619      	mov	r1, r3
 800166c:	4817      	ldr	r0, [pc, #92]	@ (80016cc <Bootloader_Handle_Secure_Write+0x2d0>)
 800166e:	f7ff fcad 	bl	8000fcc <Calculate_Flash_CRC32>
 8001672:	f8c7 01cc 	str.w	r0, [r7, #460]	@ 0x1cc

    if (flash_crc != metadata.firmware_crc32) {
 8001676:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800167a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001684:	429a      	cmp	r2, r3
 8001686:	d007      	beq.n	8001698 <Bootloader_Handle_Secure_Write+0x29c>
        HAL_UART_Transmit(&huart2, &nack, 1, 100);
 8001688:	f107 010e 	add.w	r1, r7, #14
 800168c:	2364      	movs	r3, #100	@ 0x64
 800168e:	2201      	movs	r2, #1
 8001690:	480f      	ldr	r0, [pc, #60]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 8001692:	f001 fdad 	bl	80031f0 <HAL_UART_Transmit>
        return;
 8001696:	e014      	b.n	80016c2 <Bootloader_Handle_Secure_Write+0x2c6>
    }

    // Versiyon kaydet
    Flash_Write_Version(metadata.firmware_version);
 8001698:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800169c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fcd4 	bl	8001050 <Flash_Write_Version>

    // Final ACK (başarılı)
    HAL_UART_Transmit(&huart2, &ack, 1, 100);
 80016a8:	f107 010f 	add.w	r1, r7, #15
 80016ac:	2364      	movs	r3, #100	@ 0x64
 80016ae:	2201      	movs	r2, #1
 80016b0:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <Bootloader_Handle_Secure_Write+0x2d4>)
 80016b2:	f001 fd9d 	bl	80031f0 <HAL_UART_Transmit>

    HAL_Delay(1000);
 80016b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016ba:	f000 fa01 	bl	8001ac0 <HAL_Delay>
    jump_to_application();
 80016be:	f000 f80d 	bl	80016dc <jump_to_application>
}
 80016c2:	f507 77f4 	add.w	r7, r7, #488	@ 0x1e8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bdb0      	pop	{r4, r5, r7, pc}
 80016ca:	bf00      	nop
 80016cc:	08008000 	.word	0x08008000
 80016d0:	20000070 	.word	0x20000070
 80016d4:	40020400 	.word	0x40020400
 80016d8:	20000050 	.word	0x20000050

080016dc <jump_to_application>:

void jump_to_application(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
    uint32_t jump_addr = *(uint32_t*)(APP_ADDRESS + 4);
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <jump_to_application+0x3c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60fb      	str	r3, [r7, #12]
    void (*app_reset_handler)(void) = (void (*)(void))jump_addr;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ec:	b672      	cpsid	i
}
 80016ee:	bf00      	nop

    __disable_irq(); // Kesmeleri kapat
    HAL_RCC_DeInit();
 80016f0:	f001 fc60 	bl	8002fb4 <HAL_RCC_DeInit>
    HAL_DeInit();
 80016f4:	f000 f95e 	bl	80019b4 <HAL_DeInit>
    SysTick->CTRL = 0;
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <jump_to_application+0x40>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]

    __set_MSP(*(uint32_t*)APP_ADDRESS); // MSP ayarla
 80016fe:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <jump_to_application+0x44>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f383 8808 	msr	MSP, r3
}
 800170a:	bf00      	nop
    app_reset_handler(); // Uygulama başlasın!
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4798      	blx	r3
}
 8001710:	bf00      	nop
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	08008004 	.word	0x08008004
 800171c:	e000e010 	.word	0xe000e010
 8001720:	08008000 	.word	0x08008000

08001724 <Flash_Erase_Application>:

void Flash_Erase_Application(void) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800172a:	f000 fb41 	bl	8001db0 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001732:	2302      	movs	r3, #2
 8001734:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Sector = FLASH_SECTOR_2;
 8001736:	2302      	movs	r3, #2
 8001738:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbSectors = 6;
 800173a:	2306      	movs	r3, #6
 800173c:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 800173e:	463a      	mov	r2, r7
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fc95 	bl	8002074 <HAL_FLASHEx_Erase>
        // Erase hatası — fonksiyon çağıranı kontrol edecek
    }
    HAL_FLASH_Lock();
 800174a:	f000 fb53 	bl	8001df4 <HAL_FLASH_Lock>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800175a:	b672      	cpsid	i
}
 800175c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800175e:	bf00      	nop
 8001760:	e7fd      	b.n	800175e <Error_Handler+0x8>
	...

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a0f      	ldr	r2, [pc, #60]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b0d      	ldr	r3, [pc, #52]	@ (80017b0 <HAL_MspInit+0x4c>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <HAL_MspInit+0x4c>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a08      	ldr	r2, [pc, #32]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017a2:	2007      	movs	r0, #7
 80017a4:	f000 fa62 	bl	8001c6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40023800 	.word	0x40023800

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <NMI_Handler+0x4>

080017bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <HardFault_Handler+0x4>

080017c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <MemManage_Handler+0x4>

080017cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <BusFault_Handler+0x4>

080017d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <UsageFault_Handler+0x4>

080017dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180a:	f000 f939 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <SystemInit+0x20>)
 800181a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800181e:	4a05      	ldr	r2, [pc, #20]	@ (8001834 <SystemInit+0x20>)
 8001820:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001824:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800183e:	4a12      	ldr	r2, [pc, #72]	@ (8001888 <MX_USART2_UART_Init+0x50>)
 8001840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001870:	f001 fc6e 	bl	8003150 <HAL_UART_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800187a:	f7ff ff6c 	bl	8001756 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000070 	.word	0x20000070
 8001888:	40004400 	.word	0x40004400

0800188c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	@ 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a19      	ldr	r2, [pc, #100]	@ (8001910 <HAL_UART_MspInit+0x84>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d12b      	bne.n	8001906 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	4b18      	ldr	r3, [pc, #96]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	4a17      	ldr	r2, [pc, #92]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a10      	ldr	r2, [pc, #64]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <HAL_UART_MspInit+0x88>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018e6:	230c      	movs	r3, #12
 80018e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f2:	2303      	movs	r3, #3
 80018f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018f6:	2307      	movs	r3, #7
 80018f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	@ (8001918 <HAL_UART_MspInit+0x8c>)
 8001902:	f000 fcd7 	bl	80022b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001906:	bf00      	nop
 8001908:	3728      	adds	r7, #40	@ 0x28
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40004400 	.word	0x40004400
 8001914:	40023800 	.word	0x40023800
 8001918:	40020000 	.word	0x40020000

0800191c <Reset_Handler>:
 800191c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001954 <LoopFillZerobss+0xe>
 8001920:	f7ff ff78 	bl	8001814 <SystemInit>
 8001924:	480c      	ldr	r0, [pc, #48]	@ (8001958 <LoopFillZerobss+0x12>)
 8001926:	490d      	ldr	r1, [pc, #52]	@ (800195c <LoopFillZerobss+0x16>)
 8001928:	4a0d      	ldr	r2, [pc, #52]	@ (8001960 <LoopFillZerobss+0x1a>)
 800192a:	2300      	movs	r3, #0
 800192c:	e002      	b.n	8001934 <LoopCopyDataInit>

0800192e <CopyDataInit>:
 800192e:	58d4      	ldr	r4, [r2, r3]
 8001930:	50c4      	str	r4, [r0, r3]
 8001932:	3304      	adds	r3, #4

08001934 <LoopCopyDataInit>:
 8001934:	18c4      	adds	r4, r0, r3
 8001936:	428c      	cmp	r4, r1
 8001938:	d3f9      	bcc.n	800192e <CopyDataInit>
 800193a:	4a0a      	ldr	r2, [pc, #40]	@ (8001964 <LoopFillZerobss+0x1e>)
 800193c:	4c0a      	ldr	r4, [pc, #40]	@ (8001968 <LoopFillZerobss+0x22>)
 800193e:	2300      	movs	r3, #0
 8001940:	e001      	b.n	8001946 <LoopFillZerobss>

08001942 <FillZerobss>:
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	3204      	adds	r2, #4

08001946 <LoopFillZerobss>:
 8001946:	42a2      	cmp	r2, r4
 8001948:	d3fb      	bcc.n	8001942 <FillZerobss>
 800194a:	f002 f8ab 	bl	8003aa4 <__libc_init_array>
 800194e:	f7ff f9e5 	bl	8000d1c <main>
 8001952:	4770      	bx	lr
 8001954:	20020000 	.word	0x20020000
 8001958:	20000000 	.word	0x20000000
 800195c:	2000002c 	.word	0x2000002c
 8001960:	08003d74 	.word	0x08003d74
 8001964:	2000002c 	.word	0x2000002c
 8001968:	200000bc 	.word	0x200000bc

0800196c <ADC_IRQHandler>:
 800196c:	e7fe      	b.n	800196c <ADC_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001974:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0d      	ldr	r2, [pc, #52]	@ (80019b0 <HAL_Init+0x40>)
 800197a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800197e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001980:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_Init+0x40>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <HAL_Init+0x40>)
 8001986:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800198a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800198c:	4b08      	ldr	r3, [pc, #32]	@ (80019b0 <HAL_Init+0x40>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a07      	ldr	r2, [pc, #28]	@ (80019b0 <HAL_Init+0x40>)
 8001992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001998:	2003      	movs	r0, #3
 800199a:	f000 f967 	bl	8001c6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 f83e 	bl	8001a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019a4:	f7ff fede 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019ba:	4a12      	ldr	r2, [pc, #72]	@ (8001a04 <HAL_DeInit+0x50>)
 80019bc:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80019be:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80019c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019c6:	4a10      	ldr	r2, [pc, #64]	@ (8001a08 <HAL_DeInit+0x54>)
 80019c8:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80019ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80019d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019d2:	4a0e      	ldr	r2, [pc, #56]	@ (8001a0c <HAL_DeInit+0x58>)
 80019d4:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019de:	22c1      	movs	r2, #193	@ 0xc1
 80019e0:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80019e2:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80019ee:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <HAL_DeInit+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80019f4:	f000 f80c 	bl	8001a10 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	f6fec9ff 	.word	0xf6fec9ff
 8001a08:	04777933 	.word	0x04777933
 8001a0c:	226011ff 	.word	0x226011ff

08001a10 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
	...

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <HAL_InitTick+0x54>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_InitTick+0x58>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f93b 	bl	8001cba <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f000 f911 	bl	8001c82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	@ (8001a7c <HAL_InitTick+0x5c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000000 	.word	0x20000000
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	200000b8 	.word	0x200000b8

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200000b8 	.word	0x200000b8

08001ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac8:	f7ff ffee 	bl	8001aa8 <HAL_GetTick>
 8001acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad8:	d005      	beq.n	8001ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_Delay+0x44>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ae6:	bf00      	nop
 8001ae8:	f7ff ffde 	bl	8001aa8 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d8f7      	bhi.n	8001ae8 <HAL_Delay+0x28>
  {
  }
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000008 	.word	0x20000008

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b3a:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60d3      	str	r3, [r2, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	6039      	str	r1, [r7, #0]
 8001b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	db0a      	blt.n	8001b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	490c      	ldr	r1, [pc, #48]	@ (8001bb8 <__NVIC_SetPriority+0x4c>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	0112      	lsls	r2, r2, #4
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	440b      	add	r3, r1
 8001b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b94:	e00a      	b.n	8001bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4908      	ldr	r1, [pc, #32]	@ (8001bbc <__NVIC_SetPriority+0x50>)
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	3b04      	subs	r3, #4
 8001ba4:	0112      	lsls	r2, r2, #4
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	440b      	add	r3, r1
 8001baa:	761a      	strb	r2, [r3, #24]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	e000e100 	.word	0xe000e100
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	@ 0x24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	f1c3 0307 	rsb	r3, r3, #7
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	bf28      	it	cs
 8001bde:	2304      	movcs	r3, #4
 8001be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3304      	adds	r3, #4
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d902      	bls.n	8001bf0 <NVIC_EncodePriority+0x30>
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	3b03      	subs	r3, #3
 8001bee:	e000      	b.n	8001bf2 <NVIC_EncodePriority+0x32>
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	401a      	ands	r2, r3
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c08:	f04f 31ff 	mov.w	r1, #4294967295
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c12:	43d9      	mvns	r1, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	4313      	orrs	r3, r2
         );
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3724      	adds	r7, #36	@ 0x24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
	...

08001c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c38:	d301      	bcc.n	8001c3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00f      	b.n	8001c5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <SysTick_Config+0x40>)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c46:	210f      	movs	r1, #15
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	f7ff ff8e 	bl	8001b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c50:	4b05      	ldr	r3, [pc, #20]	@ (8001c68 <SysTick_Config+0x40>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c56:	4b04      	ldr	r3, [pc, #16]	@ (8001c68 <SysTick_Config+0x40>)
 8001c58:	2207      	movs	r2, #7
 8001c5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	e000e010 	.word	0xe000e010

08001c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff ff47 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b086      	sub	sp, #24
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	4603      	mov	r3, r0
 8001c8a:	60b9      	str	r1, [r7, #8]
 8001c8c:	607a      	str	r2, [r7, #4]
 8001c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c94:	f7ff ff5c 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001c98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	68b9      	ldr	r1, [r7, #8]
 8001c9e:	6978      	ldr	r0, [r7, #20]
 8001ca0:	f7ff ff8e 	bl	8001bc0 <NVIC_EncodePriority>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff5d 	bl	8001b6c <__NVIC_SetPriority>
}
 8001cb2:	bf00      	nop
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffb0 	bl	8001c28 <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e00e      	b.n	8001d02 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	795b      	ldrb	r3, [r3, #5]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d105      	bne.n	8001cfa <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7fe ff6b 	bl	8000bd0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d1a:	4b23      	ldr	r3, [pc, #140]	@ (8001da8 <HAL_FLASH_Program+0x9c>)
 8001d1c:	7e1b      	ldrb	r3, [r3, #24]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d101      	bne.n	8001d26 <HAL_FLASH_Program+0x1a>
 8001d22:	2302      	movs	r3, #2
 8001d24:	e03b      	b.n	8001d9e <HAL_FLASH_Program+0x92>
 8001d26:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <HAL_FLASH_Program+0x9c>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d2c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d30:	f000 f870 	bl	8001e14 <FLASH_WaitForLastOperation>
 8001d34:	4603      	mov	r3, r0
 8001d36:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d12b      	bne.n	8001d96 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d105      	bne.n	8001d50 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001d44:	783b      	ldrb	r3, [r7, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	68b8      	ldr	r0, [r7, #8]
 8001d4a:	f000 f91b 	bl	8001f84 <FLASH_Program_Byte>
 8001d4e:	e016      	b.n	8001d7e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d105      	bne.n	8001d62 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001d56:	883b      	ldrh	r3, [r7, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	68b8      	ldr	r0, [r7, #8]
 8001d5c:	f000 f8ee 	bl	8001f3c <FLASH_Program_HalfWord>
 8001d60:	e00d      	b.n	8001d7e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d105      	bne.n	8001d74 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	68b8      	ldr	r0, [r7, #8]
 8001d6e:	f000 f8c3 	bl	8001ef8 <FLASH_Program_Word>
 8001d72:	e004      	b.n	8001d7e <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001d74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d78:	68b8      	ldr	r0, [r7, #8]
 8001d7a:	f000 f88b 	bl	8001e94 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d7e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d82:	f000 f847 	bl	8001e14 <FLASH_WaitForLastOperation>
 8001d86:	4603      	mov	r3, r0
 8001d88:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001d8a:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <HAL_FLASH_Program+0xa0>)
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	4a07      	ldr	r2, [pc, #28]	@ (8001dac <HAL_FLASH_Program+0xa0>)
 8001d90:	f023 0301 	bic.w	r3, r3, #1
 8001d94:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d96:	4b04      	ldr	r3, [pc, #16]	@ (8001da8 <HAL_FLASH_Program+0x9c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	761a      	strb	r2, [r3, #24]

  return status;
 8001d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000000c 	.word	0x2000000c
 8001dac:	40023c00 	.word	0x40023c00

08001db0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001db6:	2300      	movs	r3, #0
 8001db8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001dba:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <HAL_FLASH_Unlock+0x38>)
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	da0b      	bge.n	8001dda <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_FLASH_Unlock+0x38>)
 8001dc4:	4a09      	ldr	r2, [pc, #36]	@ (8001dec <HAL_FLASH_Unlock+0x3c>)
 8001dc6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001dc8:	4b07      	ldr	r3, [pc, #28]	@ (8001de8 <HAL_FLASH_Unlock+0x38>)
 8001dca:	4a09      	ldr	r2, [pc, #36]	@ (8001df0 <HAL_FLASH_Unlock+0x40>)
 8001dcc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_FLASH_Unlock+0x38>)
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	da01      	bge.n	8001dda <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001dda:	79fb      	ldrb	r3, [r7, #7]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	40023c00 	.word	0x40023c00
 8001dec:	45670123 	.word	0x45670123
 8001df0:	cdef89ab 	.word	0xcdef89ab

08001df4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <HAL_FLASH_Lock+0x1c>)
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	4a04      	ldr	r2, [pc, #16]	@ (8001e10 <HAL_FLASH_Lock+0x1c>)
 8001dfe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001e02:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e20:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <FLASH_WaitForLastOperation+0x78>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001e26:	f7ff fe3f 	bl	8001aa8 <HAL_GetTick>
 8001e2a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001e2c:	e010      	b.n	8001e50 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d00c      	beq.n	8001e50 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d007      	beq.n	8001e4c <FLASH_WaitForLastOperation+0x38>
 8001e3c:	f7ff fe34 	bl	8001aa8 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d201      	bcs.n	8001e50 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e019      	b.n	8001e84 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001e50:	4b0f      	ldr	r3, [pc, #60]	@ (8001e90 <FLASH_WaitForLastOperation+0x7c>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1e8      	bne.n	8001e2e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <FLASH_WaitForLastOperation+0x7c>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d002      	beq.n	8001e6e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e68:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <FLASH_WaitForLastOperation+0x7c>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001e6e:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <FLASH_WaitForLastOperation+0x7c>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001e7a:	f000 f8a5 	bl	8001fc8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0

}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	2000000c 	.word	0x2000000c
 8001e90:	40023c00 	.word	0x40023c00

08001e94 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ea0:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001ea6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001eaa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001eb2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001eb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef4 <FLASH_Program_DoubleWord+0x60>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001eca:	f3bf 8f6f 	isb	sy
}
 8001ece:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	000a      	movs	r2, r1
 8001ede:	2300      	movs	r3, #0
 8001ee0:	68f9      	ldr	r1, [r7, #12]
 8001ee2:	3104      	adds	r1, #4
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	600b      	str	r3, [r1, #0]
}
 8001ee8:	bf00      	nop
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	40023c00 	.word	0x40023c00

08001ef8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f02:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	4a0c      	ldr	r2, [pc, #48]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f0c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	4a09      	ldr	r2, [pc, #36]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f1a:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	4a06      	ldr	r2, [pc, #24]	@ (8001f38 <FLASH_Program_Word+0x40>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	601a      	str	r2, [r3, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	40023c00 	.word	0x40023c00

08001f3c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f48:	4b0d      	ldr	r3, [pc, #52]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001f54:	4b0a      	ldr	r3, [pc, #40]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	4a09      	ldr	r2, [pc, #36]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f60:	4b07      	ldr	r3, [pc, #28]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	4a06      	ldr	r2, [pc, #24]	@ (8001f80 <FLASH_Program_HalfWord+0x44>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	887a      	ldrh	r2, [r7, #2]
 8001f70:	801a      	strh	r2, [r3, #0]
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40023c00 	.word	0x40023c00

08001f84 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f90:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001f9c:	4b09      	ldr	r3, [pc, #36]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001f9e:	4a09      	ldr	r2, [pc, #36]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001fa4:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	4a06      	ldr	r2, [pc, #24]	@ (8001fc4 <FLASH_Program_Byte+0x40>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	78fa      	ldrb	r2, [r7, #3]
 8001fb4:	701a      	strb	r2, [r3, #0]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40023c00 	.word	0x40023c00

08001fc8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001fcc:	4b27      	ldr	r3, [pc, #156]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0310 	and.w	r3, r3, #16
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d008      	beq.n	8001fea <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001fd8:	4b25      	ldr	r3, [pc, #148]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	f043 0310 	orr.w	r3, r3, #16
 8001fe0:	4a23      	ldr	r2, [pc, #140]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8001fe2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001fe4:	4b21      	ldr	r3, [pc, #132]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8001fe6:	2210      	movs	r2, #16
 8001fe8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001fea:	4b20      	ldr	r3, [pc, #128]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	f043 0308 	orr.w	r3, r3, #8
 8001ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8002000:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002002:	4b1a      	ldr	r3, [pc, #104]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8002004:	2220      	movs	r2, #32
 8002006:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002008:	4b18      	ldr	r3, [pc, #96]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002014:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	f043 0304 	orr.w	r3, r3, #4
 800201c:	4a14      	ldr	r2, [pc, #80]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 800201e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002020:	4b12      	ldr	r3, [pc, #72]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8002022:	2240      	movs	r2, #64	@ 0x40
 8002024:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800202e:	2b00      	cmp	r3, #0
 8002030:	d008      	beq.n	8002044 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002032:	4b0f      	ldr	r3, [pc, #60]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f043 0302 	orr.w	r3, r3, #2
 800203a:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 800203c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800203e:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8002040:	2280      	movs	r2, #128	@ 0x80
 8002042:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002044:	4b09      	ldr	r3, [pc, #36]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d008      	beq.n	8002062 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002050:	4b07      	ldr	r3, [pc, #28]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f043 0320 	orr.w	r3, r3, #32
 8002058:	4a05      	ldr	r2, [pc, #20]	@ (8002070 <FLASH_SetErrorCode+0xa8>)
 800205a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800205c:	4b03      	ldr	r3, [pc, #12]	@ (800206c <FLASH_SetErrorCode+0xa4>)
 800205e:	2202      	movs	r2, #2
 8002060:	60da      	str	r2, [r3, #12]
  }
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	40023c00 	.word	0x40023c00
 8002070:	2000000c 	.word	0x2000000c

08002074 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800207e:	2300      	movs	r3, #0
 8002080:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002082:	4b31      	ldr	r3, [pc, #196]	@ (8002148 <HAL_FLASHEx_Erase+0xd4>)
 8002084:	7e1b      	ldrb	r3, [r3, #24]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d101      	bne.n	800208e <HAL_FLASHEx_Erase+0x1a>
 800208a:	2302      	movs	r3, #2
 800208c:	e058      	b.n	8002140 <HAL_FLASHEx_Erase+0xcc>
 800208e:	4b2e      	ldr	r3, [pc, #184]	@ (8002148 <HAL_FLASHEx_Erase+0xd4>)
 8002090:	2201      	movs	r2, #1
 8002092:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002094:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002098:	f7ff febc 	bl	8001e14 <FLASH_WaitForLastOperation>
 800209c:	4603      	mov	r3, r0
 800209e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d148      	bne.n	8002138 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d115      	bne.n	80020e2 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4619      	mov	r1, r3
 80020c2:	4610      	mov	r0, r2
 80020c4:	f000 f844 	bl	8002150 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020c8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020cc:	f7ff fea2 	bl	8001e14 <FLASH_WaitForLastOperation>
 80020d0:	4603      	mov	r3, r0
 80020d2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80020d4:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HAL_FLASHEx_Erase+0xd8>)
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	4a1c      	ldr	r2, [pc, #112]	@ (800214c <HAL_FLASHEx_Erase+0xd8>)
 80020da:	f023 0304 	bic.w	r3, r3, #4
 80020de:	6113      	str	r3, [r2, #16]
 80020e0:	e028      	b.n	8002134 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	e01c      	b.n	8002124 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	4619      	mov	r1, r3
 80020f2:	68b8      	ldr	r0, [r7, #8]
 80020f4:	f000 f850 	bl	8002198 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020fc:	f7ff fe8a 	bl	8001e14 <FLASH_WaitForLastOperation>
 8002100:	4603      	mov	r3, r0
 8002102:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <HAL_FLASHEx_Erase+0xd8>)
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	4a10      	ldr	r2, [pc, #64]	@ (800214c <HAL_FLASHEx_Erase+0xd8>)
 800210a:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800210e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	601a      	str	r2, [r3, #0]
          break;
 800211c:	e00a      	b.n	8002134 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	3301      	adds	r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	4413      	add	r3, r2
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	429a      	cmp	r2, r3
 8002132:	d3da      	bcc.n	80020ea <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002134:	f000 f878 	bl	8002228 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002138:	4b03      	ldr	r3, [pc, #12]	@ (8002148 <HAL_FLASHEx_Erase+0xd4>)
 800213a:	2200      	movs	r2, #0
 800213c:	761a      	strb	r2, [r3, #24]

  return status;
 800213e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	2000000c 	.word	0x2000000c
 800214c:	40023c00 	.word	0x40023c00

08002150 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800215c:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <FLASH_MassErase+0x44>)
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	4a0c      	ldr	r2, [pc, #48]	@ (8002194 <FLASH_MassErase+0x44>)
 8002162:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002166:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002168:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <FLASH_MassErase+0x44>)
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	4a09      	ldr	r2, [pc, #36]	@ (8002194 <FLASH_MassErase+0x44>)
 800216e:	f043 0304 	orr.w	r3, r3, #4
 8002172:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <FLASH_MassErase+0x44>)
 8002176:	691a      	ldr	r2, [r3, #16]
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	021b      	lsls	r3, r3, #8
 800217c:	4313      	orrs	r3, r2
 800217e:	4a05      	ldr	r2, [pc, #20]	@ (8002194 <FLASH_MassErase+0x44>)
 8002180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002184:	6113      	str	r3, [r2, #16]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40023c00 	.word	0x40023c00

08002198 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80021a8:	78fb      	ldrb	r3, [r7, #3]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d102      	bne.n	80021b4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	e010      	b.n	80021d6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d103      	bne.n	80021c2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80021ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	e009      	b.n	80021d6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d103      	bne.n	80021d0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80021c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	e002      	b.n	80021d6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80021d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021d4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80021d6:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	4a12      	ldr	r2, [pc, #72]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80021e2:	4b10      	ldr	r3, [pc, #64]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	490f      	ldr	r1, [pc, #60]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80021ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021f4:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80021f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80021fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	4313      	orrs	r3, r2
 8002204:	4a07      	ldr	r2, [pc, #28]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 8002206:	f043 0302 	orr.w	r3, r3, #2
 800220a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	4a04      	ldr	r2, [pc, #16]	@ (8002224 <FLASH_Erase_Sector+0x8c>)
 8002212:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002216:	6113      	str	r3, [r2, #16]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	40023c00 	.word	0x40023c00

08002228 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800222c:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002234:	2b00      	cmp	r3, #0
 8002236:	d017      	beq.n	8002268 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002238:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a1c      	ldr	r2, [pc, #112]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800223e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002242:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002244:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a19      	ldr	r2, [pc, #100]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800224a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a16      	ldr	r2, [pc, #88]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002256:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800225a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800225c:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a13      	ldr	r2, [pc, #76]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002262:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002266:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002268:	4b11      	ldr	r3, [pc, #68]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002270:	2b00      	cmp	r3, #0
 8002272:	d017      	beq.n	80022a4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002274:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0d      	ldr	r2, [pc, #52]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800227a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800227e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0a      	ldr	r2, [pc, #40]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002286:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a07      	ldr	r2, [pc, #28]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 8002292:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002296:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002298:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <FLASH_FlushCaches+0x88>)
 800229e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a2:	6013      	str	r3, [r2, #0]
  }
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40023c00 	.word	0x40023c00

080022b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	@ 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	e16b      	b.n	80025a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022d0:	2201      	movs	r2, #1
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	f040 815a 	bne.w	80025a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d005      	beq.n	8002306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002302:	2b02      	cmp	r3, #2
 8002304:	d130      	bne.n	8002368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	2203      	movs	r2, #3
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4013      	ands	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800233c:	2201      	movs	r2, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 0201 	and.w	r2, r3, #1
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b03      	cmp	r3, #3
 8002372:	d017      	beq.n	80023a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	2203      	movs	r2, #3
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 0303 	and.w	r3, r3, #3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d123      	bne.n	80023f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	08da      	lsrs	r2, r3, #3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3208      	adds	r2, #8
 80023b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	220f      	movs	r2, #15
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	691a      	ldr	r2, [r3, #16]
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	08da      	lsrs	r2, r3, #3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3208      	adds	r2, #8
 80023f2:	69b9      	ldr	r1, [r7, #24]
 80023f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	2203      	movs	r2, #3
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4013      	ands	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0203 	and.w	r2, r3, #3
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4313      	orrs	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002434:	2b00      	cmp	r3, #0
 8002436:	f000 80b4 	beq.w	80025a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60fb      	str	r3, [r7, #12]
 800243e:	4b60      	ldr	r3, [pc, #384]	@ (80025c0 <HAL_GPIO_Init+0x30c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	4a5f      	ldr	r2, [pc, #380]	@ (80025c0 <HAL_GPIO_Init+0x30c>)
 8002444:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002448:	6453      	str	r3, [r2, #68]	@ 0x44
 800244a:	4b5d      	ldr	r3, [pc, #372]	@ (80025c0 <HAL_GPIO_Init+0x30c>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002456:	4a5b      	ldr	r2, [pc, #364]	@ (80025c4 <HAL_GPIO_Init+0x310>)
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	3302      	adds	r3, #2
 800245e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	220f      	movs	r2, #15
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a52      	ldr	r2, [pc, #328]	@ (80025c8 <HAL_GPIO_Init+0x314>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d02b      	beq.n	80024da <HAL_GPIO_Init+0x226>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a51      	ldr	r2, [pc, #324]	@ (80025cc <HAL_GPIO_Init+0x318>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d025      	beq.n	80024d6 <HAL_GPIO_Init+0x222>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a50      	ldr	r2, [pc, #320]	@ (80025d0 <HAL_GPIO_Init+0x31c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d01f      	beq.n	80024d2 <HAL_GPIO_Init+0x21e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4f      	ldr	r2, [pc, #316]	@ (80025d4 <HAL_GPIO_Init+0x320>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d019      	beq.n	80024ce <HAL_GPIO_Init+0x21a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4e      	ldr	r2, [pc, #312]	@ (80025d8 <HAL_GPIO_Init+0x324>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d013      	beq.n	80024ca <HAL_GPIO_Init+0x216>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4d      	ldr	r2, [pc, #308]	@ (80025dc <HAL_GPIO_Init+0x328>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00d      	beq.n	80024c6 <HAL_GPIO_Init+0x212>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a4c      	ldr	r2, [pc, #304]	@ (80025e0 <HAL_GPIO_Init+0x32c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d007      	beq.n	80024c2 <HAL_GPIO_Init+0x20e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a4b      	ldr	r2, [pc, #300]	@ (80025e4 <HAL_GPIO_Init+0x330>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d101      	bne.n	80024be <HAL_GPIO_Init+0x20a>
 80024ba:	2307      	movs	r3, #7
 80024bc:	e00e      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024be:	2308      	movs	r3, #8
 80024c0:	e00c      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024c2:	2306      	movs	r3, #6
 80024c4:	e00a      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024c6:	2305      	movs	r3, #5
 80024c8:	e008      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024ca:	2304      	movs	r3, #4
 80024cc:	e006      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024ce:	2303      	movs	r3, #3
 80024d0:	e004      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024d2:	2302      	movs	r3, #2
 80024d4:	e002      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <HAL_GPIO_Init+0x228>
 80024da:	2300      	movs	r3, #0
 80024dc:	69fa      	ldr	r2, [r7, #28]
 80024de:	f002 0203 	and.w	r2, r2, #3
 80024e2:	0092      	lsls	r2, r2, #2
 80024e4:	4093      	lsls	r3, r2
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024ec:	4935      	ldr	r1, [pc, #212]	@ (80025c4 <HAL_GPIO_Init+0x310>)
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	089b      	lsrs	r3, r3, #2
 80024f2:	3302      	adds	r3, #2
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024fa:	4b3b      	ldr	r3, [pc, #236]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800251e:	4a32      	ldr	r2, [pc, #200]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002524:	4b30      	ldr	r3, [pc, #192]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002548:	4a27      	ldr	r2, [pc, #156]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800254e:	4b26      	ldr	r3, [pc, #152]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002572:	4a1d      	ldr	r2, [pc, #116]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002578:	4b1b      	ldr	r3, [pc, #108]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800259c:	4a12      	ldr	r2, [pc, #72]	@ (80025e8 <HAL_GPIO_Init+0x334>)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3301      	adds	r3, #1
 80025a6:	61fb      	str	r3, [r7, #28]
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	2b0f      	cmp	r3, #15
 80025ac:	f67f ae90 	bls.w	80022d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3724      	adds	r7, #36	@ 0x24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40013800 	.word	0x40013800
 80025c8:	40020000 	.word	0x40020000
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020c00 	.word	0x40020c00
 80025d8:	40021000 	.word	0x40021000
 80025dc:	40021400 	.word	0x40021400
 80025e0:	40021800 	.word	0x40021800
 80025e4:	40021c00 	.word	0x40021c00
 80025e8:	40013c00 	.word	0x40013c00

080025ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	887b      	ldrh	r3, [r7, #2]
 80025fe:	4013      	ands	r3, r2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d002      	beq.n	800260a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
 8002608:	e001      	b.n	800260e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800260e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
 8002628:	4613      	mov	r3, r2
 800262a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800262c:	787b      	ldrb	r3, [r7, #1]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002632:	887a      	ldrh	r2, [r7, #2]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002638:	e003      	b.n	8002642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	041a      	lsls	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	619a      	str	r2, [r3, #24]
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	460b      	mov	r3, r1
 8002658:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002660:	887a      	ldrh	r2, [r7, #2]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4013      	ands	r3, r2
 8002666:	041a      	lsls	r2, r3, #16
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	43d9      	mvns	r1, r3
 800266c:	887b      	ldrh	r3, [r7, #2]
 800266e:	400b      	ands	r3, r1
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	619a      	str	r2, [r3, #24]
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e267      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d075      	beq.n	800278e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80026a2:	4b88      	ldr	r3, [pc, #544]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d00c      	beq.n	80026c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ae:	4b85      	ldr	r3, [pc, #532]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	d112      	bne.n	80026e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ba:	4b82      	ldr	r3, [pc, #520]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026c6:	d10b      	bne.n	80026e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c8:	4b7e      	ldr	r3, [pc, #504]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d05b      	beq.n	800278c <HAL_RCC_OscConfig+0x108>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d157      	bne.n	800278c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e242      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026e8:	d106      	bne.n	80026f8 <HAL_RCC_OscConfig+0x74>
 80026ea:	4b76      	ldr	r3, [pc, #472]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a75      	ldr	r2, [pc, #468]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80026f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	e01d      	b.n	8002734 <HAL_RCC_OscConfig+0xb0>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002700:	d10c      	bne.n	800271c <HAL_RCC_OscConfig+0x98>
 8002702:	4b70      	ldr	r3, [pc, #448]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a6f      	ldr	r2, [pc, #444]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002708:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	4b6d      	ldr	r3, [pc, #436]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a6c      	ldr	r2, [pc, #432]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	e00b      	b.n	8002734 <HAL_RCC_OscConfig+0xb0>
 800271c:	4b69      	ldr	r3, [pc, #420]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a68      	ldr	r2, [pc, #416]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002722:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4b66      	ldr	r3, [pc, #408]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a65      	ldr	r2, [pc, #404]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 800272e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d013      	beq.n	8002764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273c:	f7ff f9b4 	bl	8001aa8 <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002744:	f7ff f9b0 	bl	8001aa8 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b64      	cmp	r3, #100	@ 0x64
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e207      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	4b5b      	ldr	r3, [pc, #364]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0xc0>
 8002762:	e014      	b.n	800278e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002764:	f7ff f9a0 	bl	8001aa8 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800276c:	f7ff f99c 	bl	8001aa8 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b64      	cmp	r3, #100	@ 0x64
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e1f3      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277e:	4b51      	ldr	r3, [pc, #324]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f0      	bne.n	800276c <HAL_RCC_OscConfig+0xe8>
 800278a:	e000      	b.n	800278e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800278c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d063      	beq.n	8002862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800279a:	4b4a      	ldr	r3, [pc, #296]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 030c 	and.w	r3, r3, #12
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027a6:	4b47      	ldr	r3, [pc, #284]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d11c      	bne.n	80027ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027b2:	4b44      	ldr	r3, [pc, #272]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d116      	bne.n	80027ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027be:	4b41      	ldr	r3, [pc, #260]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <HAL_RCC_OscConfig+0x152>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d001      	beq.n	80027d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e1c7      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d6:	4b3b      	ldr	r3, [pc, #236]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	4937      	ldr	r1, [pc, #220]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ea:	e03a      	b.n	8002862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d020      	beq.n	8002836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f4:	4b34      	ldr	r3, [pc, #208]	@ (80028c8 <HAL_RCC_OscConfig+0x244>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fa:	f7ff f955 	bl	8001aa8 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002802:	f7ff f951 	bl	8001aa8 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e1a8      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002814:	4b2b      	ldr	r3, [pc, #172]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002820:	4b28      	ldr	r3, [pc, #160]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	4925      	ldr	r1, [pc, #148]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002830:	4313      	orrs	r3, r2
 8002832:	600b      	str	r3, [r1, #0]
 8002834:	e015      	b.n	8002862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <HAL_RCC_OscConfig+0x244>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283c:	f7ff f934 	bl	8001aa8 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002844:	f7ff f930 	bl	8001aa8 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e187      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002856:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f0      	bne.n	8002844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d036      	beq.n	80028dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d016      	beq.n	80028a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002876:	4b15      	ldr	r3, [pc, #84]	@ (80028cc <HAL_RCC_OscConfig+0x248>)
 8002878:	2201      	movs	r2, #1
 800287a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287c:	f7ff f914 	bl	8001aa8 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002884:	f7ff f910 	bl	8001aa8 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e167      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002896:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <HAL_RCC_OscConfig+0x240>)
 8002898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0f0      	beq.n	8002884 <HAL_RCC_OscConfig+0x200>
 80028a2:	e01b      	b.n	80028dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028a4:	4b09      	ldr	r3, [pc, #36]	@ (80028cc <HAL_RCC_OscConfig+0x248>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028aa:	f7ff f8fd 	bl	8001aa8 <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b0:	e00e      	b.n	80028d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b2:	f7ff f8f9 	bl	8001aa8 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d907      	bls.n	80028d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e150      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
 80028c4:	40023800 	.word	0x40023800
 80028c8:	42470000 	.word	0x42470000
 80028cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028d0:	4b88      	ldr	r3, [pc, #544]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 80028d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1ea      	bne.n	80028b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 8097 	beq.w	8002a18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ee:	4b81      	ldr	r3, [pc, #516]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10f      	bne.n	800291a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	4b7d      	ldr	r3, [pc, #500]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	4a7c      	ldr	r2, [pc, #496]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002908:	6413      	str	r3, [r2, #64]	@ 0x40
 800290a:	4b7a      	ldr	r3, [pc, #488]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002916:	2301      	movs	r3, #1
 8002918:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291a:	4b77      	ldr	r3, [pc, #476]	@ (8002af8 <HAL_RCC_OscConfig+0x474>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d118      	bne.n	8002958 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002926:	4b74      	ldr	r3, [pc, #464]	@ (8002af8 <HAL_RCC_OscConfig+0x474>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a73      	ldr	r2, [pc, #460]	@ (8002af8 <HAL_RCC_OscConfig+0x474>)
 800292c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002932:	f7ff f8b9 	bl	8001aa8 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800293a:	f7ff f8b5 	bl	8001aa8 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e10c      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294c:	4b6a      	ldr	r3, [pc, #424]	@ (8002af8 <HAL_RCC_OscConfig+0x474>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d106      	bne.n	800296e <HAL_RCC_OscConfig+0x2ea>
 8002960:	4b64      	ldr	r3, [pc, #400]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002964:	4a63      	ldr	r2, [pc, #396]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002966:	f043 0301 	orr.w	r3, r3, #1
 800296a:	6713      	str	r3, [r2, #112]	@ 0x70
 800296c:	e01c      	b.n	80029a8 <HAL_RCC_OscConfig+0x324>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	2b05      	cmp	r3, #5
 8002974:	d10c      	bne.n	8002990 <HAL_RCC_OscConfig+0x30c>
 8002976:	4b5f      	ldr	r3, [pc, #380]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297a:	4a5e      	ldr	r2, [pc, #376]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 800297c:	f043 0304 	orr.w	r3, r3, #4
 8002980:	6713      	str	r3, [r2, #112]	@ 0x70
 8002982:	4b5c      	ldr	r3, [pc, #368]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002986:	4a5b      	ldr	r2, [pc, #364]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	6713      	str	r3, [r2, #112]	@ 0x70
 800298e:	e00b      	b.n	80029a8 <HAL_RCC_OscConfig+0x324>
 8002990:	4b58      	ldr	r3, [pc, #352]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002994:	4a57      	ldr	r2, [pc, #348]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002996:	f023 0301 	bic.w	r3, r3, #1
 800299a:	6713      	str	r3, [r2, #112]	@ 0x70
 800299c:	4b55      	ldr	r3, [pc, #340]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a0:	4a54      	ldr	r2, [pc, #336]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 80029a2:	f023 0304 	bic.w	r3, r3, #4
 80029a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d015      	beq.n	80029dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b0:	f7ff f87a 	bl	8001aa8 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b6:	e00a      	b.n	80029ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b8:	f7ff f876 	bl	8001aa8 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e0cb      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ce:	4b49      	ldr	r3, [pc, #292]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 80029d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0ee      	beq.n	80029b8 <HAL_RCC_OscConfig+0x334>
 80029da:	e014      	b.n	8002a06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029dc:	f7ff f864 	bl	8001aa8 <HAL_GetTick>
 80029e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e2:	e00a      	b.n	80029fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e4:	f7ff f860 	bl	8001aa8 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e0b5      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029fa:	4b3e      	ldr	r3, [pc, #248]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 80029fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1ee      	bne.n	80029e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a06:	7dfb      	ldrb	r3, [r7, #23]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d105      	bne.n	8002a18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a0c:	4b39      	ldr	r3, [pc, #228]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a10:	4a38      	ldr	r2, [pc, #224]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002a12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80a1 	beq.w	8002b64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a22:	4b34      	ldr	r3, [pc, #208]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 030c 	and.w	r3, r3, #12
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d05c      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d141      	bne.n	8002aba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a36:	4b31      	ldr	r3, [pc, #196]	@ (8002afc <HAL_RCC_OscConfig+0x478>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7ff f834 	bl	8001aa8 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a44:	f7ff f830 	bl	8001aa8 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e087      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	4b27      	ldr	r3, [pc, #156]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69da      	ldr	r2, [r3, #28]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a70:	019b      	lsls	r3, r3, #6
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a78:	085b      	lsrs	r3, r3, #1
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	041b      	lsls	r3, r3, #16
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a84:	061b      	lsls	r3, r3, #24
 8002a86:	491b      	ldr	r1, [pc, #108]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_RCC_OscConfig+0x478>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7ff f809 	bl	8001aa8 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9a:	f7ff f805 	bl	8001aa8 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e05c      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aac:	4b11      	ldr	r3, [pc, #68]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x416>
 8002ab8:	e054      	b.n	8002b64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aba:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <HAL_RCC_OscConfig+0x478>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe fff2 	bl	8001aa8 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe ffee 	bl	8001aa8 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e045      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ada:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <HAL_RCC_OscConfig+0x470>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x444>
 8002ae6:	e03d      	b.n	8002b64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d107      	bne.n	8002b00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e038      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40007000 	.word	0x40007000
 8002afc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b00:	4b1b      	ldr	r3, [pc, #108]	@ (8002b70 <HAL_RCC_OscConfig+0x4ec>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d028      	beq.n	8002b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d121      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d11a      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b30:	4013      	ands	r3, r2
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d111      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b46:	085b      	lsrs	r3, r3, #1
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d107      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e000      	b.n	8002b66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40023800 	.word	0x40023800

08002b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e0cc      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b88:	4b68      	ldr	r3, [pc, #416]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d90c      	bls.n	8002bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b65      	ldr	r3, [pc, #404]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b63      	ldr	r3, [pc, #396]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e0b8      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d020      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc8:	4b59      	ldr	r3, [pc, #356]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	4a58      	ldr	r2, [pc, #352]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002bce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002be0:	4b53      	ldr	r3, [pc, #332]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	4a52      	ldr	r2, [pc, #328]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002be6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bec:	4b50      	ldr	r3, [pc, #320]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	494d      	ldr	r1, [pc, #308]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d044      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b47      	ldr	r3, [pc, #284]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d119      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e07f      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d003      	beq.n	8002c32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d107      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c32:	4b3f      	ldr	r3, [pc, #252]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e06f      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c42:	4b3b      	ldr	r3, [pc, #236]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e067      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c52:	4b37      	ldr	r3, [pc, #220]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f023 0203 	bic.w	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	4934      	ldr	r1, [pc, #208]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c64:	f7fe ff20 	bl	8001aa8 <HAL_GetTick>
 8002c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6a:	e00a      	b.n	8002c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c6c:	f7fe ff1c 	bl	8001aa8 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e04f      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c82:	4b2b      	ldr	r3, [pc, #172]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 020c 	and.w	r2, r3, #12
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d1eb      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c94:	4b25      	ldr	r3, [pc, #148]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d20c      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca2:	4b22      	ldr	r3, [pc, #136]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e032      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc8:	4b19      	ldr	r3, [pc, #100]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4916      	ldr	r1, [pc, #88]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d009      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce6:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	490e      	ldr	r1, [pc, #56]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cfa:	f000 f821 	bl	8002d40 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	490a      	ldr	r1, [pc, #40]	@ (8002d34 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0c:	5ccb      	ldrb	r3, [r1, r3]
 8002d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d12:	4a09      	ldr	r2, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1c4>)
 8002d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d16:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fe80 	bl	8001a20 <HAL_InitTick>

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023c00 	.word	0x40023c00
 8002d30:	40023800 	.word	0x40023800
 8002d34:	08003d4c 	.word	0x08003d4c
 8002d38:	20000000 	.word	0x20000000
 8002d3c:	20000004 	.word	0x20000004

08002d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d44:	b094      	sub	sp, #80	@ 0x50
 8002d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d58:	4b79      	ldr	r3, [pc, #484]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 030c 	and.w	r3, r3, #12
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d00d      	beq.n	8002d80 <HAL_RCC_GetSysClockFreq+0x40>
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	f200 80e1 	bhi.w	8002f2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d002      	beq.n	8002d74 <HAL_RCC_GetSysClockFreq+0x34>
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d003      	beq.n	8002d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d72:	e0db      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b73      	ldr	r3, [pc, #460]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d78:	e0db      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d7a:	4b73      	ldr	r3, [pc, #460]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d7e:	e0d8      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d80:	4b6f      	ldr	r3, [pc, #444]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d063      	beq.n	8002e5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d96:	4b6a      	ldr	r3, [pc, #424]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	099b      	lsrs	r3, r3, #6
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002da0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002da8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002daa:	2300      	movs	r3, #0
 8002dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002db2:	4622      	mov	r2, r4
 8002db4:	462b      	mov	r3, r5
 8002db6:	f04f 0000 	mov.w	r0, #0
 8002dba:	f04f 0100 	mov.w	r1, #0
 8002dbe:	0159      	lsls	r1, r3, #5
 8002dc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dc4:	0150      	lsls	r0, r2, #5
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	4621      	mov	r1, r4
 8002dcc:	1a51      	subs	r1, r2, r1
 8002dce:	6139      	str	r1, [r7, #16]
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	f04f 0300 	mov.w	r3, #0
 8002de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002de4:	4659      	mov	r1, fp
 8002de6:	018b      	lsls	r3, r1, #6
 8002de8:	4651      	mov	r1, sl
 8002dea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dee:	4651      	mov	r1, sl
 8002df0:	018a      	lsls	r2, r1, #6
 8002df2:	4651      	mov	r1, sl
 8002df4:	ebb2 0801 	subs.w	r8, r2, r1
 8002df8:	4659      	mov	r1, fp
 8002dfa:	eb63 0901 	sbc.w	r9, r3, r1
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e12:	4690      	mov	r8, r2
 8002e14:	4699      	mov	r9, r3
 8002e16:	4623      	mov	r3, r4
 8002e18:	eb18 0303 	adds.w	r3, r8, r3
 8002e1c:	60bb      	str	r3, [r7, #8]
 8002e1e:	462b      	mov	r3, r5
 8002e20:	eb49 0303 	adc.w	r3, r9, r3
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e32:	4629      	mov	r1, r5
 8002e34:	024b      	lsls	r3, r1, #9
 8002e36:	4621      	mov	r1, r4
 8002e38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e3c:	4621      	mov	r1, r4
 8002e3e:	024a      	lsls	r2, r1, #9
 8002e40:	4610      	mov	r0, r2
 8002e42:	4619      	mov	r1, r3
 8002e44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e46:	2200      	movs	r2, #0
 8002e48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e50:	f7fd f9ba 	bl	80001c8 <__aeabi_uldivmod>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	4613      	mov	r3, r2
 8002e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e5c:	e058      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e5e:	4b38      	ldr	r3, [pc, #224]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	099b      	lsrs	r3, r3, #6
 8002e64:	2200      	movs	r2, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	4611      	mov	r1, r2
 8002e6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e6e:	623b      	str	r3, [r7, #32]
 8002e70:	2300      	movs	r3, #0
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e78:	4642      	mov	r2, r8
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	f04f 0000 	mov.w	r0, #0
 8002e80:	f04f 0100 	mov.w	r1, #0
 8002e84:	0159      	lsls	r1, r3, #5
 8002e86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e8a:	0150      	lsls	r0, r2, #5
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4641      	mov	r1, r8
 8002e92:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e96:	4649      	mov	r1, r9
 8002e98:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ea8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002eac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002eb0:	ebb2 040a 	subs.w	r4, r2, sl
 8002eb4:	eb63 050b 	sbc.w	r5, r3, fp
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	f04f 0300 	mov.w	r3, #0
 8002ec0:	00eb      	lsls	r3, r5, #3
 8002ec2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ec6:	00e2      	lsls	r2, r4, #3
 8002ec8:	4614      	mov	r4, r2
 8002eca:	461d      	mov	r5, r3
 8002ecc:	4643      	mov	r3, r8
 8002ece:	18e3      	adds	r3, r4, r3
 8002ed0:	603b      	str	r3, [r7, #0]
 8002ed2:	464b      	mov	r3, r9
 8002ed4:	eb45 0303 	adc.w	r3, r5, r3
 8002ed8:	607b      	str	r3, [r7, #4]
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	f04f 0300 	mov.w	r3, #0
 8002ee2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ee6:	4629      	mov	r1, r5
 8002ee8:	028b      	lsls	r3, r1, #10
 8002eea:	4621      	mov	r1, r4
 8002eec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ef0:	4621      	mov	r1, r4
 8002ef2:	028a      	lsls	r2, r1, #10
 8002ef4:	4610      	mov	r0, r2
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002efa:	2200      	movs	r2, #0
 8002efc:	61bb      	str	r3, [r7, #24]
 8002efe:	61fa      	str	r2, [r7, #28]
 8002f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f04:	f7fd f960 	bl	80001c8 <__aeabi_uldivmod>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	0c1b      	lsrs	r3, r3, #16
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002f20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f2a:	e002      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3750      	adds	r7, #80	@ 0x50
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800
 8002f44:	00f42400 	.word	0x00f42400
 8002f48:	007a1200 	.word	0x007a1200

08002f4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f50:	4b03      	ldr	r3, [pc, #12]	@ (8002f60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f52:	681b      	ldr	r3, [r3, #0]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000000 	.word	0x20000000

08002f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f68:	f7ff fff0 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	0a9b      	lsrs	r3, r3, #10
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	4903      	ldr	r1, [pc, #12]	@ (8002f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f7a:	5ccb      	ldrb	r3, [r1, r3]
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40023800 	.word	0x40023800
 8002f88:	08003d5c 	.word	0x08003d5c

08002f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f90:	f7ff ffdc 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002f94:	4602      	mov	r2, r0
 8002f96:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	0b5b      	lsrs	r3, r3, #13
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	4903      	ldr	r1, [pc, #12]	@ (8002fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fa2:	5ccb      	ldrb	r3, [r1, r3]
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	08003d5c 	.word	0x08003d5c

08002fb4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002fba:	f7fe fd75 	bl	8001aa8 <HAL_GetTick>
 8002fbe:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002fc0:	4b5d      	ldr	r3, [pc, #372]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a5c      	ldr	r2, [pc, #368]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fce:	f7fe fd6b 	bl	8001aa8 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e0a7      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002fe0:	4b55      	ldr	r3, [pc, #340]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0f0      	beq.n	8002fce <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8002fec:	4b52      	ldr	r3, [pc, #328]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a51      	ldr	r2, [pc, #324]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8002ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ff6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002ff8:	f7fe fd56 	bl	8001aa8 <HAL_GetTick>
 8002ffc:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003004:	e00a      	b.n	800301c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003006:	f7fe fd4f 	bl	8001aa8 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003014:	4293      	cmp	r3, r2
 8003016:	d901      	bls.n	800301c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e089      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800301c:	4b46      	ldr	r3, [pc, #280]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1ee      	bne.n	8003006 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003028:	f7fe fd3e 	bl	8001aa8 <HAL_GetTick>
 800302c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800302e:	4b42      	ldr	r3, [pc, #264]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a41      	ldr	r2, [pc, #260]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003034:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8003038:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7fe fd34 	bl	8001aa8 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e070      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800304e:	4b3a      	ldr	r3, [pc, #232]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1f0      	bne.n	800303c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800305a:	f7fe fd25 	bl	8001aa8 <HAL_GetTick>
 800305e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003060:	4b35      	ldr	r3, [pc, #212]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a34      	ldr	r2, [pc, #208]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800306c:	e008      	b.n	8003080 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800306e:	f7fe fd1b 	bl	8001aa8 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e057      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003080:	4b2d      	ldr	r3, [pc, #180]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1f0      	bne.n	800306e <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800308c:	f7fe fd0c 	bl	8001aa8 <HAL_GetTick>
 8003090:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003092:	4b29      	ldr	r3, [pc, #164]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a28      	ldr	r2, [pc, #160]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003098:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800309c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030a0:	f7fe fd02 	bl	8001aa8 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e03e      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80030b2:	4b21      	ldr	r3, [pc, #132]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80030be:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030c0:	4a1e      	ldr	r2, [pc, #120]	@ (800313c <HAL_RCC_DeInit+0x188>)
 80030c2:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80030c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003140 <HAL_RCC_DeInit+0x18c>)
 80030c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80030cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	4a19      	ldr	r2, [pc, #100]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030d2:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80030d6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80030d8:	4b17      	ldr	r3, [pc, #92]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4a16      	ldr	r2, [pc, #88]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80030e2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 80030e4:	4b14      	ldr	r3, [pc, #80]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a13      	ldr	r2, [pc, #76]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030ea:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80030ee:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80030f0:	4b11      	ldr	r3, [pc, #68]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4a10      	ldr	r2, [pc, #64]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030fa:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80030fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 80030fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003100:	4a0d      	ldr	r2, [pc, #52]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 8003102:	f023 0301 	bic.w	r3, r3, #1
 8003106:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 800310a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800310c:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <HAL_RCC_DeInit+0x184>)
 800310e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003112:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8003114:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <HAL_RCC_DeInit+0x190>)
 8003116:	4a0c      	ldr	r2, [pc, #48]	@ (8003148 <HAL_RCC_DeInit+0x194>)
 8003118:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800311a:	4b0c      	ldr	r3, [pc, #48]	@ (800314c <HAL_RCC_DeInit+0x198>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe fc7e 	bl	8001a20 <HAL_InitTick>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 800312e:	2300      	movs	r3, #0
  }
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40023800 	.word	0x40023800
 800313c:	04003010 	.word	0x04003010
 8003140:	20003000 	.word	0x20003000
 8003144:	20000000 	.word	0x20000000
 8003148:	00f42400 	.word	0x00f42400
 800314c:	20000004 	.word	0x20000004

08003150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e042      	b.n	80031e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d106      	bne.n	800317c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fe fb88 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2224      	movs	r2, #36	@ 0x24
 8003180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 fa09 	bl	80035ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	691a      	ldr	r2, [r3, #16]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695a      	ldr	r2, [r3, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68da      	ldr	r2, [r3, #12]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2220      	movs	r2, #32
 80031dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	@ 0x28
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	603b      	str	r3, [r7, #0]
 80031fc:	4613      	mov	r3, r2
 80031fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b20      	cmp	r3, #32
 800320e:	d175      	bne.n	80032fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <HAL_UART_Transmit+0x2c>
 8003216:	88fb      	ldrh	r3, [r7, #6]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e06e      	b.n	80032fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2221      	movs	r2, #33	@ 0x21
 800322a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800322e:	f7fe fc3b 	bl	8001aa8 <HAL_GetTick>
 8003232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	88fa      	ldrh	r2, [r7, #6]
 8003238:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	88fa      	ldrh	r2, [r7, #6]
 800323e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003248:	d108      	bne.n	800325c <HAL_UART_Transmit+0x6c>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d104      	bne.n	800325c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003252:	2300      	movs	r3, #0
 8003254:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	e003      	b.n	8003264 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003260:	2300      	movs	r3, #0
 8003262:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003264:	e02e      	b.n	80032c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2200      	movs	r2, #0
 800326e:	2180      	movs	r1, #128	@ 0x80
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f000 f8df 	bl	8003434 <UART_WaitOnFlagUntilTimeout>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d005      	beq.n	8003288 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e03a      	b.n	80032fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10b      	bne.n	80032a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800329c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	3302      	adds	r3, #2
 80032a2:	61bb      	str	r3, [r7, #24]
 80032a4:	e007      	b.n	80032b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	781a      	ldrb	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	3301      	adds	r3, #1
 80032b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1cb      	bne.n	8003266 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	9300      	str	r3, [sp, #0]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	2200      	movs	r2, #0
 80032d6:	2140      	movs	r1, #64	@ 0x40
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f000 f8ab 	bl	8003434 <UART_WaitOnFlagUntilTimeout>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2220      	movs	r2, #32
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e006      	b.n	80032fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032f8:	2300      	movs	r3, #0
 80032fa:	e000      	b.n	80032fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032fc:	2302      	movs	r3, #2
  }
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3720      	adds	r7, #32
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b08a      	sub	sp, #40	@ 0x28
 800330a:	af02      	add	r7, sp, #8
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	603b      	str	r3, [r7, #0]
 8003312:	4613      	mov	r3, r2
 8003314:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b20      	cmp	r3, #32
 8003324:	f040 8081 	bne.w	800342a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_UART_Receive+0x2e>
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e079      	b.n	800342c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2222      	movs	r2, #34	@ 0x22
 8003342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800334c:	f7fe fbac 	bl	8001aa8 <HAL_GetTick>
 8003350:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	88fa      	ldrh	r2, [r7, #6]
 8003356:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	88fa      	ldrh	r2, [r7, #6]
 800335c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003366:	d108      	bne.n	800337a <HAL_UART_Receive+0x74>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d104      	bne.n	800337a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003370:	2300      	movs	r3, #0
 8003372:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	61bb      	str	r3, [r7, #24]
 8003378:	e003      	b.n	8003382 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003382:	e047      	b.n	8003414 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2200      	movs	r2, #0
 800338c:	2120      	movs	r1, #32
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 f850 	bl	8003434 <UART_WaitOnFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e042      	b.n	800342c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10c      	bne.n	80033c6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	3302      	adds	r3, #2
 80033c2:	61bb      	str	r3, [r7, #24]
 80033c4:	e01f      	b.n	8003406 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ce:	d007      	beq.n	80033e0 <HAL_UART_Receive+0xda>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <HAL_UART_Receive+0xe8>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d106      	bne.n	80033ee <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	701a      	strb	r2, [r3, #0]
 80033ec:	e008      	b.n	8003400 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	3301      	adds	r3, #1
 8003404:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800340a:	b29b      	uxth	r3, r3
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003418:	b29b      	uxth	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1b2      	bne.n	8003384 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	e000      	b.n	800342c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800342a:	2302      	movs	r3, #2
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	3720      	adds	r7, #32
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	4613      	mov	r3, r2
 8003442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003444:	e03b      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003446:	6a3b      	ldr	r3, [r7, #32]
 8003448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344c:	d037      	beq.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800344e:	f7fe fb2b 	bl	8001aa8 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	429a      	cmp	r2, r3
 800345c:	d302      	bcc.n	8003464 <UART_WaitOnFlagUntilTimeout+0x30>
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e03a      	b.n	80034de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	d023      	beq.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b80      	cmp	r3, #128	@ 0x80
 800347a:	d020      	beq.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b40      	cmp	r3, #64	@ 0x40
 8003480:	d01d      	beq.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b08      	cmp	r3, #8
 800348e:	d116      	bne.n	80034be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	617b      	str	r3, [r7, #20]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f81d 	bl	80034e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2208      	movs	r2, #8
 80034b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e00f      	b.n	80034de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4013      	ands	r3, r2
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	bf0c      	ite	eq
 80034ce:	2301      	moveq	r3, #1
 80034d0:	2300      	movne	r3, #0
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	461a      	mov	r2, r3
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d0b4      	beq.n	8003446 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b095      	sub	sp, #84	@ 0x54
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	330c      	adds	r3, #12
 80034f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f8:	e853 3f00 	ldrex	r3, [r3]
 80034fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003504:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	330c      	adds	r3, #12
 800350c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800350e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003514:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003516:	e841 2300 	strex	r3, r2, [r1]
 800351a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800351c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1e5      	bne.n	80034ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	3314      	adds	r3, #20
 8003528:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	e853 3f00 	ldrex	r3, [r3]
 8003530:	61fb      	str	r3, [r7, #28]
   return(result);
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3314      	adds	r3, #20
 8003540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003542:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003544:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800354a:	e841 2300 	strex	r3, r2, [r1]
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1e5      	bne.n	8003522 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355a:	2b01      	cmp	r3, #1
 800355c:	d119      	bne.n	8003592 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	330c      	adds	r3, #12
 8003564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	e853 3f00 	ldrex	r3, [r3]
 800356c:	60bb      	str	r3, [r7, #8]
   return(result);
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f023 0310 	bic.w	r3, r3, #16
 8003574:	647b      	str	r3, [r7, #68]	@ 0x44
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	330c      	adds	r3, #12
 800357c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800357e:	61ba      	str	r2, [r7, #24]
 8003580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003582:	6979      	ldr	r1, [r7, #20]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	e841 2300 	strex	r3, r2, [r1]
 800358a:	613b      	str	r3, [r7, #16]
   return(result);
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1e5      	bne.n	800355e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035a0:	bf00      	nop
 80035a2:	3754      	adds	r7, #84	@ 0x54
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035b0:	b0c0      	sub	sp, #256	@ 0x100
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80035c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c8:	68d9      	ldr	r1, [r3, #12]
 80035ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	ea40 0301 	orr.w	r3, r0, r1
 80035d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	431a      	orrs	r2, r3
 80035ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003604:	f021 010c 	bic.w	r1, r1, #12
 8003608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003612:	430b      	orrs	r3, r1
 8003614:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003626:	6999      	ldr	r1, [r3, #24]
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	ea40 0301 	orr.w	r3, r0, r1
 8003632:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4b8f      	ldr	r3, [pc, #572]	@ (8003878 <UART_SetConfig+0x2cc>)
 800363c:	429a      	cmp	r2, r3
 800363e:	d005      	beq.n	800364c <UART_SetConfig+0xa0>
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	4b8d      	ldr	r3, [pc, #564]	@ (800387c <UART_SetConfig+0x2d0>)
 8003648:	429a      	cmp	r2, r3
 800364a:	d104      	bne.n	8003656 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800364c:	f7ff fc9e 	bl	8002f8c <HAL_RCC_GetPCLK2Freq>
 8003650:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003654:	e003      	b.n	800365e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003656:	f7ff fc85 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
 800365a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800365e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003662:	69db      	ldr	r3, [r3, #28]
 8003664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003668:	f040 810c 	bne.w	8003884 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800366c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003670:	2200      	movs	r2, #0
 8003672:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003676:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800367a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800367e:	4622      	mov	r2, r4
 8003680:	462b      	mov	r3, r5
 8003682:	1891      	adds	r1, r2, r2
 8003684:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003686:	415b      	adcs	r3, r3
 8003688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800368a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800368e:	4621      	mov	r1, r4
 8003690:	eb12 0801 	adds.w	r8, r2, r1
 8003694:	4629      	mov	r1, r5
 8003696:	eb43 0901 	adc.w	r9, r3, r1
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	f04f 0300 	mov.w	r3, #0
 80036a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036ae:	4690      	mov	r8, r2
 80036b0:	4699      	mov	r9, r3
 80036b2:	4623      	mov	r3, r4
 80036b4:	eb18 0303 	adds.w	r3, r8, r3
 80036b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80036bc:	462b      	mov	r3, r5
 80036be:	eb49 0303 	adc.w	r3, r9, r3
 80036c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80036c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80036d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80036d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036da:	460b      	mov	r3, r1
 80036dc:	18db      	adds	r3, r3, r3
 80036de:	653b      	str	r3, [r7, #80]	@ 0x50
 80036e0:	4613      	mov	r3, r2
 80036e2:	eb42 0303 	adc.w	r3, r2, r3
 80036e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80036e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80036ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036f0:	f7fc fd6a 	bl	80001c8 <__aeabi_uldivmod>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4b61      	ldr	r3, [pc, #388]	@ (8003880 <UART_SetConfig+0x2d4>)
 80036fa:	fba3 2302 	umull	r2, r3, r3, r2
 80036fe:	095b      	lsrs	r3, r3, #5
 8003700:	011c      	lsls	r4, r3, #4
 8003702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003706:	2200      	movs	r2, #0
 8003708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800370c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003710:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003714:	4642      	mov	r2, r8
 8003716:	464b      	mov	r3, r9
 8003718:	1891      	adds	r1, r2, r2
 800371a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800371c:	415b      	adcs	r3, r3
 800371e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003720:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003724:	4641      	mov	r1, r8
 8003726:	eb12 0a01 	adds.w	sl, r2, r1
 800372a:	4649      	mov	r1, r9
 800372c:	eb43 0b01 	adc.w	fp, r3, r1
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800373c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003740:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003744:	4692      	mov	sl, r2
 8003746:	469b      	mov	fp, r3
 8003748:	4643      	mov	r3, r8
 800374a:	eb1a 0303 	adds.w	r3, sl, r3
 800374e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003752:	464b      	mov	r3, r9
 8003754:	eb4b 0303 	adc.w	r3, fp, r3
 8003758:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003768:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800376c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003770:	460b      	mov	r3, r1
 8003772:	18db      	adds	r3, r3, r3
 8003774:	643b      	str	r3, [r7, #64]	@ 0x40
 8003776:	4613      	mov	r3, r2
 8003778:	eb42 0303 	adc.w	r3, r2, r3
 800377c:	647b      	str	r3, [r7, #68]	@ 0x44
 800377e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003782:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003786:	f7fc fd1f 	bl	80001c8 <__aeabi_uldivmod>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4611      	mov	r1, r2
 8003790:	4b3b      	ldr	r3, [pc, #236]	@ (8003880 <UART_SetConfig+0x2d4>)
 8003792:	fba3 2301 	umull	r2, r3, r3, r1
 8003796:	095b      	lsrs	r3, r3, #5
 8003798:	2264      	movs	r2, #100	@ 0x64
 800379a:	fb02 f303 	mul.w	r3, r2, r3
 800379e:	1acb      	subs	r3, r1, r3
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80037a6:	4b36      	ldr	r3, [pc, #216]	@ (8003880 <UART_SetConfig+0x2d4>)
 80037a8:	fba3 2302 	umull	r2, r3, r3, r2
 80037ac:	095b      	lsrs	r3, r3, #5
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80037b4:	441c      	add	r4, r3
 80037b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037ba:	2200      	movs	r2, #0
 80037bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80037c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80037c8:	4642      	mov	r2, r8
 80037ca:	464b      	mov	r3, r9
 80037cc:	1891      	adds	r1, r2, r2
 80037ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80037d0:	415b      	adcs	r3, r3
 80037d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80037d8:	4641      	mov	r1, r8
 80037da:	1851      	adds	r1, r2, r1
 80037dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80037de:	4649      	mov	r1, r9
 80037e0:	414b      	adcs	r3, r1
 80037e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	f04f 0300 	mov.w	r3, #0
 80037ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037f0:	4659      	mov	r1, fp
 80037f2:	00cb      	lsls	r3, r1, #3
 80037f4:	4651      	mov	r1, sl
 80037f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037fa:	4651      	mov	r1, sl
 80037fc:	00ca      	lsls	r2, r1, #3
 80037fe:	4610      	mov	r0, r2
 8003800:	4619      	mov	r1, r3
 8003802:	4603      	mov	r3, r0
 8003804:	4642      	mov	r2, r8
 8003806:	189b      	adds	r3, r3, r2
 8003808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800380c:	464b      	mov	r3, r9
 800380e:	460a      	mov	r2, r1
 8003810:	eb42 0303 	adc.w	r3, r2, r3
 8003814:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003824:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003828:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800382c:	460b      	mov	r3, r1
 800382e:	18db      	adds	r3, r3, r3
 8003830:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003832:	4613      	mov	r3, r2
 8003834:	eb42 0303 	adc.w	r3, r2, r3
 8003838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800383a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800383e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003842:	f7fc fcc1 	bl	80001c8 <__aeabi_uldivmod>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4b0d      	ldr	r3, [pc, #52]	@ (8003880 <UART_SetConfig+0x2d4>)
 800384c:	fba3 1302 	umull	r1, r3, r3, r2
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	2164      	movs	r1, #100	@ 0x64
 8003854:	fb01 f303 	mul.w	r3, r1, r3
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	3332      	adds	r3, #50	@ 0x32
 800385e:	4a08      	ldr	r2, [pc, #32]	@ (8003880 <UART_SetConfig+0x2d4>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	095b      	lsrs	r3, r3, #5
 8003866:	f003 0207 	and.w	r2, r3, #7
 800386a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4422      	add	r2, r4
 8003872:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003874:	e106      	b.n	8003a84 <UART_SetConfig+0x4d8>
 8003876:	bf00      	nop
 8003878:	40011000 	.word	0x40011000
 800387c:	40011400 	.word	0x40011400
 8003880:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003884:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003888:	2200      	movs	r2, #0
 800388a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800388e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003892:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003896:	4642      	mov	r2, r8
 8003898:	464b      	mov	r3, r9
 800389a:	1891      	adds	r1, r2, r2
 800389c:	6239      	str	r1, [r7, #32]
 800389e:	415b      	adcs	r3, r3
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038a6:	4641      	mov	r1, r8
 80038a8:	1854      	adds	r4, r2, r1
 80038aa:	4649      	mov	r1, r9
 80038ac:	eb43 0501 	adc.w	r5, r3, r1
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	00eb      	lsls	r3, r5, #3
 80038ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038be:	00e2      	lsls	r2, r4, #3
 80038c0:	4614      	mov	r4, r2
 80038c2:	461d      	mov	r5, r3
 80038c4:	4643      	mov	r3, r8
 80038c6:	18e3      	adds	r3, r4, r3
 80038c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038cc:	464b      	mov	r3, r9
 80038ce:	eb45 0303 	adc.w	r3, r5, r3
 80038d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038e6:	f04f 0200 	mov.w	r2, #0
 80038ea:	f04f 0300 	mov.w	r3, #0
 80038ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038f2:	4629      	mov	r1, r5
 80038f4:	008b      	lsls	r3, r1, #2
 80038f6:	4621      	mov	r1, r4
 80038f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038fc:	4621      	mov	r1, r4
 80038fe:	008a      	lsls	r2, r1, #2
 8003900:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003904:	f7fc fc60 	bl	80001c8 <__aeabi_uldivmod>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4b60      	ldr	r3, [pc, #384]	@ (8003a90 <UART_SetConfig+0x4e4>)
 800390e:	fba3 2302 	umull	r2, r3, r3, r2
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	011c      	lsls	r4, r3, #4
 8003916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800391a:	2200      	movs	r2, #0
 800391c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003920:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003924:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003928:	4642      	mov	r2, r8
 800392a:	464b      	mov	r3, r9
 800392c:	1891      	adds	r1, r2, r2
 800392e:	61b9      	str	r1, [r7, #24]
 8003930:	415b      	adcs	r3, r3
 8003932:	61fb      	str	r3, [r7, #28]
 8003934:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003938:	4641      	mov	r1, r8
 800393a:	1851      	adds	r1, r2, r1
 800393c:	6139      	str	r1, [r7, #16]
 800393e:	4649      	mov	r1, r9
 8003940:	414b      	adcs	r3, r1
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003950:	4659      	mov	r1, fp
 8003952:	00cb      	lsls	r3, r1, #3
 8003954:	4651      	mov	r1, sl
 8003956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800395a:	4651      	mov	r1, sl
 800395c:	00ca      	lsls	r2, r1, #3
 800395e:	4610      	mov	r0, r2
 8003960:	4619      	mov	r1, r3
 8003962:	4603      	mov	r3, r0
 8003964:	4642      	mov	r2, r8
 8003966:	189b      	adds	r3, r3, r2
 8003968:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800396c:	464b      	mov	r3, r9
 800396e:	460a      	mov	r2, r1
 8003970:	eb42 0303 	adc.w	r3, r2, r3
 8003974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003982:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003984:	f04f 0200 	mov.w	r2, #0
 8003988:	f04f 0300 	mov.w	r3, #0
 800398c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003990:	4649      	mov	r1, r9
 8003992:	008b      	lsls	r3, r1, #2
 8003994:	4641      	mov	r1, r8
 8003996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800399a:	4641      	mov	r1, r8
 800399c:	008a      	lsls	r2, r1, #2
 800399e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80039a2:	f7fc fc11 	bl	80001c8 <__aeabi_uldivmod>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4611      	mov	r1, r2
 80039ac:	4b38      	ldr	r3, [pc, #224]	@ (8003a90 <UART_SetConfig+0x4e4>)
 80039ae:	fba3 2301 	umull	r2, r3, r3, r1
 80039b2:	095b      	lsrs	r3, r3, #5
 80039b4:	2264      	movs	r2, #100	@ 0x64
 80039b6:	fb02 f303 	mul.w	r3, r2, r3
 80039ba:	1acb      	subs	r3, r1, r3
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	3332      	adds	r3, #50	@ 0x32
 80039c0:	4a33      	ldr	r2, [pc, #204]	@ (8003a90 <UART_SetConfig+0x4e4>)
 80039c2:	fba2 2303 	umull	r2, r3, r2, r3
 80039c6:	095b      	lsrs	r3, r3, #5
 80039c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039cc:	441c      	add	r4, r3
 80039ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039d2:	2200      	movs	r2, #0
 80039d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80039d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80039d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80039dc:	4642      	mov	r2, r8
 80039de:	464b      	mov	r3, r9
 80039e0:	1891      	adds	r1, r2, r2
 80039e2:	60b9      	str	r1, [r7, #8]
 80039e4:	415b      	adcs	r3, r3
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039ec:	4641      	mov	r1, r8
 80039ee:	1851      	adds	r1, r2, r1
 80039f0:	6039      	str	r1, [r7, #0]
 80039f2:	4649      	mov	r1, r9
 80039f4:	414b      	adcs	r3, r1
 80039f6:	607b      	str	r3, [r7, #4]
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a04:	4659      	mov	r1, fp
 8003a06:	00cb      	lsls	r3, r1, #3
 8003a08:	4651      	mov	r1, sl
 8003a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a0e:	4651      	mov	r1, sl
 8003a10:	00ca      	lsls	r2, r1, #3
 8003a12:	4610      	mov	r0, r2
 8003a14:	4619      	mov	r1, r3
 8003a16:	4603      	mov	r3, r0
 8003a18:	4642      	mov	r2, r8
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a1e:	464b      	mov	r3, r9
 8003a20:	460a      	mov	r2, r1
 8003a22:	eb42 0303 	adc.w	r3, r2, r3
 8003a26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a32:	667a      	str	r2, [r7, #100]	@ 0x64
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a40:	4649      	mov	r1, r9
 8003a42:	008b      	lsls	r3, r1, #2
 8003a44:	4641      	mov	r1, r8
 8003a46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	008a      	lsls	r2, r1, #2
 8003a4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a52:	f7fc fbb9 	bl	80001c8 <__aeabi_uldivmod>
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a90 <UART_SetConfig+0x4e4>)
 8003a5c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a60:	095b      	lsrs	r3, r3, #5
 8003a62:	2164      	movs	r1, #100	@ 0x64
 8003a64:	fb01 f303 	mul.w	r3, r1, r3
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	3332      	adds	r3, #50	@ 0x32
 8003a6e:	4a08      	ldr	r2, [pc, #32]	@ (8003a90 <UART_SetConfig+0x4e4>)
 8003a70:	fba2 2303 	umull	r2, r3, r2, r3
 8003a74:	095b      	lsrs	r3, r3, #5
 8003a76:	f003 020f 	and.w	r2, r3, #15
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4422      	add	r2, r4
 8003a82:	609a      	str	r2, [r3, #8]
}
 8003a84:	bf00      	nop
 8003a86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a90:	51eb851f 	.word	0x51eb851f

08003a94 <memset>:
 8003a94:	4402      	add	r2, r0
 8003a96:	4603      	mov	r3, r0
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d100      	bne.n	8003a9e <memset+0xa>
 8003a9c:	4770      	bx	lr
 8003a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003aa2:	e7f9      	b.n	8003a98 <memset+0x4>

08003aa4 <__libc_init_array>:
 8003aa4:	b570      	push	{r4, r5, r6, lr}
 8003aa6:	4d0d      	ldr	r5, [pc, #52]	@ (8003adc <__libc_init_array+0x38>)
 8003aa8:	4c0d      	ldr	r4, [pc, #52]	@ (8003ae0 <__libc_init_array+0x3c>)
 8003aaa:	1b64      	subs	r4, r4, r5
 8003aac:	10a4      	asrs	r4, r4, #2
 8003aae:	2600      	movs	r6, #0
 8003ab0:	42a6      	cmp	r6, r4
 8003ab2:	d109      	bne.n	8003ac8 <__libc_init_array+0x24>
 8003ab4:	4d0b      	ldr	r5, [pc, #44]	@ (8003ae4 <__libc_init_array+0x40>)
 8003ab6:	4c0c      	ldr	r4, [pc, #48]	@ (8003ae8 <__libc_init_array+0x44>)
 8003ab8:	f000 f826 	bl	8003b08 <_init>
 8003abc:	1b64      	subs	r4, r4, r5
 8003abe:	10a4      	asrs	r4, r4, #2
 8003ac0:	2600      	movs	r6, #0
 8003ac2:	42a6      	cmp	r6, r4
 8003ac4:	d105      	bne.n	8003ad2 <__libc_init_array+0x2e>
 8003ac6:	bd70      	pop	{r4, r5, r6, pc}
 8003ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003acc:	4798      	blx	r3
 8003ace:	3601      	adds	r6, #1
 8003ad0:	e7ee      	b.n	8003ab0 <__libc_init_array+0xc>
 8003ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ad6:	4798      	blx	r3
 8003ad8:	3601      	adds	r6, #1
 8003ada:	e7f2      	b.n	8003ac2 <__libc_init_array+0x1e>
 8003adc:	08003d6c 	.word	0x08003d6c
 8003ae0:	08003d6c 	.word	0x08003d6c
 8003ae4:	08003d6c 	.word	0x08003d6c
 8003ae8:	08003d70 	.word	0x08003d70

08003aec <memcpy>:
 8003aec:	440a      	add	r2, r1
 8003aee:	4291      	cmp	r1, r2
 8003af0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003af4:	d100      	bne.n	8003af8 <memcpy+0xc>
 8003af6:	4770      	bx	lr
 8003af8:	b510      	push	{r4, lr}
 8003afa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003afe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b02:	4291      	cmp	r1, r2
 8003b04:	d1f9      	bne.n	8003afa <memcpy+0xe>
 8003b06:	bd10      	pop	{r4, pc}

08003b08 <_init>:
 8003b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0a:	bf00      	nop
 8003b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b0e:	bc08      	pop	{r3}
 8003b10:	469e      	mov	lr, r3
 8003b12:	4770      	bx	lr

08003b14 <_fini>:
 8003b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b16:	bf00      	nop
 8003b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1a:	bc08      	pop	{r3}
 8003b1c:	469e      	mov	lr, r3
 8003b1e:	4770      	bx	lr
