
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003511                       # Number of seconds simulated
sim_ticks                                  3510636264                       # Number of ticks simulated
final_tick                               575013559383                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324479                       # Simulator instruction rate (inst/s)
host_op_rate                                   417368                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265051                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928064                       # Number of bytes of host memory used
host_seconds                                 13245.15                       # Real time elapsed on the host
sim_insts                                  4297765158                       # Number of instructions simulated
sim_ops                                    5528105764                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       262272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       386688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       146560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               902144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       217344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            217344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2049                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3021                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1145                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7048                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1698                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1698                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       546909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74707825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       473988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    110147555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       510449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41747418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       546909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28293447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               256974500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       546909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       473988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       510449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       546909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2078256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61910145                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61910145                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61910145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       546909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74707825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       473988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    110147555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       510449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41747418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       546909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28293447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              318884645                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872618                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509114                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185441                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417008                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374661                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5899                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15975816                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872618                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582215                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908888                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        461087                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669385                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7859437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.341856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.165921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4569164     58.14%     58.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164369      2.09%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299118      3.81%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280142      3.56%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456981      5.81%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476232      6.06%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114076      1.45%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85738      1.09%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413617     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7859437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341215                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897637                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495680                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       447327                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181860                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12865                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721695                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313717                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          729                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17877435                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721695                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645471                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         192618                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        48448                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043903                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       207293                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17392402                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69803                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23102452                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79181689                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79181689                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8189402                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2041                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           551076                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10201                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       228712                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16448677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13843216                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18677                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5017330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13763305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7859437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2786785     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1444725     18.38%     53.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1277756     16.26%     70.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771731      9.82%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       801006     10.19%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473193      6.02%     96.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209952      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56227      0.72%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38062      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7859437                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54795     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17829     21.59%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9963     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863083     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109603      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376449     17.17%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493081      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13843216                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82587                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005966                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35647132                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21468061                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925803                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34733                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784241                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143096                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721695                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         127966                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6433                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16450681                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669195                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582037                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208024                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578313                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281440                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264902                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762612                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048839                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481172                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.612857                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397587                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381815                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218694                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20097909                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.589517                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408933                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5078975                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185731                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7137742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593190                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.302152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3341240     46.81%     46.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493395     20.92%     67.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833431     11.68%     79.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283991      3.98%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273352      3.83%     87.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115028      1.61%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299222      4.19%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88996      1.25%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409087      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7137742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409087                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23179408                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33623811                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 559356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841879                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841879                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187819                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62789254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17552848                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18401773                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2772256                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2253872                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       189817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1133405                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1073892                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          290601                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8179                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2772366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15370254                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2772256                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1364493                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3374912                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1019471                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        803173                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1357216                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7775860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.442854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4400948     56.60%     56.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          295454      3.80%     60.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238223      3.06%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          578956      7.45%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          158026      2.03%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          201217      2.59%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146888      1.89%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82176      1.06%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1673972     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7775860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.329294                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.825708                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2901097                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       787629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3242542                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23346                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        821241                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       472245                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4205                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18369217                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9466                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        821241                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3115736                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         153754                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       315628                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3046071                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       323425                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17717307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3434                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133198                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       100923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          472                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24791117                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82693003                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82693003                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15154135                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9636947                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2159                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           893761                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1657441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13778                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       312033                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16742173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13275319                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27268                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5813037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17768035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          679                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7775860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.707248                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.879524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2850907     36.66%     36.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1614070     20.76%     57.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1085102     13.95%     71.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786166     10.11%     81.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       668674      8.60%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352157      4.53%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298280      3.84%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56646      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        63858      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7775860                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          77937     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16318     14.87%     85.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15456     14.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11063178     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188576      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1468      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1316598      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       705499      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13275319                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.576867                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             109712                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008264                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34463472                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22558893                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12936937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13385031                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49876                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       660036                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220284                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        821241                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          70191                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7613                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16745789                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1657441                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844006                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2147                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220188                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13064690                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1237107                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       210623                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1924597                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1844276                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            687490                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.551848                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12945623                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12936937                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8431202                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23800793                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.536674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354240                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8877659                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10902728                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5843148                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2936                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       189876                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6954619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.567696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.122047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2851716     41.00%     41.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1860242     26.75%     67.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       753875     10.84%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       424978      6.11%     84.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       348908      5.02%     89.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       142739      2.05%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170869      2.46%     94.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85075      1.22%     95.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       316217      4.55%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6954619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8877659                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10902728                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1621127                       # Number of memory references committed
system.switch_cpus1.commit.loads               997405                       # Number of loads committed
system.switch_cpus1.commit.membars               1468                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1566541                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9823744                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221962                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       316217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23384278                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34313558                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 642933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8877659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10902728                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8877659                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.948312                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.948312                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.054505                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.054505                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58764272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17877961                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16951586                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2936                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2994490                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2441959                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201730                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1227215                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1162741                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          320987                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8937                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2990073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16442830                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2994490                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1483728                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3645239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1067255                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        608843                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1475421                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8107288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.287711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4462049     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240467      2.97%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445667      5.50%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          448528      5.53%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278796      3.44%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223614      2.76%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138177      1.70%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130389      1.61%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1739601     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8107288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355691                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.953110                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3119399                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       602978                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3500765                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21807                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        862338                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       506093                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          750                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19710055                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        862338                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3347951                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          99596                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       191716                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3289748                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315935                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18998418                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        131711                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96481                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26699655                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88599820                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88599820                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16453739                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10245916                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3354                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           882897                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1755294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       893772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11570                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       387461                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17901998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14241659                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28039                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6080259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18591735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8107288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.890509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2841652     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1719860     21.21%     56.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1190139     14.68%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       749824      9.25%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       784991      9.68%     89.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381237      4.70%     94.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       300948      3.71%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68884      0.85%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69753      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8107288                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88502     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16853     13.86%     86.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16271     13.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11917464     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191373      1.34%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1619      0.01%     85.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1378440      9.68%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       752763      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14241659                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.691651                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121626                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008540                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36740271                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23985530                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13914067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14363285                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45442                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       682850                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       214404                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        862338                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          51286                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8665                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17905245                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        35413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1755294                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       893772                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237196                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14052701                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1315069                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       188958                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2051516                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1993057                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            736447                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.669206                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13918439                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13914067                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8867011                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25433478                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652739                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348635                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9582337                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11798342                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6106953                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203426                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7244950                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2816580     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1997785     27.57%     66.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       828103     11.43%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       414334      5.72%     83.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414779      5.73%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169990      2.35%     91.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       172179      2.38%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        90391      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       340809      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7244950                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9582337                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11798342                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1751812                       # Number of memory references committed
system.switch_cpus2.commit.loads              1072444                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1702830                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10629440                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243298                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       340809                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24809436                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36673529                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 311505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9582337                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11798342                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9582337                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878574                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878574                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138208                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138208                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63116241                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19340417                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18112665                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3097765                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2529266                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       207779                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1287588                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1217660                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          317963                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9160                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3200427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16817259                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3097765                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1535623                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3644596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1081782                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        670530                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1558281                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        80873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8387865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.321918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4743269     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          297541      3.55%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          450396      5.37%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          310076      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          217729      2.60%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          210779      2.51%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          127318      1.52%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          273722      3.26%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1757035     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8387865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367958                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3293593                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       692665                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3478814                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        50685                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        872095                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       519585                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20129446                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        872095                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3479410                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          48260                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       377860                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3340023                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       270206                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19522478                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        112227                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        92590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27390194                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     90857372                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     90857372                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16810094                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10580066                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3500                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1677                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           811091                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1788291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       912282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10954                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       232447                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18184615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14512017                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29295                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6090925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18612247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8387865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.730120                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916418                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3138056     37.41%     37.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1649961     19.67%     57.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1158156     13.81%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       781800      9.32%     80.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       798655      9.52%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       380041      4.53%     94.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339605      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64839      0.77%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76752      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8387865                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          78820     70.73%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15657     14.05%     84.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16956     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12137762     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       183050      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1425877      9.83%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       763658      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14512017                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.723765                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             111433                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007679                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     37552622                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24278925                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14107436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14623450                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        45881                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       696012                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       217628                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        872095                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24952                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4792                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18187964                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1788291                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       912282                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1677                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239609                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14243524                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1332920                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       268488                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2077619                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2024889                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744699                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.691872                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14113662                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14107436                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9132989                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25941942                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.675708                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352055                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9773689                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12047417                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6140545                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       209255                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7515770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.602952                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.162139                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3004508     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2094152     27.86%     67.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       791900     10.54%     78.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       444068      5.91%     84.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       371330      4.94%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166555      2.22%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       158930      2.11%     93.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109030      1.45%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375297      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7515770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9773689                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12047417                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1786930                       # Number of memory references committed
system.switch_cpus3.commit.loads              1092276                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1747895                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10845832                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       249180                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375297                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25328435                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37248608                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  30928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9773689                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12047417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9773689                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861373                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861373                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160937                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160937                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        63969853                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19622577                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18509165                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l20.replacements                          2064                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                           93191                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4112                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.663181                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  27                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.217435                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   935.913907                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1074.868658                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.013184                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004989                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.456989                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.524838                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2993                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2993                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             714                       # number of Writeback hits
system.l20.Writeback_hits::total                  714                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2993                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2993                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2993                       # number of overall hits
system.l20.overall_hits::total                   2993                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2049                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2064                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2049                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2064                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2049                       # number of overall misses
system.l20.overall_misses::total                 2064                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3368190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    328107299                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      331475489                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3368190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    328107299                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       331475489                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3368190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    328107299                       # number of overall miss cycles
system.l20.overall_miss_latency::total      331475489                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5042                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5057                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          714                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              714                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5042                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5057                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5042                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5057                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.406386                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408147                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.406386                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408147                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.406386                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408147                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       224546                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160130.453392                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160598.589632                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       224546                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160130.453392                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160598.589632                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       224546                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160130.453392                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160598.589632                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 299                       # number of writebacks
system.l20.writebacks::total                      299                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2049                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2064                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2049                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2064                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2049                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2064                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    304707090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    307902823                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    304707090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    307902823                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    304707090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    307902823                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408147                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408147                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408147                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148710.146413                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149177.724322                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148710.146413                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149177.724322                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148710.146413                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149177.724322                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3034                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          117364                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5082                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.094057                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.998280                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   843.641196                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1191.360524                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003905                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.411934                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581719                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3524                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3524                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             760                       # number of Writeback hits
system.l21.Writeback_hits::total                  760                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3524                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3524                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3524                       # number of overall hits
system.l21.overall_hits::total                   3524                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3021                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3034                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3021                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3034                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3021                       # number of overall misses
system.l21.overall_misses::total                 3034                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2191325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    553934910                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      556126235                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2191325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    553934910                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       556126235                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2191325                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    553934910                       # number of overall miss cycles
system.l21.overall_miss_latency::total      556126235                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6545                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6558                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          760                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              760                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6545                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6558                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6545                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6558                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.461574                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.462641                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.461574                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.462641                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.461574                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.462641                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 183361.439921                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 183298.033949                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 183361.439921                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 183298.033949                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 183361.439921                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 183298.033949                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 451                       # number of writebacks
system.l21.writebacks::total                      451                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3021                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3034                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3021                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3034                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3021                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3034                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    519068631                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    521111076                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    519068631                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    521111076                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    519068631                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    521111076                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.461574                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.462641                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.461574                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.462641                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.461574                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.462641                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171820.136048                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 171757.111404                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171820.136048                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 171757.111404                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171820.136048                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 171757.111404                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1160                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          168562                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3208                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.544264                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.214081                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.413049                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   566.533966                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1443.838904                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011823                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006549                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.276628                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.704999                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2657                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2657                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             883                       # number of Writeback hits
system.l22.Writeback_hits::total                  883                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2657                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2657                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2657                       # number of overall hits
system.l22.overall_hits::total                   2657                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1145                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1159                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1145                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1159                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1145                       # number of overall misses
system.l22.overall_misses::total                 1159                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1855961                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    187220493                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      189076454                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1855961                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    187220493                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       189076454                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1855961                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    187220493                       # number of overall miss cycles
system.l22.overall_miss_latency::total      189076454                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3802                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          883                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              883                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3802                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3802                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301157                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.303721                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301157                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.303721                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301157                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.303721                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163511.347598                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163137.578947                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163511.347598                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163137.578947                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163511.347598                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163137.578947                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 509                       # number of writebacks
system.l22.writebacks::total                      509                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1145                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1159                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1145                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1159                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1145                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1159                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    174152306                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    175848452                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    174152306                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    175848452                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    174152306                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    175848452                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301157                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.303721                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301157                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.303721                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301157                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.303721                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152098.083843                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151724.289905                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152098.083843                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151724.289905                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152098.083843                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151724.289905                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           791                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          182782                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2839                       # Sample count of references to valid blocks.
system.l23.avg_refs                         64.382529                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  35                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.873134                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   381.873483                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1617.253383                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006774                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.186462                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.789675                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2470                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2470                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             814                       # number of Writeback hits
system.l23.Writeback_hits::total                  814                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2470                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2470                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2470                       # number of overall hits
system.l23.overall_hits::total                   2470                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          776                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  791                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          776                       # number of demand (read+write) misses
system.l23.demand_misses::total                   791                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          776                       # number of overall misses
system.l23.overall_misses::total                  791                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2343062                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    127841207                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      130184269                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2343062                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    127841207                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       130184269                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2343062                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    127841207                       # number of overall miss cycles
system.l23.overall_miss_latency::total      130184269                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3246                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3261                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          814                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              814                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3246                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3261                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3246                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3261                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.239063                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242564                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.239063                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242564                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.239063                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242564                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 156204.133333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164743.823454                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164581.882427                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 156204.133333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164743.823454                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164581.882427                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 156204.133333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164743.823454                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164581.882427                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 439                       # number of writebacks
system.l23.writebacks::total                      439                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          776                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             791                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          776                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              791                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          776                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             791                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2173112                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    118987347                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    121160459                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2173112                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    118987347                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    121160459                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2173112                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    118987347                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    121160459                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239063                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242564                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.239063                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242564                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.239063                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242564                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144874.133333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153334.210052                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 153173.778761                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144874.133333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153334.210052                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 153173.778761                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144874.133333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153334.210052                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 153173.778761                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.863554                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701479                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.710332                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.863554                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023820                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669365                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669365                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669365                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669365                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669365                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669365                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4963438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4963438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4963438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4963438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4963438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4963438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669385                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 248171.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 248171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 248171.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3383467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3383467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3383467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935766                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42267.981502                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.953418                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.046582                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777162                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222838                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067409                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504349                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504349                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504349                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504349                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17364                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17364                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17364                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17364                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1928472709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1928472709                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1928472709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1928472709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1928472709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1928472709                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008329                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006886                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006886                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006886                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006886                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111061.547397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111061.547397                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111061.547397                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111061.547397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111061.547397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111061.547397                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu0.dcache.writebacks::total              714                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12322                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12322                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12322                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    351441384                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    351441384                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    351441384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    351441384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    351441384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    351441384                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69702.773503                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69702.773503                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69702.773503                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69702.773503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69702.773503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69702.773503                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.963054                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088330611                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194214.941532                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.963054                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020774                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794813                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1357197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1357197                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1357197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1357197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1357197                       # number of overall hits
system.cpu1.icache.overall_hits::total        1357197                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2798058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2798058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1357216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1357216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1357216                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1357216                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1357216                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1357216                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6545                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177764128                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6801                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26137.939715                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.046932                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.953068                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       939166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         939166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       620786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        620786                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2024                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2024                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1559952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1559952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1559952                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1559952                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14530                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14530                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14530                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14530                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14530                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1460778185                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1460778185                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1460778185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1460778185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1460778185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1460778185                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       953696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       953696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       620786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       620786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1574482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1574482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1574482                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1574482                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015235                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015235                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009228                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009228                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009228                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009228                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100535.318995                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100535.318995                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100535.318995                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100535.318995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100535.318995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100535.318995                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          760                       # number of writebacks
system.cpu1.dcache.writebacks::total              760                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7985                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7985                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7985                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7985                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6545                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6545                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    582378719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    582378719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    582378719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    582378719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    582378719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    582378719                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88980.705730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88980.705730                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88980.705730                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88980.705730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88980.705730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88980.705730                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.959826                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086115089                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345820.926566                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959826                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022372                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741923                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1475405                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1475405                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1475405                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1475405                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1475405                       # number of overall hits
system.cpu2.icache.overall_hits::total        1475405                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2184306                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2184306                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1475421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1475421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1475421                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1475421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1475421                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1475421                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3802                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166238478                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40965.618038                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.379434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.620566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856951                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143049                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1002617                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1002617                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676179                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676179                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1678796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1678796                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1678796                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1678796                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9912                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9912                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9912                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9912                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9912                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9912                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    800276744                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    800276744                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    800276744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    800276744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    800276744                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    800276744                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1012529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1012529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1688708                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1688708                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1688708                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1688708                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009789                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009789                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005870                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005870                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005870                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005870                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80738.170299                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80738.170299                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 80738.170299                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80738.170299                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 80738.170299                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80738.170299                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu2.dcache.writebacks::total              883                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6110                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6110                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6110                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6110                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3802                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    204945938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    204945938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    204945938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    204945938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    204945938                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    204945938                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53904.770647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53904.770647                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 53904.770647                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53904.770647                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 53904.770647                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53904.770647                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               460.956594                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089499550                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2363339.587852                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.956594                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023969                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738712                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1558263                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1558263                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1558263                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1558263                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1558263                       # number of overall hits
system.cpu3.icache.overall_hits::total        1558263                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2982516                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2982516                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2982516                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2982516                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2982516                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2982516                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1558281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1558281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1558281                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1558281                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1558281                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1558281                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165695.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165695.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165695.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165695.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165695.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165695.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2358407                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2358407                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2358407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2358407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2358407                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2358407                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157227.133333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157227.133333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157227.133333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157227.133333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157227.133333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157227.133333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3246                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161294930                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3502                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46057.946887                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   213.458783                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    42.541217                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.833823                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.166177                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1014602                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1014602                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       691314                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        691314                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1705916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1705916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1705916                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1705916                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6549                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6549                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6549                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6549                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6549                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    361185539                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    361185539                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    361185539                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    361185539                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    361185539                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    361185539                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1021151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1021151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       691314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       691314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1712465                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1712465                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1712465                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1712465                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006413                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006413                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003824                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003824                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55151.250420                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55151.250420                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55151.250420                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55151.250420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55151.250420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55151.250420                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu3.dcache.writebacks::total              814                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3303                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3303                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3303                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3303                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3246                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3246                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3246                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3246                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3246                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3246                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    146978899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    146978899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    146978899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    146978899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    146978899                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    146978899                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001896                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001896                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 45280.005853                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45280.005853                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45280.005853                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45280.005853                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 45280.005853                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45280.005853                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
