 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct 23 23:45:54 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U12_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                    0.72       0.72 f
  U12_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U11_REG_FILE/Rd_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/Rd_DATA_reg[7]/CK (SDFFRQX2M)              0.00       0.00 r
  U11_REG_FILE/Rd_DATA_reg[7]/Q (SDFFRQX2M)               0.72       0.72 f
  U11_REG_FILE/Rd_DATA[7] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       0.72 f
  U12_ALU/test_si (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       0.72 f
  U12_ALU/ALU_OUT_reg[0]/SI (SDFFRQX2M)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U12_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                    0.73       0.73 f
  U12_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                  0.00       0.00 r
  U12_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                   0.73       0.73 f
  U12_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                    0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                    0.73       0.73 f
  U12_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U12_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                    0.74       0.74 f
  U12_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U12_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                    0.74       0.74 f
  U12_ALU/U17/Y (AO22X8M)                                 0.29       1.03 f
  U12_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                    0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                    0.84       0.84 r
  U12_ALU/U16/Y (OAI2BB2X1M)                              0.45       1.29 r
  U12_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                    0.00       1.29 r
  data arrival time                                                  1.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U12_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                    0.84       0.84 r
  U12_ALU/U15/Y (OAI2BB2X1M)                              0.45       1.29 r
  U12_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                    0.00       1.29 r
  data arrival time                                                  1.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (AOI2BB2X1M)
                                                          0.51      55.30 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)
                                                          0.39      55.69 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00      55.69 r
  data arrival time                                                 55.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -55.69
  --------------------------------------------------------------------------
  slack (MET)                                                       55.83


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.66      55.45 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U48/Y (MXI2X1M)
                                                          0.48      55.93 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/D (SDFFRX2M)
                                                          0.00      55.93 f
  data arrival time                                                 55.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -55.93
  --------------------------------------------------------------------------
  slack (MET)                                                       56.12


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.66      55.45 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)
                                                          0.48      55.93 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRX2M)
                                                          0.00      55.93 f
  data arrival time                                                 55.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -55.93
  --------------------------------------------------------------------------
  slack (MET)                                                       56.12


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.66      55.45 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)
                                                          0.48      55.93 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRX1M)
                                                          0.00      55.93 f
  data arrival time                                                 55.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -55.93
  --------------------------------------------------------------------------
  slack (MET)                                                       56.13


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)      0.61      56.66 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.66 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      56.66 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.41      57.07 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFRX1M)
                                                          0.00      57.07 r
  data arrival time                                                 57.07

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -57.07
  --------------------------------------------------------------------------
  slack (MET)                                                       57.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U10/Y (NOR2X2M)      0.83      56.88 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.88 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/Enable (strt_chk_test_1)
                                                          0.00      56.88 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)      0.66      57.55 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFRX1M)
                                                          0.00      57.55 r
  data arrival time                                                 57.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -57.55
  --------------------------------------------------------------------------
  slack (MET)                                                       57.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.85      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U39/Y (AOI21BX2M)
                                                          0.42      57.32 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          0.45      57.77 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRX1M)
                                                          0.00      57.77 r
  data arrival time                                                 57.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -57.77
  --------------------------------------------------------------------------
  slack (MET)                                                       57.93


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U9/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.85      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.90 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U32/Y (AOI21X2M)
                                                          0.58      57.48 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.73      58.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFRX1M)
                                                          0.00      58.22 r
  data arrival time                                                 58.22

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -58.22
  --------------------------------------------------------------------------
  slack (MET)                                                       58.40


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44/Y (OAI32X2M)
                                                          0.40      58.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFRX1M)
                                                          0.00      58.97 f
  data arrival time                                                 58.97

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -58.97
  --------------------------------------------------------------------------
  slack (MET)                                                       59.14


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.37      58.94 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00      58.94 f
  data arrival time                                                 58.94

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -58.94
  --------------------------------------------------------------------------
  slack (MET)                                                       59.15


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.33      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (SDFFRQX2M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.36


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.33      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX2M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.36


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.33      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX1M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.37


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.33      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (SDFFRX1M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.38


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U41/Y (NOR2X2M)
                                                          0.34      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (SDFFRQX2M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.38


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.75      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      58.57 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.06 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      59.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.34      60.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (SDFFRX1M)
                                                          0.00      60.23 f
  data arrival time                                                 60.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -60.23
  --------------------------------------------------------------------------
  slack (MET)                                                       60.42


  Startpoint: U0_RST_SYNC1/RST_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RST_SYNC1/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC1/RST_REG_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC1/RST_REG_reg[0]/Q (SDFFRQX2M)               0.63       0.63 f
  U0_RST_SYNC1/RST_REG_reg[1]/D (SDFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC1/RST_REG_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[3][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U2/SYNC_reg_reg[3][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[2][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U2/SYNC_reg_reg[2][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[1][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U2/SYNC_reg_reg[1][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[0][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[0][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U2/SYNC_reg_reg[0][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U2_DATA_SYNC/sync_flops_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/sync_flops_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/sync_flops_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  U2_DATA_SYNC/sync_flops_reg[0]/Q (SDFFRQX2M)            0.63       0.63 f
  U2_DATA_SYNC/sync_flops_reg[1]/D (SDFFRQX2M)            0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/sync_flops_reg[1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_RST_SYNC1/RST_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RST_SYNC1/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC1/RST_REG_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC1/RST_REG_reg[0]/Q (SDFFRQX2M)               0.68       0.68 r
  U0_RST_SYNC1/RST_REG_reg[1]/SI (SDFFRQX2M)              0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC1/RST_REG_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[3][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U2/SYNC_reg_reg[3][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[2][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U2/SYNC_reg_reg[2][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[1][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U2/SYNC_reg_reg[1][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[0][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[0][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U2/SYNC_reg_reg[0][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U2_DATA_SYNC/sync_flops_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/sync_flops_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/sync_flops_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  U2_DATA_SYNC/sync_flops_reg[0]/Q (SDFFRQX2M)            0.68       0.68 r
  U2_DATA_SYNC/sync_flops_reg[1]/SI (SDFFRQX2M)           0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/sync_flops_reg[1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U2_DATA_SYNC/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.00 r
  U2_DATA_SYNC/enable_flop_reg/Q (SDFFRQX2M)              0.68       0.68 r
  U2_DATA_SYNC/enable_pulse_reg/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[1][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U2/SYNC_reg_reg[2][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[0][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U2/SYNC_reg_reg[1][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[2][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U2/SYNC_reg_reg[3][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U3/waddr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[3][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U2/out_ptr[3] (DF_SYNC_test_1)                  0.00       0.69 r
  U3_FIFO/U3/wq2_rptr[3] (FIFO_WR_test_1)                 0.00       0.69 r
  U3_FIFO/U3/waddr_reg[0]/SI (SDFFRQX2M)                  0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U3/waddr_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U2_DATA_SYNC/sync_flops_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/sync_flops_reg[1]/CK (SDFFRQX2M)           0.00       0.00 r
  U2_DATA_SYNC/sync_flops_reg[1]/Q (SDFFRQX2M)            0.72       0.72 f
  U2_DATA_SYNC/enable_flop_reg/D (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U10_SYS_CTRL/Address_seq_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U10_SYS_CTRL/Address_seq_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/Address_seq_reg[2]/CK (SDFFRQX2M)          0.00       0.00 r
  U10_SYS_CTRL/Address_seq_reg[2]/Q (SDFFRQX2M)           0.72       0.72 f
  U10_SYS_CTRL/Address_seq_reg[3]/SI (SDFFRQX2M)          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_SYS_CTRL/Address_seq_reg[3]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U10_SYS_CTRL/Address_seq_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U10_SYS_CTRL/Address_seq_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/Address_seq_reg[1]/CK (SDFFRQX2M)          0.00       0.00 r
  U10_SYS_CTRL/Address_seq_reg[1]/Q (SDFFRQX2M)           0.72       0.72 f
  U10_SYS_CTRL/Address_seq_reg[2]/SI (SDFFRQX2M)          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_SYS_CTRL/Address_seq_reg[2]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00    8680.56 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX2M)
                                                          0.56    8681.12 f
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.60    8681.71 f
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8_test_1)
                                                          0.00    8681.71 f
  U9_UART_TOP/U1_UART_RX/parity_error (UART_RX_test_1)
                                                          0.00    8681.71 f
  U9_UART_TOP/parity_error (UART_DATA_WIDTH8_test_1)      0.00    8681.71 f
  parity_error (out)                                      0.00    8681.71 f
  data arrival time                                               8681.71

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  output external delay                                 -54.25    8626.40
  data required time                                              8626.40
  --------------------------------------------------------------------------
  data required time                                              8626.40
  data arrival time                                              -8681.71
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00    8680.56 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX2M)
                                                          0.56    8681.12 f
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U2/Y (CLKBUFX16M)     0.60    8681.71 f
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)
                                                          0.00    8681.71 f
  U9_UART_TOP/U1_UART_RX/framing_error (UART_RX_test_1)
                                                          0.00    8681.71 f
  U9_UART_TOP/framing_error (UART_DATA_WIDTH8_test_1)     0.00    8681.71 f
  framing_error (out)                                     0.00    8681.71 f
  data arrival time                                               8681.71

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  output external delay                                 -54.25    8626.40
  data required time                                              8626.40
  --------------------------------------------------------------------------
  data required time                                              8626.40
  data arrival time                                              -8681.71
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


  Startpoint: U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (SDFFSX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/QN (SDFFSX1M)
                                                          0.68       0.68 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/U4/Y (INVX8M)            0.56       1.24 f
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT (UART_MUX_test_1)
                                                          0.00       1.24 f
  U9_UART_TOP/U0_UART_TX/TX_OUT_M (UART_TOP_test_1)       0.00       1.24 f
  U9_UART_TOP/TX_OUT_S (UART_DATA_WIDTH8_test_1)          0.00       1.24 f
  UART_TX_O (out)                                         0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                       55.39


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/QN (SDFFRX1M)
                                                          0.59       0.59 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/test_so (UART_Serial_test_1)
                                                          0.00       0.59 f
  U9_UART_TOP/U0_UART_TX/test_so (UART_TOP_test_1)        0.00       0.59 f
  U9_UART_TOP/U1_UART_RX/test_si1 (UART_RX_test_1)        0.00       0.59 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/test_si (data_sampling_test_1)
                                                          0.00       0.59 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/SI (SDFFRX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/Q (SDFFRX2M)
                                                          0.81       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/SI (SDFFRX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/Q (SDFFRX2M)
                                                          0.81       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (SDFFSRX2M)
                                                          0.91       0.91 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.43      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX2M)
                                                          0.54       0.54 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.64       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/test_si (stp_chk_test_1)
                                                          0.00       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFRQX2M)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX2M)
                                                          0.54       0.54 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U2/Y (CLKBUFX16M)     0.64       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)
                                                          0.00       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/test_si (strt_chk_test_1)
                                                          0.00       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFRX1M)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U25/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U27/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U26/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U24/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U22/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U21/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U23/Y (INVX2M)
                                                          0.64       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/test_so (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/test_si1 (edge_bit_counter_test_1)
                                                          0.00       1.37 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI (SDFFSRX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.58       1.38 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (SDFFSRX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.34       1.39 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFRX1M)
                                                          0.59       0.59 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U89/Y (DLY1X1M)
                                                          0.83       1.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRX1M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFRX1M)
                                                          0.59       0.59 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U45/Y (NAND3XLM)
                                                          0.66       1.25 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44/Y (OAI32X2M)
                                                          0.32       1.57 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFRX1M)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX2M)
                                                          0.54       0.54 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.64       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U3/Y (OAI2BB2X1M)     0.45       1.63 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D (SDFFRQX2M)
                                                          0.00       1.63 r
  data arrival time                                                  1.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX2M)
                                                          0.54       0.54 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U2/Y (CLKBUFX16M)     0.64       1.18 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U3/Y (OAI2BB2X1M)     0.45       1.63 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFRQX2M)
                                                          0.00       1.63 r
  data arrival time                                                  1.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/QN (SDFFRX1M)
                                                          0.51       0.51 r
  U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/SI (SDFFRX1M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[2][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U1/SYNC_reg_reg[2][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[1][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U1/SYNC_reg_reg[1][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[0][0]/Q (SDFFRQX2M)             0.63       0.63 f
  U3_FIFO/U1/SYNC_reg_reg[0][1]/D (SDFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[2][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U1/SYNC_reg_reg[2][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[1][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U1/SYNC_reg_reg[1][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[0][0]/Q (SDFFRQX2M)             0.68       0.68 r
  U3_FIFO/U1/SYNC_reg_reg[0][1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[2][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U1/SYNC_reg_reg[3][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[1][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U1/SYNC_reg_reg[2][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (SDFFRQX2M)            0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[0][1]/Q (SDFFRQX2M)             0.69       0.69 r
  U3_FIFO/U1/SYNC_reg_reg[1][0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U4_PLSE_GEN1/prev_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_PLSE_GEN1/pulse_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_PLSE_GEN1/prev_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U4_PLSE_GEN1/prev_flop_reg/Q (SDFFRQX2M)                0.72       0.72 f
  U4_PLSE_GEN1/pulse_flop_reg/D (SDFFRQX2M)               0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_PLSE_GEN1/pulse_flop_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U4_PLSE_GEN1/prev_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_PLSE_GEN1/pulse_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_PLSE_GEN1/prev_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U4_PLSE_GEN1/prev_flop_reg/Q (SDFFRQX2M)                0.72       0.72 f
  U4_PLSE_GEN1/pulse_flop_reg/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_PLSE_GEN1/pulse_flop_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U8_CLK_DIV_RX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.00 r
  U8_CLK_DIV_RX/output_clk_reg/QN (SDFFSRX2M)             0.53       0.53 r
  U8_CLK_DIV_RX/x_flag_reg/SI (SDFFSRX2M)                 0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/x_flag_reg/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[0]/QN (SDFFSRX2M)         0.53       0.53 r
  U8_CLK_DIV_RX/cyc_counter_reg[1]/SI (SDFFSRX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (SDFFSRX2M)         0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[1]/QN (SDFFSRX2M)         0.53       0.53 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/SI (SDFFSRX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U6_CLK_DIV_TX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.00 r
  U6_CLK_DIV_TX/output_clk_reg/QN (SDFFSRX2M)             0.53       0.53 r
  U6_CLK_DIV_TX/x_flag_reg/SI (SDFFSRX2M)                 0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/x_flag_reg/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U1_RST_SYNC2/RST_REG_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RST_SYNC2/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC2/RST_REG_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/Q (SDFFRQX2M)               0.63       0.63 f
  U1_RST_SYNC2/RST_REG_reg[1]/D (SDFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC2/RST_REG_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U1_RST_SYNC2/RST_REG_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RST_SYNC2/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC2/RST_REG_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/Q (SDFFRQX2M)               0.68       0.68 r
  U1_RST_SYNC2/RST_REG_reg[1]/SI (SDFFRQX2M)              0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC2/RST_REG_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U4_PLSE_GEN1/pulse_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_PLSE_GEN1/pulse_flop_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U4_PLSE_GEN1/pulse_flop_reg/Q (SDFFRQX2M)               0.69       0.69 r
  U4_PLSE_GEN1/test_so (PULSE_GEN_test_1)                 0.00       0.69 r
  U6_CLK_DIV_TX/test_si (ClkDiv_width8_test_1)            0.00       0.69 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/SI (SDFFRQX2M)         0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U6_CLK_DIV_TX/x_flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/x_flag_reg/CK (SDFFSRX2M)                 0.00       0.00 r
  U6_CLK_DIV_TX/x_flag_reg/Q (SDFFSRX2M)                  0.73       0.73 r
  U6_CLK_DIV_TX/test_so (ClkDiv_width8_test_1)            0.00       0.73 r
  U8_CLK_DIV_RX/test_si (ClkDiv_width4_test_1)            0.00       0.73 r
  U8_CLK_DIV_RX/cyc_counter_reg[0]/SI (SDFFSRX2M)         0.00       0.73 r
  data arrival time                                                  0.73

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (SDFFSRX2M)         0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[3]/QN (SDFFSRX2M)         0.71       0.71 r
  U8_CLK_DIV_RX/output_clk_reg/SI (SDFFSRX2M)             0.00       0.71 r
  data arrival time                                                  0.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[2]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[3]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[6]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[7]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[5]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[6]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[1]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[2]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[4]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[5]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[3]/Q (SDFFRQX2M)          0.82       0.82 f
  U6_CLK_DIV_TX/cyc_counter_reg[4]/SI (SDFFRQX2M)         0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[7]/Q (SDFFRQX2M)          0.81       0.81 f
  U6_CLK_DIV_TX/output_clk_reg/SI (SDFFSRX2M)             0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          0.84       0.84 f
  U8_CLK_DIV_RX/cyc_counter_reg[3]/SI (SDFFSRX2M)         0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[3]/QN (SDFFSRX2M)         0.71       0.71 r
  U8_CLK_DIV_RX/U7/Y (OAI32X2M)                           0.29       1.00 f
  U8_CLK_DIV_RX/cyc_counter_reg[3]/D (SDFFSRX2M)          0.00       1.00 f
  data arrival time                                                  1.00

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U6_CLK_DIV_TX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.00 r
  U6_CLK_DIV_TX/output_clk_reg/Q (SDFFSRX2M)              0.76       0.76 f
  U6_CLK_DIV_TX/U31/Y (CLKXOR2X2M)                        0.49       1.25 r
  U6_CLK_DIV_TX/output_clk_reg/D (SDFFSRX2M)              0.00       1.25 r
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U8_CLK_DIV_RX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.00 r
  U8_CLK_DIV_RX/output_clk_reg/Q (SDFFSRX2M)              0.76       0.76 f
  U8_CLK_DIV_RX/U26/Y (CLKXOR2X2M)                        0.49       1.25 r
  U8_CLK_DIV_RX/output_clk_reg/D (SDFFSRX2M)              0.00       1.25 r
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/output_clk_reg/CK (SDFFSRX2M)             0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


1
