module clk(clock, reset);

	input clock, reset;
	reg clock_out <= 1'b0;
	
	always @(posedge clock, posedge reset) begin
		if(reset) clock_out <= 1'b0;
		else #50 clock_out <= ~clock_out;
	end
endmodule