 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:04:32 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 784
Number of CT Buffers           : 14
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 15
Total Area of CT Buffers       : 456.60162      
Total Area of CT cells         : 10056.60059    
Max Global Skew                : 0.03325   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.033
Longest path delay                1.967
Shortest path delay               1.934

The longest path delay end pin: SA_core_pe_2_1_Cij_o_reg_4_/CP
The shortest path delay end pin: SA_A_2_shift_reg_reg_0__6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.024            1  0.198     1.317     1.395     r
CTSCKND12BWP7T_G2B4I1/I                     0.024            1  0.143     0.001     1.396     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.080            1  0.109     0.095     1.492     f
CTSCKND3BWP7T_G2B3I1/I                      0.080            1  0.112     0.009     1.500     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.150            2  0.128     0.098     1.598     r
CTSCKND10BWP7T_G2B2I2/I                     0.150            1  0.131     0.007     1.605     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.366            6  0.149     0.116     1.721     f
CTSCKND12BWP7T_G2B1I5/I                     0.366            1  0.151     0.005     1.726     f
CTSCKND12BWP7T_G2B1I5/ZN                    0.508           98  0.370     0.230     1.957     r
SA_core_pe_2_1_Cij_o_reg_4_/CP              0.508            0  0.375     0.011     1.967     r
[clock delay]                                                                       1.967
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.024            1  0.198     1.317     1.395     r
CTSCKND12BWP7T_G2B4I1/I                     0.024            1  0.143     0.001     1.396     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.080            1  0.109     0.095     1.492     f
CTSCKND3BWP7T_G2B3I1/I                      0.080            1  0.112     0.009     1.500     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.150            2  0.128     0.098     1.598     r
CTSCKND10BWP7T_G2B2I2/I                     0.150            1  0.131     0.007     1.605     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.366            6  0.149     0.116     1.721     f
CTSCKND12BWP7T_G2B1I8/I                     0.366            1  0.153     0.011     1.732     f
CTSCKND12BWP7T_G2B1I8/ZN                    0.407           79  0.302     0.199     1.931     r
SA_A_2_shift_reg_reg_0__6_/CP               0.407            0  0.304     0.003     1.934     r
[clock delay]                                                                       1.934
----------------------------------------------------------------------------------------------------

1
