<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_i_t_m___type" xml:lang="en-US">
<title>ITM_Type Struct Reference</title>
<indexterm><primary>ITM_Type</primary></indexterm>
<para>

<para>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_armv8mml.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5c04bae3882b80fc42a67a9963533943">PORT</link> [32U]</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED0</emphasis> [864U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa6530efad3a727fb3cc8f509403b9948">TER</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED1</emphasis> [15U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe5e266862734ca1082ceddff7180688">TPR</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED2</emphasis> [15U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4111c001c1e56fd3f51d27c5a63b04e6">TCR</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED3</emphasis> [29U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga68e56eb5e16d2aa293b0bec5c99e50fe">IWR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae300b6ee4d883ceec8f3572fc0fc3d69">IRR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf0446ee5dcb6082dc8bba9adcc8ec812">IMCR</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED4</emphasis> [43U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13">LAR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED5</emphasis> [1U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae370aa5dc47fe03310e1d847333030e7">DEVARCH</link></para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">RESERVED6</emphasis> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c002e97cda2375d7421ad6415b6a02f">PID4</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac085b26f43fefeef9a4cf5c2af5e4a38">PID5</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga83ac5d00dee24cc7f805b5c147625593">PID6</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f">PID7</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e3343cc3c4a8a5a6f14937882e9202a">PID0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafa06959344f4991b00e6c545dd2fa30b">PID1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga63db39f871596d28e69c283288ea2eba">PID2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac2d006eed52ba550a309e5f61ed9c401">PID3</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga26bbad5d9e0f1d302611d52373aef839">CID0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4e60a608afd6433ecd943d95e417b80b">CID1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad98950702e55d1851e91b22de07b11aa">CID2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab9af64f413bf6f67e2a8044481292f67">CID3</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga15934470420db8e52c77fe39e9f84cb2">PORT</link> [32U]</para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga77ccdbfee9303158623184ee2455c9ca">PORT</link> [32U]</para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0c37089bfb34c34543d29b98455c2b35">PORT</link> [32U]</para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga94b4986a36ef1a21a7ae7be8bc46e04a">PORT</link> [32U]</para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   __OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>   __OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>   __OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga14aaefc8fbecb7fd6950734def06dd3b">PORT</link> [32U]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </para>
<para>
The documentation for this struct was generated from the following files:</para>
Drivers/CMSIS/Include/<link linkend="_core__armv8mml_8h">core_armv8mml.h</link>Drivers/CMSIS/Include/<link linkend="_core__cm3_8h">core_cm3.h</link>Drivers/CMSIS/Include/<link linkend="_core__cm33_8h">core_cm33.h</link>Drivers/CMSIS/Include/<link linkend="_core__cm4_8h">core_cm4.h</link>Drivers/CMSIS/Include/<link linkend="_core__cm7_8h">core_cm7.h</link>Drivers/CMSIS/Include/<link linkend="_core__sc300_8h">core_sc300.h</link></section>
</section>
