// Seed: 1595489707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    output tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri0  _id_5
    , id_8,
    output tri1  id_6
);
  wire [id_5 : id_5] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9
  );
  logic [-1 : (  -1 'b0 )] id_10;
  ;
endmodule
