Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Projects/MIPS/ipcore_dir/bl_rom.vhd" in Library work.
Architecture bl_rom_a of Entity bl_rom is up to date.
Compiling vhdl file "D:/Projects/MIPS/ipcore_dir/pro_rom.vhd" in Library work.
Architecture pro_rom_a of Entity pro_rom is up to date.
Compiling vhdl file "D:/Projects/MIPS/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/Projects/MIPS/ipcore_dir/multiplier.vhd" in Library work.
Architecture multiplier_a of Entity multiplier is up to date.
Compiling vhdl file "D:/Projects/MIPS/Mem.vhd" in Library work.
Architecture behavioral of Entity mem is up to date.
Compiling vhdl file "D:/Projects/MIPS/Controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mem> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/Projects/MIPS/Controller.vhd" line 171: Instantiating black box module <multiplier>.
INFO:Xst:1561 - "D:/Projects/MIPS/Controller.vhd" line 441: Mux is complete : default of case is discarded
WARNING:Xst:819 - "D:/Projects/MIPS/Controller.vhd" line 477: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <multi_out>
INFO:Xst:2679 - Register <serial_counter> in unit <Controller> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ins_counter> in unit <Controller> has a constant value of 0000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <multi_wait_counter> in unit <Controller> has a constant value of 000 during circuit operation. The register is replaced by logic.
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Mem> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/Projects/MIPS/Mem.vhd" line 106: Instantiating black box module <bl_rom>.
WARNING:Xst:2211 - "D:/Projects/MIPS/Mem.vhd" line 112: Instantiating black box module <pro_rom>.
WARNING:Xst:819 - "D:/Projects/MIPS/Mem.vhd" line 132: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state>
INFO:Xst:2679 - Register <Flash_data> in unit <Mem> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Flash_we> in unit <Mem> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Flash_oe> in unit <Mem> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Mem> analyzed. Unit <Mem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <Flash_data> in unit <Mem> is removed.

Synthesizing Unit <ALU>.
    Related source file is "D:/Projects/MIPS/ALU.vhd".
    Using one-hot encoding for signal <OP$mux0002>.
    Found 32-bit adder for signal <result$addsub0000> created at line 74.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 78.
    Found 32-bit subtractor for signal <result$sub0000> created at line 84.
    Found 32-bit xor2 for signal <result$xor0000> created at line 95.
    Found 1-bit xor2 for signal <result$xor0001> created at line 85.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Mem>.
    Related source file is "D:/Projects/MIPS/Mem.vhd".
WARNING:Xst:1305 - Output <Tlb_missing> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Flash_addr> is never assigned. Tied to value 00000000000000000000000.
WARNING:Xst:2563 - Inout <Flash_data<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<9>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <Flash_sts> is never assigned. Tied to value 0.
    Register <pro_addr> equivalent to <bl_addr> has been removed
    Register <Ram2_addr> equivalent to <Ram1_addr> has been removed
    Register <Ram1_oe> equivalent to <Ram1_en> has been removed
    Register <Seg7_out<3>> equivalent to <Seg7_out<0>> has been removed
    Register <Seg7_out<2>> equivalent to <Seg7_out<1>> has been removed
INFO:Xst:1799 - State read_flash is never reached in FSM <op>.
INFO:Xst:1799 - State write_flash is never reached in FSM <op>.
    Found finite state machine <FSM_0> for signal <op>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 83                                             |
    | Inputs             | 11                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | op$and0000                (positive)           |
    | Power Up State     | read_ram                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 20                                             |
    | Inputs             | 15                                             |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <Seg7_out_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Seg7_out_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <Ram1_rw>.
    Found 2-bit register for signal <Seg7_out<0:1>>.
    Found 16-bit tristate buffer for signal <Ram1_data>.
    Found 18-bit register for signal <Ram1_addr>.
    Found 16-bit tristate buffer for signal <Ram2_data>.
    Found 32-bit register for signal <DataOut>.
    Found 1-bit register for signal <Ram1_en>.
    Found 1-bit register for signal <Done>.
    Found 1-bit register for signal <Ram2_rw>.
    Found 1-bit register for signal <Rdn>.
    Found 1-bit register for signal <Wrn>.
    Found 1-bit tristate buffer for signal <Flash_data<15>>.
    Found 1-bit tristate buffer for signal <Flash_data<14>>.
    Found 1-bit tristate buffer for signal <Flash_data<13>>.
    Found 1-bit tristate buffer for signal <Flash_data<12>>.
    Found 1-bit tristate buffer for signal <Flash_data<11>>.
    Found 1-bit tristate buffer for signal <Flash_data<10>>.
    Found 1-bit tristate buffer for signal <Flash_data<9>>.
    Found 1-bit tristate buffer for signal <Flash_data<8>>.
    Found 1-bit tristate buffer for signal <Flash_data<7>>.
    Found 1-bit tristate buffer for signal <Flash_data<6>>.
    Found 1-bit tristate buffer for signal <Flash_data<5>>.
    Found 1-bit tristate buffer for signal <Flash_data<4>>.
    Found 1-bit tristate buffer for signal <Flash_data<3>>.
    Found 1-bit tristate buffer for signal <Flash_data<2>>.
    Found 1-bit tristate buffer for signal <Flash_data<1>>.
    Found 1-bit tristate buffer for signal <Flash_data<0>>.
    Found 10-bit register for signal <bl_addr>.
    Found 3-bit register for signal <count>.
    Found 3-bit subtractor for signal <count$addsub0000> created at line 309.
    Found 16-bit register for signal <Mtridata_Ram1_data> created at line 187.
    Found 16-bit register for signal <Mtridata_Ram2_data> created at line 238.
    Found 1-bit register for signal <Mtrien_Ram1_data> created at line 187.
    Found 1-bit register for signal <Mtrien_Ram2_data> created at line 238.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 105 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  48 Tristate(s).
Unit <Mem> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "D:/Projects/MIPS/Controller.vhd".
WARNING:Xst:647 - Input <switches<8:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <std_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tlb_missing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <serial_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <multi_wait_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <multi_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <multi_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ins_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <div_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <current_PC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TLB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
