"use strict";(self.webpackChunkmy_docs=self.webpackChunkmy_docs||[]).push([[901],{3905:(t,e,n)=>{n.d(e,{Zo:()=>d,kt:()=>s});var a=n(7294);function r(t,e,n){return e in t?Object.defineProperty(t,e,{value:n,enumerable:!0,configurable:!0,writable:!0}):t[e]=n,t}function _(t,e){var n=Object.keys(t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(t);e&&(a=a.filter((function(e){return Object.getOwnPropertyDescriptor(t,e).enumerable}))),n.push.apply(n,a)}return n}function l(t){for(var e=1;e<arguments.length;e++){var n=null!=arguments[e]?arguments[e]:{};e%2?_(Object(n),!0).forEach((function(e){r(t,e,n[e])})):Object.getOwnPropertyDescriptors?Object.defineProperties(t,Object.getOwnPropertyDescriptors(n)):_(Object(n)).forEach((function(e){Object.defineProperty(t,e,Object.getOwnPropertyDescriptor(n,e))}))}return t}function i(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},_=Object.keys(t);for(a=0;a<_.length;a++)n=_[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var _=Object.getOwnPropertySymbols(t);for(a=0;a<_.length;a++)n=_[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}var o=a.createContext({}),p=function(t){var e=a.useContext(o),n=e;return t&&(n="function"==typeof t?t(e):l(l({},e),t)),n},d=function(t){var e=p(t.components);return a.createElement(o.Provider,{value:e},t.children)},m="mdxType",c={inlineCode:"code",wrapper:function(t){var e=t.children;return a.createElement(a.Fragment,{},e)}},u=a.forwardRef((function(t,e){var n=t.components,r=t.mdxType,_=t.originalType,o=t.parentName,d=i(t,["components","mdxType","originalType","parentName"]),m=p(n),u=r,s=m["".concat(o,".").concat(u)]||m[u]||c[u]||_;return n?a.createElement(s,l(l({ref:e},d),{},{components:n})):a.createElement(s,l({ref:e},d))}));function s(t,e){var n=arguments,r=e&&e.mdxType;if("string"==typeof t||r){var _=n.length,l=new Array(_);l[0]=u;var i={};for(var o in e)hasOwnProperty.call(e,o)&&(i[o]=e[o]);i.originalType=t,i[m]="string"==typeof t?t:r,l[1]=i;for(var p=2;p<_;p++)l[p]=n[p];return a.createElement.apply(null,l)}return a.createElement.apply(null,n)}u.displayName="MDXCreateElement"},1489:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>o,contentTitle:()=>l,default:()=>c,frontMatter:()=>_,metadata:()=>i,toc:()=>p});var a=n(7462),r=(n(7294),n(3905));const _={},l=void 0,i={unversionedId:"rvc/big_core/cr_mem",id:"rvc/big_core/cr_mem",title:"cr_mem",description:"CR_MEM",source:"@site/docs/rvc/big_core/cr_mem.md",sourceDirName:"rvc/big_core",slug:"/rvc/big_core/cr_mem",permalink:"/fpga_mafia_wiki/docs/rvc/big_core/cr_mem",draft:!1,editUrl:"https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/big_core/cr_mem.md",tags:[],version:"current",frontMatter:{},sidebar:"RISCV_Cores",previous:{title:"csr_registers",permalink:"/fpga_mafia_wiki/docs/rvc/big_core/csr_registers"},next:{title:"pmon",permalink:"/fpga_mafia_wiki/docs/rvc/big_core/pmon"}},o={},p=[{value:"CR_MEM",id:"cr_mem",level:3},{value:"Writing to CR_MEM",id:"writing-to-cr_mem",level:3},{value:"Reading from CR_MEM",id:"reading-from-cr_mem",level:3}],d={toc:p},m="wrapper";function c(t){let{components:e,...n}=t;return(0,r.kt)(m,(0,a.Z)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,r.kt)("h3",{id:"cr_mem"},"CR_MEM"),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},"CR_MEM is the control registers memory region. It is a flip-flop based memory (not sram like others) that contains essential registers for the communication with the FGPA peripherals. CR data can be accessed through the software by  requesting the specific offset of the specific CR in the CR table. Some CRs are read only that sample data from the hardware. Others are read and write CRs. The memory size is control by the parameter CR_MEM_MSB and its basic size is 4kb. The access to CR_MEM is a single-port access. The processor accesses CR_MEM in the Memory stage. The table below shows the control registers present in the design.",(0,r.kt)("br",{parentName:"li"}),"Please note the CRs list may be changed depending on the design and future updates.    ")),(0,r.kt)("table",null,(0,r.kt)("thead",{parentName:"table"},(0,r.kt)("tr",{parentName:"thead"},(0,r.kt)("th",{parentName:"tr",align:null},"CR Name"),(0,r.kt)("th",{parentName:"tr",align:null},"Address"),(0,r.kt)("th",{parentName:"tr",align:null},"Description"))),(0,r.kt)("tbody",{parentName:"table"},(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_0"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007000"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_1"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007004"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_2"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007008"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_3"),(0,r.kt)("td",{parentName:"tr",align:null},"0x0000700C"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_4"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007010"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SEG7_5"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007014"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 7 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_LED"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007018"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 10 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_Button_0"),(0,r.kt)("td",{parentName:"tr",align:null},"0x0000701C"),(0,r.kt)("td",{parentName:"tr",align:null},"RO 1 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_Button_1"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007020"),(0,r.kt)("td",{parentName:"tr",align:null},"RO 1 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_SWITCH"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007024"),(0,r.kt)("td",{parentName:"tr",align:null},"RO 10 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_JOYSTICK_X"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007028"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 10 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_JOYSTICK_Y"),(0,r.kt)("td",{parentName:"tr",align:null},"0x0000702C"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 10 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_KBD_DATA"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007100"),(0,r.kt)("td",{parentName:"tr",align:null},"RO 8 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_KBD_READY"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007104"),(0,r.kt)("td",{parentName:"tr",align:null},"RO 1 bit")),(0,r.kt)("tr",{parentName:"tbody"},(0,r.kt)("td",{parentName:"tr",align:null},"CR_KBD_SCANF_EN"),(0,r.kt)("td",{parentName:"tr",align:null},"0x00007108"),(0,r.kt)("td",{parentName:"tr",align:null},"RW 1 bit")))),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},"RW - read write CR. We can send data to the fpga and sample data from the fpga."),(0,r.kt)("li",{parentName:"ul"},"RO - read only CR. We can only sample data from the fpga."),(0,r.kt)("li",{parentName:"ul"},"The two last one are related to the keyboard.")),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},"We define two structs to communicate with the fpga\nThe first one is for signals coming from the fpga into the core (",(0,r.kt)("inlineCode",{parentName:"li"},"t_fpga_in"),") and the second is for signals coming from the core to fpga (``)")),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre"},"typedef struct packed {\n    logic           Button_0;\n    logic           Button_1;\n    logic [9:0]     Switch;\n    logic [11:0]    Joystick_x;\n    logic [11:0]    Joystick_y;\n} t_fpga_in;\n")),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre"},"typedef struct packed {\n    logic [7:0] SEG7_0;\n    logic [7:0] SEG7_1;\n    logic [7:0] SEG7_2;\n    logic [7:0] SEG7_3;\n    logic [7:0] SEG7_4;\n    logic [7:0] SEG7_5;\n    logic [9:0] LED;\n} t_fpga_out;\n")),(0,r.kt)("h3",{id:"writing-to-cr_mem"},"Writing to CR_MEM"),(0,r.kt)("p",null,"In the following always block we update the CR's. For example lets say we want to turn on SEG7_0 in the fpga, we will write to CR_SEG7_0 with some value. The always block will sample the data and turn on the SEG7_0 in the fpga. "),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre"},"always_comb begin\n    fpga_out_2 = fpga_out_1; \n    kbd_cr_next.kbd_scanf_en =  kbd_cr.kbd_scanf_en;\n    if(wren) begin\n        unique casez (address) // address holds the offset\n            // ---- RW memory ----\n            CR_SEG7_0   : fpga_out_2.SEG7_0    = data[7:0];\n            CR_SEG7_1   : fpga_out_2.SEG7_1    = data[7:0];\n            CR_SEG7_2   : fpga_out_2.SEG7_2    = data[7:0];\n            CR_SEG7_3   : fpga_out_2.SEG7_3    = data[7:0];\n            CR_SEG7_4   : fpga_out_2.SEG7_4    = data[7:0];\n            CR_SEG7_5   : fpga_out_2.SEG7_5    = data[7:0];\n            CR_LED      : fpga_out_2.LED       = data[9:0];\n            CR_KBD_SCANF_EN : kbd_cr_next.kbd_scanf_en = data[0];\n            // ---- Other ----\n            default   : /* Do nothing */;\n        endcase\n    end\nend\n")),(0,r.kt)("h3",{id:"reading-from-cr_mem"},"Reading from CR_MEM"),(0,r.kt)("p",null,"In the following always block we sample the data from the CR's that going to fpga. For example lets say we want to read the value on SEG7_0 in the fpga, we will read from CR_SEG7_0. "),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},"Note that in our design the ",(0,r.kt)("inlineCode",{parentName:"li"},"q_b")," output always reads the data from the CR's going to fpga. ")),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre"},"always_comb begin\n    pre_q   = 32'b0;\n    pre_q_b = 32'b0;\n    if(rden) begin\n        unique casez (address) // address holds the offset\n            // ---- RW memory ----\n            CR_SEG7_0       : pre_q = {24'b0 , fpga_out.SEG7_0}     ; \n            CR_SEG7_1       : pre_q = {24'b0 , fpga_out.SEG7_1}     ;\n            CR_SEG7_2       : pre_q = {24'b0 , fpga_out.SEG7_2}     ;\n            CR_SEG7_3       : pre_q = {24'b0 , fpga_out.SEG7_3}     ;\n            CR_SEG7_4       : pre_q = {24'b0 , fpga_out.SEG7_4}     ;\n            CR_SEG7_5       : pre_q = {24'b0 , fpga_out.SEG7_5}     ;\n            CR_LED          : pre_q = {22'b0 , fpga_out.LED}        ;\n            CR_KBD_SCANF_EN : pre_q = {31'b0 , kbd_cr.kbd_scanf_en} ;\n            // ---- RO memory ----\n            CR_Button_0   : pre_q = {31'b0 , fpga_in_2.Button_0}  ;\n            CR_Button_1   : pre_q = {31'b0 , fpga_in_2.Button_1}  ;\n            CR_SWITCH     : pre_q = {22'b0 , fpga_in_2.Switch}    ;\n            CR_JOYSTICK_X : pre_q = {20'b0 , fpga_in_2.Joystick_x};\n            CR_JOYSTICK_Y : pre_q = {20'b0 , fpga_in_2.Joystick_y};\n            CR_KBD_READY  : pre_q = {31'b0 , kbd_cr.kbd_ready}  ;\n            CR_KBD_DATA   : pre_q = {24'b0 , kbd_cr.kbd_data}   ;\n            default       : pre_q = 32'b0                         ;\n        endcase\n    end\n    \n    //Fabric Read\n    unique casez (address_b) // address holds the offset\n        // ---- RW memory ----\n        CR_SEG7_0     : pre_q_b = {24'b0 , fpga_out.SEG7_0}   ; \n        CR_SEG7_1     : pre_q_b = {24'b0 , fpga_out.SEG7_1}   ;\n        CR_SEG7_2     : pre_q_b = {24'b0 , fpga_out.SEG7_2}   ;\n        CR_SEG7_3     : pre_q_b = {24'b0 , fpga_out.SEG7_3}   ;\n        CR_SEG7_4     : pre_q_b = {24'b0 , fpga_out.SEG7_4}   ;\n        CR_SEG7_5     : pre_q_b = {24'b0 , fpga_out.SEG7_5}   ;\n        CR_LED        : pre_q_b = {22'b0 , fpga_out.LED}      ;\n        CR_KBD_SCANF_EN: pre_q_b = {31'b0 , kbd_cr.kbd_scanf_en} ;\n        // ---- RO memory ----\n        CR_Button_0   : pre_q_b = {31'b0 , fpga_in_2.Button_0} ;\n        CR_Button_1   : pre_q_b = {31'b0 , fpga_in_2.Button_1} ;\n        CR_SWITCH     : pre_q_b = {22'b0 , fpga_in_2.Switch}   ;\n        CR_JOYSTICK_X : pre_q_b = {20'b0 , fpga_in_2.Joystick_x};\n        CR_JOYSTICK_Y : pre_q_b = {20'b0 , fpga_in_2.Joystick_y};\n        CR_KBD_READY  : pre_q_b = {31'b0 , kbd_cr.kbd_ready}  ;\n        CR_KBD_DATA   : pre_q_b = {24'b0 , kbd_cr.kbd_data}   ;\n        default       : pre_q_b = 32'b0                         ;\n    endcase\n\nend\n")))}c.isMDXComponent=!0}}]);