;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__DR EQU CYREG_GPIO_PRT6_DR
A__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
A__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
A__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
A__0__HSIOM_MASK EQU 0x0000F000
A__0__HSIOM_SHIFT EQU 12
A__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
A__0__INTR EQU CYREG_GPIO_PRT6_INTR
A__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
A__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
A__0__MASK EQU 0x08
A__0__PC EQU CYREG_GPIO_PRT6_PC
A__0__PC2 EQU CYREG_GPIO_PRT6_PC2
A__0__PORT EQU 6
A__0__PS EQU CYREG_GPIO_PRT6_PS
A__0__SHIFT EQU 3
A__DR EQU CYREG_GPIO_PRT6_DR
A__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
A__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
A__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
A__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
A__INTR EQU CYREG_GPIO_PRT6_INTR
A__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
A__INTSTAT EQU CYREG_GPIO_PRT6_INTR
A__MASK EQU 0x08
A__PC EQU CYREG_GPIO_PRT6_PC
A__PC2 EQU CYREG_GPIO_PRT6_PC2
A__PORT EQU 6
A__PS EQU CYREG_GPIO_PRT6_PS
A__SHIFT EQU 3

/* B */
B__0__DR EQU CYREG_GPIO_PRT6_DR
B__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
B__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
B__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
B__0__HSIOM_MASK EQU 0x0000000F
B__0__HSIOM_SHIFT EQU 0
B__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
B__0__INTR EQU CYREG_GPIO_PRT6_INTR
B__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
B__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
B__0__MASK EQU 0x01
B__0__PC EQU CYREG_GPIO_PRT6_PC
B__0__PC2 EQU CYREG_GPIO_PRT6_PC2
B__0__PORT EQU 6
B__0__PS EQU CYREG_GPIO_PRT6_PS
B__0__SHIFT EQU 0
B__DR EQU CYREG_GPIO_PRT6_DR
B__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
B__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
B__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
B__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
B__INTR EQU CYREG_GPIO_PRT6_INTR
B__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
B__INTSTAT EQU CYREG_GPIO_PRT6_INTR
B__MASK EQU 0x01
B__PC EQU CYREG_GPIO_PRT6_PC
B__PC2 EQU CYREG_GPIO_PRT6_PC2
B__PORT EQU 6
B__PS EQU CYREG_GPIO_PRT6_PS
B__SHIFT EQU 0

/* C */
C__0__DR EQU CYREG_GPIO_PRT6_DR
C__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
C__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
C__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
C__0__HSIOM_MASK EQU 0x000000F0
C__0__HSIOM_SHIFT EQU 4
C__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
C__0__INTR EQU CYREG_GPIO_PRT6_INTR
C__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
C__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
C__0__MASK EQU 0x02
C__0__PC EQU CYREG_GPIO_PRT6_PC
C__0__PC2 EQU CYREG_GPIO_PRT6_PC2
C__0__PORT EQU 6
C__0__PS EQU CYREG_GPIO_PRT6_PS
C__0__SHIFT EQU 1
C__DR EQU CYREG_GPIO_PRT6_DR
C__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
C__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
C__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
C__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
C__INTR EQU CYREG_GPIO_PRT6_INTR
C__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
C__INTSTAT EQU CYREG_GPIO_PRT6_INTR
C__MASK EQU 0x02
C__PC EQU CYREG_GPIO_PRT6_PC
C__PC2 EQU CYREG_GPIO_PRT6_PC2
C__PORT EQU 6
C__PS EQU CYREG_GPIO_PRT6_PS
C__SHIFT EQU 1

/* D */
D__0__DR EQU CYREG_GPIO_PRT6_DR
D__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
D__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
D__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
D__0__HSIOM_MASK EQU 0x00000F00
D__0__HSIOM_SHIFT EQU 8
D__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
D__0__INTR EQU CYREG_GPIO_PRT6_INTR
D__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
D__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
D__0__MASK EQU 0x04
D__0__PC EQU CYREG_GPIO_PRT6_PC
D__0__PC2 EQU CYREG_GPIO_PRT6_PC2
D__0__PORT EQU 6
D__0__PS EQU CYREG_GPIO_PRT6_PS
D__0__SHIFT EQU 2
D__DR EQU CYREG_GPIO_PRT6_DR
D__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
D__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
D__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
D__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
D__INTR EQU CYREG_GPIO_PRT6_INTR
D__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
D__INTSTAT EQU CYREG_GPIO_PRT6_INTR
D__MASK EQU 0x04
D__PC EQU CYREG_GPIO_PRT6_PC
D__PC2 EQU CYREG_GPIO_PRT6_PC2
D__PORT EQU 6
D__PS EQU CYREG_GPIO_PRT6_PS
D__SHIFT EQU 2

/* E */
E__0__DR EQU CYREG_GPIO_PRT3_DR
E__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
E__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
E__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
E__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
E__0__HSIOM_MASK EQU 0x000F0000
E__0__HSIOM_SHIFT EQU 16
E__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
E__0__INTR EQU CYREG_GPIO_PRT3_INTR
E__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
E__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
E__0__MASK EQU 0x10
E__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
E__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
E__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
E__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
E__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
E__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
E__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
E__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
E__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
E__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
E__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
E__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
E__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
E__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
E__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
E__0__PC EQU CYREG_GPIO_PRT3_PC
E__0__PC2 EQU CYREG_GPIO_PRT3_PC2
E__0__PORT EQU 3
E__0__PS EQU CYREG_GPIO_PRT3_PS
E__0__SHIFT EQU 4
E__DR EQU CYREG_GPIO_PRT3_DR
E__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
E__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
E__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
E__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
E__INTR EQU CYREG_GPIO_PRT3_INTR
E__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
E__INTSTAT EQU CYREG_GPIO_PRT3_INTR
E__MASK EQU 0x10
E__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
E__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
E__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
E__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
E__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
E__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
E__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
E__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
E__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
E__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
E__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
E__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
E__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
E__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
E__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
E__PC EQU CYREG_GPIO_PRT3_PC
E__PC2 EQU CYREG_GPIO_PRT3_PC2
E__PORT EQU 3
E__PS EQU CYREG_GPIO_PRT3_PS
E__SHIFT EQU 4

/* F */
F__0__DR EQU CYREG_GPIO_PRT6_DR
F__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
F__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
F__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
F__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
F__0__HSIOM_MASK EQU 0x00F00000
F__0__HSIOM_SHIFT EQU 20
F__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
F__0__INTR EQU CYREG_GPIO_PRT6_INTR
F__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
F__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
F__0__MASK EQU 0x20
F__0__PC EQU CYREG_GPIO_PRT6_PC
F__0__PC2 EQU CYREG_GPIO_PRT6_PC2
F__0__PORT EQU 6
F__0__PS EQU CYREG_GPIO_PRT6_PS
F__0__SHIFT EQU 5
F__DR EQU CYREG_GPIO_PRT6_DR
F__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
F__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
F__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
F__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
F__INTR EQU CYREG_GPIO_PRT6_INTR
F__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
F__INTSTAT EQU CYREG_GPIO_PRT6_INTR
F__MASK EQU 0x20
F__PC EQU CYREG_GPIO_PRT6_PC
F__PC2 EQU CYREG_GPIO_PRT6_PC2
F__PORT EQU 6
F__PS EQU CYREG_GPIO_PRT6_PS
F__SHIFT EQU 5

/* G */
G__0__DR EQU CYREG_GPIO_PRT0_DR
G__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
G__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
G__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
G__0__HSIOM_MASK EQU 0x00000F00
G__0__HSIOM_SHIFT EQU 8
G__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
G__0__INTR EQU CYREG_GPIO_PRT0_INTR
G__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
G__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
G__0__MASK EQU 0x04
G__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
G__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
G__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
G__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
G__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
G__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
G__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
G__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
G__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
G__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
G__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
G__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
G__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
G__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
G__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
G__0__PC EQU CYREG_GPIO_PRT0_PC
G__0__PC2 EQU CYREG_GPIO_PRT0_PC2
G__0__PORT EQU 0
G__0__PS EQU CYREG_GPIO_PRT0_PS
G__0__SHIFT EQU 2
G__DR EQU CYREG_GPIO_PRT0_DR
G__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
G__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
G__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
G__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
G__INTR EQU CYREG_GPIO_PRT0_INTR
G__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
G__INTSTAT EQU CYREG_GPIO_PRT0_INTR
G__MASK EQU 0x04
G__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
G__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
G__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
G__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
G__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
G__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
G__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
G__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
G__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
G__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
G__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
G__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
G__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
G__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
G__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
G__PC EQU CYREG_GPIO_PRT0_PC
G__PC2 EQU CYREG_GPIO_PRT0_PC2
G__PORT EQU 0
G__PS EQU CYREG_GPIO_PRT0_PS
G__SHIFT EQU 2

/* H */
H__0__DR EQU CYREG_GPIO_PRT0_DR
H__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
H__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
H__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
H__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
H__0__HSIOM_MASK EQU 0x0000F000
H__0__HSIOM_SHIFT EQU 12
H__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
H__0__INTR EQU CYREG_GPIO_PRT0_INTR
H__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
H__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
H__0__MASK EQU 0x08
H__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
H__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
H__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
H__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
H__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
H__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
H__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
H__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
H__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
H__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
H__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
H__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
H__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
H__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
H__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
H__0__PC EQU CYREG_GPIO_PRT0_PC
H__0__PC2 EQU CYREG_GPIO_PRT0_PC2
H__0__PORT EQU 0
H__0__PS EQU CYREG_GPIO_PRT0_PS
H__0__SHIFT EQU 3
H__DR EQU CYREG_GPIO_PRT0_DR
H__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
H__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
H__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
H__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
H__INTR EQU CYREG_GPIO_PRT0_INTR
H__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
H__INTSTAT EQU CYREG_GPIO_PRT0_INTR
H__MASK EQU 0x08
H__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
H__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
H__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
H__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
H__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
H__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
H__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
H__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
H__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
H__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
H__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
H__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
H__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
H__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
H__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
H__PC EQU CYREG_GPIO_PRT0_PC
H__PC2 EQU CYREG_GPIO_PRT0_PC2
H__PORT EQU 0
H__PS EQU CYREG_GPIO_PRT0_PS
H__SHIFT EQU 3

/* I */
I__0__DR EQU CYREG_GPIO_PRT8_DR
I__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
I__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
I__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
I__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
I__0__HSIOM_MASK EQU 0x000F0000
I__0__HSIOM_SHIFT EQU 16
I__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
I__0__INTR EQU CYREG_GPIO_PRT8_INTR
I__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
I__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
I__0__MASK EQU 0x10
I__0__PC EQU CYREG_GPIO_PRT8_PC
I__0__PC2 EQU CYREG_GPIO_PRT8_PC2
I__0__PORT EQU 8
I__0__PS EQU CYREG_GPIO_PRT8_PS
I__0__SHIFT EQU 4
I__DR EQU CYREG_GPIO_PRT8_DR
I__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
I__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
I__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
I__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
I__INTR EQU CYREG_GPIO_PRT8_INTR
I__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
I__INTSTAT EQU CYREG_GPIO_PRT8_INTR
I__MASK EQU 0x10
I__PC EQU CYREG_GPIO_PRT8_PC
I__PC2 EQU CYREG_GPIO_PRT8_PC2
I__PORT EQU 8
I__PS EQU CYREG_GPIO_PRT8_PS
I__SHIFT EQU 4

/* J */
J__0__DR EQU CYREG_GPIO_PRT8_DR
J__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
J__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
J__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
J__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
J__0__HSIOM_MASK EQU 0x00F00000
J__0__HSIOM_SHIFT EQU 20
J__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
J__0__INTR EQU CYREG_GPIO_PRT8_INTR
J__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
J__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
J__0__MASK EQU 0x20
J__0__PC EQU CYREG_GPIO_PRT8_PC
J__0__PC2 EQU CYREG_GPIO_PRT8_PC2
J__0__PORT EQU 8
J__0__PS EQU CYREG_GPIO_PRT8_PS
J__0__SHIFT EQU 5
J__DR EQU CYREG_GPIO_PRT8_DR
J__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
J__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
J__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
J__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
J__INTR EQU CYREG_GPIO_PRT8_INTR
J__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
J__INTSTAT EQU CYREG_GPIO_PRT8_INTR
J__MASK EQU 0x20
J__PC EQU CYREG_GPIO_PRT8_PC
J__PC2 EQU CYREG_GPIO_PRT8_PC2
J__PORT EQU 8
J__PS EQU CYREG_GPIO_PRT8_PS
J__SHIFT EQU 5

/* K */
K__0__DR EQU CYREG_GPIO_PRT8_DR
K__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
K__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
K__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
K__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
K__0__HSIOM_MASK EQU 0x0F000000
K__0__HSIOM_SHIFT EQU 24
K__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
K__0__INTR EQU CYREG_GPIO_PRT8_INTR
K__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
K__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
K__0__MASK EQU 0x40
K__0__PC EQU CYREG_GPIO_PRT8_PC
K__0__PC2 EQU CYREG_GPIO_PRT8_PC2
K__0__PORT EQU 8
K__0__PS EQU CYREG_GPIO_PRT8_PS
K__0__SHIFT EQU 6
K__DR EQU CYREG_GPIO_PRT8_DR
K__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
K__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
K__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
K__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
K__INTR EQU CYREG_GPIO_PRT8_INTR
K__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
K__INTSTAT EQU CYREG_GPIO_PRT8_INTR
K__MASK EQU 0x40
K__PC EQU CYREG_GPIO_PRT8_PC
K__PC2 EQU CYREG_GPIO_PRT8_PC2
K__PORT EQU 8
K__PS EQU CYREG_GPIO_PRT8_PS
K__SHIFT EQU 6

/* L */
L__0__DR EQU CYREG_GPIO_PRT8_DR
L__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
L__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
L__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
L__0__HSIOM_MASK EQU 0xF0000000
L__0__HSIOM_SHIFT EQU 28
L__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
L__0__INTR EQU CYREG_GPIO_PRT8_INTR
L__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
L__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
L__0__MASK EQU 0x80
L__0__PC EQU CYREG_GPIO_PRT8_PC
L__0__PC2 EQU CYREG_GPIO_PRT8_PC2
L__0__PORT EQU 8
L__0__PS EQU CYREG_GPIO_PRT8_PS
L__0__SHIFT EQU 7
L__DR EQU CYREG_GPIO_PRT8_DR
L__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
L__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
L__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
L__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
L__INTR EQU CYREG_GPIO_PRT8_INTR
L__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
L__INTSTAT EQU CYREG_GPIO_PRT8_INTR
L__MASK EQU 0x80
L__PC EQU CYREG_GPIO_PRT8_PC
L__PC2 EQU CYREG_GPIO_PRT8_PC2
L__PORT EQU 8
L__PS EQU CYREG_GPIO_PRT8_PS
L__SHIFT EQU 7

/* M */
M__0__DR EQU CYREG_GPIO_PRT8_DR
M__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
M__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
M__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
M__0__HSIOM_MASK EQU 0x0000000F
M__0__HSIOM_SHIFT EQU 0
M__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
M__0__INTR EQU CYREG_GPIO_PRT8_INTR
M__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
M__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
M__0__MASK EQU 0x01
M__0__PC EQU CYREG_GPIO_PRT8_PC
M__0__PC2 EQU CYREG_GPIO_PRT8_PC2
M__0__PORT EQU 8
M__0__PS EQU CYREG_GPIO_PRT8_PS
M__0__SHIFT EQU 0
M__DR EQU CYREG_GPIO_PRT8_DR
M__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
M__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
M__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
M__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
M__INTR EQU CYREG_GPIO_PRT8_INTR
M__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
M__INTSTAT EQU CYREG_GPIO_PRT8_INTR
M__MASK EQU 0x01
M__PC EQU CYREG_GPIO_PRT8_PC
M__PC2 EQU CYREG_GPIO_PRT8_PC2
M__PORT EQU 8
M__PS EQU CYREG_GPIO_PRT8_PS
M__SHIFT EQU 0

/* N */
N__0__DR EQU CYREG_GPIO_PRT8_DR
N__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
N__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
N__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
N__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
N__0__HSIOM_MASK EQU 0x000000F0
N__0__HSIOM_SHIFT EQU 4
N__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
N__0__INTR EQU CYREG_GPIO_PRT8_INTR
N__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
N__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
N__0__MASK EQU 0x02
N__0__PC EQU CYREG_GPIO_PRT8_PC
N__0__PC2 EQU CYREG_GPIO_PRT8_PC2
N__0__PORT EQU 8
N__0__PS EQU CYREG_GPIO_PRT8_PS
N__0__SHIFT EQU 1
N__DR EQU CYREG_GPIO_PRT8_DR
N__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
N__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
N__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
N__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
N__INTR EQU CYREG_GPIO_PRT8_INTR
N__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
N__INTSTAT EQU CYREG_GPIO_PRT8_INTR
N__MASK EQU 0x02
N__PC EQU CYREG_GPIO_PRT8_PC
N__PC2 EQU CYREG_GPIO_PRT8_PC2
N__PORT EQU 8
N__PS EQU CYREG_GPIO_PRT8_PS
N__SHIFT EQU 1

/* O */
O__0__DR EQU CYREG_GPIO_PRT8_DR
O__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
O__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
O__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
O__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
O__0__HSIOM_MASK EQU 0x00000F00
O__0__HSIOM_SHIFT EQU 8
O__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
O__0__INTR EQU CYREG_GPIO_PRT8_INTR
O__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
O__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
O__0__MASK EQU 0x04
O__0__PC EQU CYREG_GPIO_PRT8_PC
O__0__PC2 EQU CYREG_GPIO_PRT8_PC2
O__0__PORT EQU 8
O__0__PS EQU CYREG_GPIO_PRT8_PS
O__0__SHIFT EQU 2
O__DR EQU CYREG_GPIO_PRT8_DR
O__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
O__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
O__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
O__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
O__INTR EQU CYREG_GPIO_PRT8_INTR
O__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
O__INTSTAT EQU CYREG_GPIO_PRT8_INTR
O__MASK EQU 0x04
O__PC EQU CYREG_GPIO_PRT8_PC
O__PC2 EQU CYREG_GPIO_PRT8_PC2
O__PORT EQU 8
O__PS EQU CYREG_GPIO_PRT8_PS
O__SHIFT EQU 2

/* P */
P__0__DR EQU CYREG_GPIO_PRT8_DR
P__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
P__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
P__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
P__0__HSIOM_MASK EQU 0x0000F000
P__0__HSIOM_SHIFT EQU 12
P__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
P__0__INTR EQU CYREG_GPIO_PRT8_INTR
P__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
P__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
P__0__MASK EQU 0x08
P__0__PC EQU CYREG_GPIO_PRT8_PC
P__0__PC2 EQU CYREG_GPIO_PRT8_PC2
P__0__PORT EQU 8
P__0__PS EQU CYREG_GPIO_PRT8_PS
P__0__SHIFT EQU 3
P__DR EQU CYREG_GPIO_PRT8_DR
P__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
P__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
P__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
P__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
P__INTR EQU CYREG_GPIO_PRT8_INTR
P__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
P__INTSTAT EQU CYREG_GPIO_PRT8_INTR
P__MASK EQU 0x08
P__PC EQU CYREG_GPIO_PRT8_PC
P__PC2 EQU CYREG_GPIO_PRT8_PC2
P__PORT EQU 8
P__PS EQU CYREG_GPIO_PRT8_PS
P__SHIFT EQU 3

/* Q */
Q__0__DR EQU CYREG_GPIO_PRT1_DR
Q__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Q__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Q__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Q__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Q__0__HSIOM_MASK EQU 0x00000F00
Q__0__HSIOM_SHIFT EQU 8
Q__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q__0__INTR EQU CYREG_GPIO_PRT1_INTR
Q__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Q__0__MASK EQU 0x04
Q__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Q__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Q__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Q__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Q__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Q__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Q__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Q__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Q__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Q__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Q__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Q__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Q__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Q__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Q__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Q__0__PC EQU CYREG_GPIO_PRT1_PC
Q__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Q__0__PORT EQU 1
Q__0__PS EQU CYREG_GPIO_PRT1_PS
Q__0__SHIFT EQU 2
Q__DR EQU CYREG_GPIO_PRT1_DR
Q__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Q__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Q__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Q__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q__INTR EQU CYREG_GPIO_PRT1_INTR
Q__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Q__MASK EQU 0x04
Q__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Q__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Q__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Q__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Q__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Q__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Q__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Q__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Q__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Q__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Q__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Q__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Q__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Q__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Q__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Q__PC EQU CYREG_GPIO_PRT1_PC
Q__PC2 EQU CYREG_GPIO_PRT1_PC2
Q__PORT EQU 1
Q__PS EQU CYREG_GPIO_PRT1_PS
Q__SHIFT EQU 2

/* R */
R__0__DR EQU CYREG_GPIO_PRT1_DR
R__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R__0__HSIOM_MASK EQU 0x0000F000
R__0__HSIOM_SHIFT EQU 12
R__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R__0__INTR EQU CYREG_GPIO_PRT1_INTR
R__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R__0__MASK EQU 0x08
R__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R__0__PC EQU CYREG_GPIO_PRT1_PC
R__0__PC2 EQU CYREG_GPIO_PRT1_PC2
R__0__PORT EQU 1
R__0__PS EQU CYREG_GPIO_PRT1_PS
R__0__SHIFT EQU 3
R__DR EQU CYREG_GPIO_PRT1_DR
R__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R__INTR EQU CYREG_GPIO_PRT1_INTR
R__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R__MASK EQU 0x08
R__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R__PC EQU CYREG_GPIO_PRT1_PC
R__PC2 EQU CYREG_GPIO_PRT1_PC2
R__PORT EQU 1
R__PS EQU CYREG_GPIO_PRT1_PS
R__SHIFT EQU 3

/* S */
S__0__DR EQU CYREG_GPIO_PRT5_DR
S__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
S__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
S__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
S__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
S__0__HSIOM_MASK EQU 0x0F000000
S__0__HSIOM_SHIFT EQU 24
S__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
S__0__INTR EQU CYREG_GPIO_PRT5_INTR
S__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
S__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
S__0__MASK EQU 0x40
S__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
S__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
S__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
S__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
S__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
S__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
S__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
S__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
S__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
S__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
S__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
S__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
S__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
S__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
S__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
S__0__PC EQU CYREG_GPIO_PRT5_PC
S__0__PC2 EQU CYREG_GPIO_PRT5_PC2
S__0__PORT EQU 5
S__0__PS EQU CYREG_GPIO_PRT5_PS
S__0__SHIFT EQU 6
S__DR EQU CYREG_GPIO_PRT5_DR
S__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
S__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
S__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
S__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
S__INTR EQU CYREG_GPIO_PRT5_INTR
S__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
S__INTSTAT EQU CYREG_GPIO_PRT5_INTR
S__MASK EQU 0x40
S__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
S__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
S__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
S__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
S__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
S__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
S__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
S__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
S__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
S__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
S__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
S__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
S__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
S__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
S__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
S__PC EQU CYREG_GPIO_PRT5_PC
S__PC2 EQU CYREG_GPIO_PRT5_PC2
S__PORT EQU 5
S__PS EQU CYREG_GPIO_PRT5_PS
S__SHIFT EQU 6

/* T */
T__0__DR EQU CYREG_GPIO_PRT5_DR
T__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
T__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
T__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
T__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
T__0__HSIOM_MASK EQU 0x00F00000
T__0__HSIOM_SHIFT EQU 20
T__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
T__0__INTR EQU CYREG_GPIO_PRT5_INTR
T__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
T__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
T__0__MASK EQU 0x20
T__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
T__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
T__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
T__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
T__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
T__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
T__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
T__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
T__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
T__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
T__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
T__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
T__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
T__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
T__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
T__0__PC EQU CYREG_GPIO_PRT5_PC
T__0__PC2 EQU CYREG_GPIO_PRT5_PC2
T__0__PORT EQU 5
T__0__PS EQU CYREG_GPIO_PRT5_PS
T__0__SHIFT EQU 5
T__DR EQU CYREG_GPIO_PRT5_DR
T__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
T__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
T__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
T__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
T__INTR EQU CYREG_GPIO_PRT5_INTR
T__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
T__INTSTAT EQU CYREG_GPIO_PRT5_INTR
T__MASK EQU 0x20
T__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
T__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
T__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
T__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
T__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
T__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
T__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
T__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
T__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
T__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
T__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
T__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
T__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
T__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
T__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
T__PC EQU CYREG_GPIO_PRT5_PC
T__PC2 EQU CYREG_GPIO_PRT5_PC2
T__PORT EQU 5
T__PS EQU CYREG_GPIO_PRT5_PS
T__SHIFT EQU 5

/* U */
U__0__DR EQU CYREG_GPIO_PRT3_DR
U__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
U__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
U__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
U__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
U__0__HSIOM_MASK EQU 0x0000000F
U__0__HSIOM_SHIFT EQU 0
U__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
U__0__INTR EQU CYREG_GPIO_PRT3_INTR
U__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
U__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
U__0__MASK EQU 0x01
U__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
U__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
U__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
U__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
U__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
U__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
U__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
U__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
U__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
U__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
U__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
U__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
U__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
U__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
U__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
U__0__PC EQU CYREG_GPIO_PRT3_PC
U__0__PC2 EQU CYREG_GPIO_PRT3_PC2
U__0__PORT EQU 3
U__0__PS EQU CYREG_GPIO_PRT3_PS
U__0__SHIFT EQU 0
U__DR EQU CYREG_GPIO_PRT3_DR
U__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
U__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
U__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
U__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
U__INTR EQU CYREG_GPIO_PRT3_INTR
U__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
U__INTSTAT EQU CYREG_GPIO_PRT3_INTR
U__MASK EQU 0x01
U__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
U__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
U__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
U__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
U__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
U__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
U__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
U__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
U__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
U__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
U__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
U__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
U__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
U__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
U__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
U__PC EQU CYREG_GPIO_PRT3_PC
U__PC2 EQU CYREG_GPIO_PRT3_PC2
U__PORT EQU 3
U__PS EQU CYREG_GPIO_PRT3_PS
U__SHIFT EQU 0

/* V */
V__0__DR EQU CYREG_GPIO_PRT3_DR
V__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
V__0__HSIOM_MASK EQU 0x000000F0
V__0__HSIOM_SHIFT EQU 4
V__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V__0__INTR EQU CYREG_GPIO_PRT3_INTR
V__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V__0__MASK EQU 0x02
V__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
V__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
V__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
V__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
V__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
V__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
V__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
V__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
V__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
V__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
V__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
V__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
V__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
V__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
V__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
V__0__PC EQU CYREG_GPIO_PRT3_PC
V__0__PC2 EQU CYREG_GPIO_PRT3_PC2
V__0__PORT EQU 3
V__0__PS EQU CYREG_GPIO_PRT3_PS
V__0__SHIFT EQU 1
V__DR EQU CYREG_GPIO_PRT3_DR
V__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V__INTR EQU CYREG_GPIO_PRT3_INTR
V__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V__MASK EQU 0x02
V__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
V__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
V__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
V__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
V__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
V__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
V__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
V__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
V__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
V__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
V__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
V__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
V__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
V__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
V__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
V__PC EQU CYREG_GPIO_PRT3_PC
V__PC2 EQU CYREG_GPIO_PRT3_PC2
V__PORT EQU 3
V__PS EQU CYREG_GPIO_PRT3_PS
V__SHIFT EQU 1

/* W */
W__0__DR EQU CYREG_GPIO_PRT1_DR
W__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
W__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
W__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
W__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
W__0__HSIOM_MASK EQU 0x0000000F
W__0__HSIOM_SHIFT EQU 0
W__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
W__0__INTR EQU CYREG_GPIO_PRT1_INTR
W__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
W__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
W__0__MASK EQU 0x01
W__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
W__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
W__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
W__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
W__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
W__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
W__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
W__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
W__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
W__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
W__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
W__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
W__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
W__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
W__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
W__0__PC EQU CYREG_GPIO_PRT1_PC
W__0__PC2 EQU CYREG_GPIO_PRT1_PC2
W__0__PORT EQU 1
W__0__PS EQU CYREG_GPIO_PRT1_PS
W__0__SHIFT EQU 0
W__DR EQU CYREG_GPIO_PRT1_DR
W__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
W__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
W__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
W__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
W__INTR EQU CYREG_GPIO_PRT1_INTR
W__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
W__INTSTAT EQU CYREG_GPIO_PRT1_INTR
W__MASK EQU 0x01
W__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
W__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
W__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
W__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
W__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
W__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
W__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
W__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
W__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
W__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
W__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
W__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
W__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
W__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
W__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
W__PC EQU CYREG_GPIO_PRT1_PC
W__PC2 EQU CYREG_GPIO_PRT1_PC2
W__PORT EQU 1
W__PS EQU CYREG_GPIO_PRT1_PS
W__SHIFT EQU 0

/* X */
X__0__DR EQU CYREG_GPIO_PRT1_DR
X__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
X__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
X__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
X__0__HSIOM_MASK EQU 0x000000F0
X__0__HSIOM_SHIFT EQU 4
X__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
X__0__INTR EQU CYREG_GPIO_PRT1_INTR
X__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
X__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
X__0__MASK EQU 0x02
X__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
X__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
X__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
X__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
X__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
X__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
X__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
X__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
X__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
X__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
X__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
X__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
X__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
X__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
X__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
X__0__PC EQU CYREG_GPIO_PRT1_PC
X__0__PC2 EQU CYREG_GPIO_PRT1_PC2
X__0__PORT EQU 1
X__0__PS EQU CYREG_GPIO_PRT1_PS
X__0__SHIFT EQU 1
X__DR EQU CYREG_GPIO_PRT1_DR
X__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
X__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
X__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
X__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
X__INTR EQU CYREG_GPIO_PRT1_INTR
X__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
X__INTSTAT EQU CYREG_GPIO_PRT1_INTR
X__MASK EQU 0x02
X__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
X__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
X__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
X__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
X__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
X__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
X__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
X__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
X__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
X__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
X__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
X__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
X__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
X__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
X__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
X__PC EQU CYREG_GPIO_PRT1_PC
X__PC2 EQU CYREG_GPIO_PRT1_PC2
X__PORT EQU 1
X__PS EQU CYREG_GPIO_PRT1_PS
X__SHIFT EQU 1

/* PB */
PB__0__DR EQU CYREG_GPIO_PRT0_DR
PB__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PB__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PB__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PB__0__HSIOM_MASK EQU 0xF0000000
PB__0__HSIOM_SHIFT EQU 28
PB__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PB__0__INTR EQU CYREG_GPIO_PRT0_INTR
PB__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PB__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PB__0__MASK EQU 0x80
PB__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
PB__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
PB__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
PB__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
PB__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
PB__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
PB__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
PB__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
PB__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
PB__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
PB__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
PB__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
PB__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
PB__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
PB__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
PB__0__PC EQU CYREG_GPIO_PRT0_PC
PB__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PB__0__PORT EQU 0
PB__0__PS EQU CYREG_GPIO_PRT0_PS
PB__0__SHIFT EQU 7
PB__DR EQU CYREG_GPIO_PRT0_DR
PB__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PB__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PB__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PB__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PB__INTR EQU CYREG_GPIO_PRT0_INTR
PB__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PB__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PB__MASK EQU 0x80
PB__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
PB__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
PB__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
PB__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
PB__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
PB__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
PB__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
PB__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
PB__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
PB__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
PB__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
PB__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
PB__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
PB__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
PB__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
PB__PC EQU CYREG_GPIO_PRT0_PC
PB__PC2 EQU CYREG_GPIO_PRT0_PC2
PB__PORT EQU 0
PB__PS EQU CYREG_GPIO_PRT0_PS
PB__SHIFT EQU 7

/* Timer */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK5
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST5
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A02
Timer_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A12
Timer_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D02
Timer_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D12
Timer_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F02
Timer_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F12
Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A03
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A13
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D03
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D13
Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F03
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F13
Timer_TimerUDB_sT32_timerdp_u1__32BIT_A0_REG EQU CYREG_UDB_W32_A03
Timer_TimerUDB_sT32_timerdp_u1__32BIT_A1_REG EQU CYREG_UDB_W32_A13
Timer_TimerUDB_sT32_timerdp_u1__32BIT_D0_REG EQU CYREG_UDB_W32_D03
Timer_TimerUDB_sT32_timerdp_u1__32BIT_D1_REG EQU CYREG_UDB_W32_D13
Timer_TimerUDB_sT32_timerdp_u1__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
Timer_TimerUDB_sT32_timerdp_u1__32BIT_F0_REG EQU CYREG_UDB_W32_F03
Timer_TimerUDB_sT32_timerdp_u1__32BIT_F1_REG EQU CYREG_UDB_W32_F13
Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A03
Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A13
Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D03
Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D13
Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F03
Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F13
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A04
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A14
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D04
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D14
Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F04
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F14
Timer_TimerUDB_sT32_timerdp_u2__32BIT_A0_REG EQU CYREG_UDB_W32_A04
Timer_TimerUDB_sT32_timerdp_u2__32BIT_A1_REG EQU CYREG_UDB_W32_A14
Timer_TimerUDB_sT32_timerdp_u2__32BIT_D0_REG EQU CYREG_UDB_W32_D04
Timer_TimerUDB_sT32_timerdp_u2__32BIT_D1_REG EQU CYREG_UDB_W32_D14
Timer_TimerUDB_sT32_timerdp_u2__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Timer_TimerUDB_sT32_timerdp_u2__32BIT_F0_REG EQU CYREG_UDB_W32_F04
Timer_TimerUDB_sT32_timerdp_u2__32BIT_F1_REG EQU CYREG_UDB_W32_F14
Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A4
Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A04
Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A14
Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D4
Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D04
Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D14
Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F4
Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F04
Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F14
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_UDB_W16_A05
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_UDB_W16_A15
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_UDB_W16_D05
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_UDB_W16_D15
Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_UDB_W16_F05
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_UDB_W16_F15
Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A5
Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A05
Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A15
Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D5
Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D05
Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D15
Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F5
Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F05
Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F15

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 32768
CYDEV_RTC_SOURCE_WDT EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 32768
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
