<profile>

<section name = "Vivado HLS Report for 'Mat2AXIM'" level="0">
<item name = "Date">Mon Mar 25 16:43:16 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">fpga_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2083322, 2083322, 2083322, 2083322, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Mat2Array_fu_60">Mat2Array, 2083321, 2083321, 2083321, 2083321, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 122, 270</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 69</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Mat2Array_fu_60">Mat2Array, 0, 0, 122, 270</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fb_offset_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_V_read">9, 2, 1, 2</column>
<column name="m_axi_fb_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_fb_BREADY">9, 2, 1, 2</column>
<column name="m_axi_fb_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="fb_offset_read_reg_70">32, 0, 32, 0</column>
<column name="grp_Mat2Array_fu_60_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AXIM, return value</column>
<column name="img_data_stream_V_dout">in, 8, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_empty_n">in, 1, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_read">out, 1, ap_fifo, img_data_stream_V, pointer</column>
<column name="m_axi_fb_AWVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWADDR">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWLEN">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWSIZE">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWBURST">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWLOCK">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWCACHE">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWPROT">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWQOS">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWREGION">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WDATA">out, 8, m_axi, fb, pointer</column>
<column name="m_axi_fb_WSTRB">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WLAST">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARADDR">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARLEN">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARSIZE">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARBURST">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARLOCK">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARCACHE">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARPROT">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARQOS">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARREGION">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RVALID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RREADY">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RDATA">in, 8, m_axi, fb, pointer</column>
<column name="m_axi_fb_RLAST">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RUSER">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RRESP">in, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_BVALID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BREADY">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BRESP">in, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_BID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BUSER">in, 1, m_axi, fb, pointer</column>
<column name="fb_offset_dout">in, 32, ap_fifo, fb_offset, pointer</column>
<column name="fb_offset_empty_n">in, 1, ap_fifo, fb_offset, pointer</column>
<column name="fb_offset_read">out, 1, ap_fifo, fb_offset, pointer</column>
</table>
</item>
</section>
</profile>
