<module HW_revision="" XML_version="1" description="Port 1/2" id="Port 1/2">
<register acronym="P1IN" description="Port 1 Input" id="P1IN" offset=" 0x0010" width="8">
<bitfield begin="0" description="P1IN0" end="0" id="P1IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IN1" end="1" id="P1IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IN2" end="2" id="P1IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IN3" end="3" id="P1IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IN4" end="4" id="P1IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IN5" end="5" id="P1IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IN6" end="6" id="P1IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IN7" end="7" id="P1IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1OUT" description="Port 1 Output" id="P1OUT" offset=" 0x0012" width="8">
<bitfield begin="0" description="P1OUT0" end="0" id="P1OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1OUT1" end="1" id="P1OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1OUT2" end="2" id="P1OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1OUT3" end="3" id="P1OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1OUT4" end="4" id="P1OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1OUT5" end="5" id="P1OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1OUT6" end="6" id="P1OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1OUT7" end="7" id="P1OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1DIR" description="Port 1 Direction" id="P1DIR" offset=" 0x0014" width="8">
<bitfield begin="0" description="P1DIR0" end="0" id="P1DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1DIR1" end="1" id="P1DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1DIR2" end="2" id="P1DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1DIR3" end="3" id="P1DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1DIR4" end="4" id="P1DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1DIR5" end="5" id="P1DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1DIR6" end="6" id="P1DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1DIR7" end="7" id="P1DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1SEL0" description="Port 1 Selection 0" id="P1SEL0" offset=" 0x001A" width="8">
<bitfield begin="0" description="P1SEL0_0" end="0" id="P1SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1SEL0_1" end="1" id="P1SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1SEL0_2" end="2" id="P1SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1SEL0_3" end="3" id="P1SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1SEL0_4" end="4" id="P1SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1SEL0_5" end="5" id="P1SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1SEL0_6" end="6" id="P1SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1SEL0_7" end="7" id="P1SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1SEL1" description="Port 1 Selection 1" id="P1SEL1" offset=" 0x001C" width="8">
<bitfield begin="0" description="P1SEL1_0" end="0" id="P1SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1SEL1_1" end="1" id="P1SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1SEL1_2" end="2" id="P1SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1SEL1_3" end="3" id="P1SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1SEL1_4" end="4" id="P1SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1SEL1_5" end="5" id="P1SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1SEL1_6" end="6" id="P1SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1SEL1_7" end="7" id="P1SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IV" description="Port 1 Interrupt Vector Word" id="P1IV" offset=" 0x001E" width="16"></register>
<register acronym="P1IES" description="Port 1 Interrupt Edge Select" id="P1IES" offset=" 0x0028" width="8">
<bitfield begin="0" description="P1IES0" end="0" id="P1IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IES1" end="1" id="P1IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IES2" end="2" id="P1IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IES3" end="3" id="P1IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IES4" end="4" id="P1IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IES5" end="5" id="P1IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IES6" end="6" id="P1IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IES7" end="7" id="P1IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IE" description="Port 1 Interrupt Enable" id="P1IE" offset=" 0x002A" width="8">
<bitfield begin="0" description="P1IE0" end="0" id="P1IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IE1" end="1" id="P1IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IE2" end="2" id="P1IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IE3" end="3" id="P1IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IE4" end="4" id="P1IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IE5" end="5" id="P1IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IE6" end="6" id="P1IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IE7" end="7" id="P1IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IFG" description="Port 1 Interrupt Flag" id="P1IFG" offset=" 0x002C" width="8">
<bitfield begin="0" description="P1IFG0" end="0" id="P1IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IFG1" end="1" id="P1IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IFG2" end="2" id="P1IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IFG3" end="3" id="P1IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IFG4" end="4" id="P1IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IFG5" end="5" id="P1IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IFG6" end="6" id="P1IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IFG7" end="7" id="P1IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IN" description="Port 2 Input" id="P2IN" offset=" 0x0011" width="8">
<bitfield begin="0" description="P2IN0" end="0" id="P2IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IN1" end="1" id="P2IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IN2" end="2" id="P2IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IN3" end="3" id="P2IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IN4" end="4" id="P2IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IN5" end="5" id="P2IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IN6" end="6" id="P2IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IN7" end="7" id="P2IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2OUT" description="Port 2 Output" id="P2OUT" offset=" 0x0013" width="8">
<bitfield begin="0" description="P2OUT0" end="0" id="P2OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2OUT1" end="1" id="P2OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2OUT2" end="2" id="P2OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2OUT3" end="3" id="P2OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2OUT4" end="4" id="P2OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2OUT5" end="5" id="P2OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2OUT6" end="6" id="P2OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2OUT7" end="7" id="P2OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2DIR" description="Port 2 Direction" id="P2DIR" offset=" 0x0015" width="8">
<bitfield begin="0" description="P2DIR0" end="0" id="P2DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2DIR1" end="1" id="P2DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2DIR2" end="2" id="P2DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2DIR3" end="3" id="P2DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2DIR4" end="4" id="P2DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2DIR5" end="5" id="P2DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2DIR6" end="6" id="P2DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2DIR7" end="7" id="P2DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2SEL0" description="Port 2 Selection 0" id="P2SEL0" offset=" 0x001B" width="8">
<bitfield begin="0" description="P2SEL0_0" end="0" id="P2SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2SEL0_1" end="1" id="P2SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2SEL0_2" end="2" id="P2SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2SEL0_3" end="3" id="P2SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2SEL0_4" end="4" id="P2SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2SEL0_5" end="5" id="P2SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2SEL0_6" end="6" id="P2SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2SEL0_7" end="7" id="P2SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2SEL1" description="Port 2 Selection 1" id="P2SEL1" offset=" 0x001D" width="8">
<bitfield begin="0" description="P2SEL1_0" end="0" id="P2SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2SEL1_1" end="1" id="P2SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2SEL1_2" end="2" id="P2SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2SEL1_3" end="3" id="P2SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2SEL1_4" end="4" id="P2SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2SEL1_5" end="5" id="P2SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2SEL1_6" end="6" id="P2SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2SEL1_7" end="7" id="P2SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IV" description="Port 2 Interrupt Vector Word" id="P2IV" offset=" 0x002E" width="16"></register>
<register acronym="P2IES" description="Port 2 Interrupt Edge Select" id="P2IES" offset=" 0x0029" width="8">
<bitfield begin="0" description="P2IES0" end="0" id="P2IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IES1" end="1" id="P2IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IES2" end="2" id="P2IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IES3" end="3" id="P2IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IES4" end="4" id="P2IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IES5" end="5" id="P2IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IES6" end="6" id="P2IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IES7" end="7" id="P2IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IE" description="Port 2 Interrupt Enable" id="P2IE" offset=" 0x002B" width="8">
<bitfield begin="0" description="P2IE0" end="0" id="P2IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IE1" end="1" id="P2IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IE2" end="2" id="P2IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IE3" end="3" id="P2IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IE4" end="4" id="P2IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IE5" end="5" id="P2IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IE6" end="6" id="P2IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IE7" end="7" id="P2IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IFG" description="Port 2 Interrupt Flag" id="P2IFG" offset=" 0x002D" width="8">
<bitfield begin="0" description="P2IFG0" end="0" id="P2IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IFG1" end="1" id="P2IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IFG2" end="2" id="P2IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IFG3" end="3" id="P2IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IFG4" end="4" id="P2IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IFG5" end="5" id="P2IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IFG6" end="6" id="P2IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IFG7" end="7" id="P2IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>