// Seed: 2107575079
module module_0;
  always id_1 <= -1;
  wire id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  final begin : LABEL_0
    if (-1);
    else;
    begin : LABEL_0
      @(id_1 or posedge id_1.id_1);
    end
  end
  assign id_2 = -1;
  uwire id_3, id_4 = id_4;
  wire  id_5, id_6 = !id_4;
  module_0 modCall_1 ();
  wire id_7;
endmodule
macromodule module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = -1;
  always_ff begin : LABEL_0
    begin : LABEL_0
      @(posedge id_1 or id_1 or posedge id_2 or posedge 1 or posedge {-1{id_2}}) id_3 = 1'b0;
    end
    id_2 = id_1;
  end
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
