// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: KY Liu <ky.liu@mediatek.com>
 */
#include <linux/types.h>
#include "clkbuf-util.h"
#include "srclken.h"

// CFG base
#define SRCLKEN_RC_CFG			(0x0)
#define REG_CENTRAL_CFG1		(0x4)
#define REG_CENTRAL_CFG2		(0x8)
#define CMD_ARB_CFG				(0xC)
#define PMIC_RCEN_ADDR_REG		(0x18)
#define DCXO_FPM_CFG			(0x20)
#define REG_CENTRAL_CFG3		(0x28)
#define REG_CENTRAL_CFG4		(0x2C)
#define REG_CENTRAL_CFG4_1		(0x30)
#define REG_CENTRAL_CFG5		(0x34)
#define REG_CENTRAL_CFG5_1		(0x38)
#define REG_CENTRAL_CFG6		(0x3C)
#define REG_CENTRAL_CFG6_1		(0x40)
#define REG_CENTRAL_CFG6_2		(0x44)
#define SRCLKEN_SW_CON_CFG		(0x5C)
#define RCEN_MT_M_CFG_0			(0x68)
#define RCEN_MT_M_CFG_1			(0x6C)
#define RCEN_MT_P_CFG_0			(0x78)
#define RCEN_MT_P_CFG_1			(0x7C)
#define RCEN_MT_CFG_0			(0x88)
#define SUBSYS_INTF_CFG_FPM		(0xC0)
#define SUBSYS_INTF_CFG_BBLPM	(0xC4)
#define M00_SRCLKEN_CFG			(0x500)

#define V4_STA_BASE_FROM_CODA_BEFORE_IOREMAP	(0x0)

// STA base
#define CMD_STA_0			(0x48) //[16:14] cur_pmic_dcxo_mode
#define CMD_STA_1			(0x4C)
#define CMD_STA_2			(0x50)
#define CMD_STA_3			(0x54)
#define CMD_STA_4			(0x58)
#define FSM_STA_0			(0x100) //[27:23] cur_pwrap_sleep_state
#define SPI_STA_0			(0x108) //send spmi M addr record + pmif m req/ack
#define SPI_STA_1			(0x10C) //spmi m data [31:0]
#define SPMI_P_STA_0		(0x150) //send spmi P addr record + pmif p  req/ack
#define SPMI_P_STA_1		(0x104) //spmi P data [31:0]
#define PIPO_STA_0			(0x110) //SRCLKEN RC Primary Input/Output Status Read, include ulposc en
#define M00_REQ_STA			(0x580)

/* CFG */
#define DCXO_SETTLE_PERIOD_ADDR		(REG_CENTRAL_CFG1)
#define DCXO_SETTLE_PERIOD_MASK		(0x3FF)
#define DCXO_SETTLE_PERIOD_SHIFT	(22)
#define NON_DCXO_SETTLE_PERIOD_ADDR	(REG_CENTRAL_CFG1)
#define NON_DCXO_SETTLE_PERIOD_MASK	(0x3FF)
#define NON_DCXO_SETTLE_PERIOD_SHIFT	(12)
#define ULPOSC_SETTLE_PERIOD_ADDR	(REG_CENTRAL_CFG1)
#define ULPOSC_SETTLE_PERIOD_MASK	(0xF)
#define ULPOSC_SETTLE_PERIOD_SHIFT	(8)
#define VCORE_SETTLE_PERIOD_ADDR	(REG_CENTRAL_CFG1)
#define VCORE_SETTLE_PERIOD_MASK	(0x7)
#define VCORE_SETTLE_PERIOD_SHIFT	(5)
#define KEEP_RC_SPI_ACTIVE_ADDR		(REG_CENTRAL_CFG1)
#define KEEP_RC_SPI_ACTIVE_MASK		(0x1)
#define KEEP_RC_SPI_ACTIVE_SHIFT	(2)
#define RCEN_ISSUE_MODE_ADDR		(REG_CENTRAL_CFG1)
#define RCEN_ISSUE_MODE_MASK		(0x1)
#define RCEN_ISSUE_MODE_SHIFT		(1)
#define SRCLKEN_RC_EN_ADDR		(REG_CENTRAL_CFG1)
#define SRCLKEN_RC_EN_MASK		(0x1)
#define SRCLKEN_RC_EN_SHIFT		(0)
#define PWRAP_SLEEP_CTRL_MODE_ADDR	(REG_CENTRAL_CFG2)
#define PWRAP_SLEEP_CTRL_MODE_MASK	(0xF)
#define PWRAP_SLEEP_CTRL_MODE_SHIFT	(21)
#define ULPOSC_CTRL_MODE_ADDR		(REG_CENTRAL_CFG2)
#define ULPOSC_CTRL_MODE_MASK		(0xF)
#define ULPOSC_CTRL_MODE_SHIFT		(12)
#define VREQ_CTRL_MODE_ADDR		(REG_CENTRAL_CFG2)
#define VREQ_CTRL_MODE_MASK		(0xF)
#define VREQ_CTRL_MODE_SHIFT		(4)
#define SRCLKEN_O0_CTRL_MODE_ADDR	(REG_CENTRAL_CFG2)
#define SRCLKEN_O0_CTRL_MODE_MASK	(0xF)
#define SRCLKEN_O0_CTRL_MODE_SHIFT	(0)
#define DCXO_STABLE_PERIOD_ADDR		(M00_SRCLKEN_CFG)
#define DCXO_STABLE_PERIOD_MASK		(0x3FF)
#define DCXO_STABLE_PERIOD_SHIFT	(22)
#define NON_DCXO_STABLE_PERIOD_ADDR	(M00_SRCLKEN_CFG)
#define NON_DCXO_STABLE_PERIOD_MASK	(0x3FF)
#define NON_DCXO_STALBE_PERIOD_SHIFT	(12)
#define SW_BBLPM_EN_ADDR		(M00_SRCLKEN_CFG)
#define SW_BBLPM_EN_MASK		(0x1)
#define SW_BBLPM_EN_SHIFT		(5)
#define SW_FPM_EN_ADDR			(M00_SRCLKEN_CFG)
#define SW_FPM_EN_MASK			(0x1)
#define SW_FPM_EN_SHIFT			(4)
#define SW_RC_REQ_ADDR			(M00_SRCLKEN_CFG)
#define SW_RC_REQ_MASK			(0x3)
#define SW_RC_REQ_SHIFT			(4)
#define SW_SRCLKEN_RC_EN_ADDR		(M00_SRCLKEN_CFG)
#define SW_SRCLKEN_RC_EN_MASK		(0x1)
#define SW_SRCLKEN_RC_EN_SHIFT		(3)
#define SUBSYS_SRCLKEN_RC_EN_ADDR	(M00_SRCLKEN_CFG)
#define SUBSYS_SRCLKEN_RC_EN_MASK	(0x1)
#define SUBSYS_SRCLKEN_RC_EN_SHIFT	(0)
#define PMIF_VLD_RDY_CTRL_MODE_ADDR	(REG_CENTRAL_CFG4)
#define PMIF_VLD_RDY_CTRL_MODE_MASK	(0xF)
#define PMIF_VLD_RDY_CTRL_MODE_SHIFT	(20)

//#if IS_ENABLED(CONFIG_SRCLKEN_RC_BROADCAST)
#define BYPASS_PMIF_M_ADDR		(REG_CENTRAL_CFG4)
#define BYPASS_PMIF_M_MASK		(0x1)
#define BYPASS_PMIF_M_SHIFT		(24)
#define BYPASS_PMIF_P_ADDR		(REG_CENTRAL_CFG4)
#define BYPASS_PMIF_P_MASK		(0x1)
#define BYPASS_PMIF_P_SHIFT		(25)
#define SPMI_CMD_BYTE_CNT_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_CMD_BYTE_CNT_MASK		(0x1)
#define SPMI_CMD_BYTE_CNT_SHIFT		(0)
#define SPMI_M_SLV_ID_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_M_SLV_ID_MASK		(0xF)
#define SPMI_M_SLV_ID_SHIFT		(5)
#define SPMI_P_SLV_ID_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_P_SLV_ID_MASK		(0xF)
#define SPMI_P_SLV_ID_SHIFT		(9)
#define SPMI_M_PMIF_ID_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_M_PMIF_ID_MASK		(0x1)
#define SPMI_M_PMIF_ID_SHIFT		(17)
#define SPMI_P_PMIF_ID_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_P_PMIF_ID_MASK		(0x1)
#define SPMI_P_PMIF_ID_SHIFT		(18)
#define SPMI_M_CMD_TYPE_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_M_CMD_TYPE_MASK		(0x3)
#define SPMI_M_CMD_TYPE_SHIFT		(19)
#define SPMI_P_CMD_TYPE_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_P_CMD_TYPE_MASK		(0x3)
#define SPMI_P_CMD_TYPE_SHAFT		(21)
#define SPMI_M_WRITE_EN_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_M_WRITE_EN_MASK		(0x1)
#define SPMI_M_WRITE_EN_SHIFT		(23)
#define SPMI_P_WRITE_EN_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_P_WRITE_EN_MASK		(0x1)
#define SPMI_P_WRITE_EN_SHIFT		(24)
#define BROADCAST_MODE_EN_ADDR		(REG_CENTRAL_CFG5)
#define BROADCAST_MODE_EN_MASK		(0x1)
#define BROADCAST_MODE_EN_SHIFT		(25)
#define MULTI_CMD_MODE_EN_ADDR		(REG_CENTRAL_CFG5)
#define MULTI_CMD_MODE_EN_MASK		(0x1)
#define MULTI_CMD_MODE_EN_SHIFT		(26)
#define DCXO_ENCODE_ADDR		(REG_CENTRAL_CFG5)
#define DCXO_ENCODE_MASK		(0x1)
#define DCXO_ENCODE_SHIFT		(27)
#define SPMI_M_FIRST_ADDR		(REG_CENTRAL_CFG5)
#define SPMI_M_FIRST_MASK		(0x1)
#define SPMI_M_FIRST_SHIFT		(28)
#define REQ_TO_DCXO_MASK_ADDR		(REG_CENTRAL_CFG6)
#define REQ_TO_DCXO_MASK_MASK		(0xFFFF)
#define REQ_TO_DCXO_MASK_SHIFT		(0)
#define REQ_TO_SPMI_P_MASK_SHFT		(0)
#define BYPASS_DCXO_VOTE_L_SHIFT	(0)
#define BYPASS_DCXO_VOTE_H_SHIFT	(16)

#define RCEN_MT_PMIF_SLV_ID_ADDR	(RCEN_MT_M_CFG_0)
#define RCEN_MT_PMIF_SLV_ID_MASK	(0xF)
#define RCEN_MT_PMIF_SLV_ID_SHIFT	(0)
#define PMIC_M_CNT_VAL_ADDR		(RCEN_MT_CFG_0)
#define PMIC_M_CNT_VAL_MASK		(0xF)
#define PMIC_M_CNT_VAL_SHIFT		(0)
#define PMIC_P_CNT_VAL_ADDR		(RCEN_MT_CFG_0)
#define PMIC_P_CNT_VAL_MASK		(0xF)
#define PMIC_P_CNT_VAL_SHIFT		(4)
//#endif /* IS_ENABLED(CONFIG_SRCLKEN_RC_BROADCAST) */

#define CTRL_SIGNAL_BYPASS_MASK		(0x1)
#define CTRL_SIGANL_BYPASS_SHIFT	(0)
#define CTRL_SIGNAL_MERGE_MODE_MASK	(0x3)
#define CTRL_SIGNAL_MERGE_MODE_SHIFT	(1)
#define CTRL_SIGNAL_ASYNC_MODE_MASK	(0x1)
#define CTRL_SIGNAL_ASYNC_MODE_SHIFT	(3)

/* STA */
#define CUR_SPI_STA_ADDR		(FSM_STA_0)
#define CUR_SPI_STA_MASK		(0xF)
#define CUR_SPI_STA_SHIFT		(28)
#define CUR_PWRAP_SLP_STA_ADDR		(FSM_STA_0)
#define CUR_PWRAP_SLP_STA_MASK		(0x1F)
#define CUR_PWRAP_SLP_STA_SHIFT		(23)
#define CUR_ULPOSC_STA_ADDR		(FSM_STA_0)
#define CUR_ULPOSC_STA_MASK		(0x7)
#define CUR_ULPOSC_STA_SHIFT		(20)
#define CUR_PWRAP_CMD_STA_ADDR		(FSM_STA_0)
#define CUR_PWRAP_CMD_STA_MASK		(0x7FF)
#define CUR_PWRAP_CMD_STA_SHIFT		(9)
#define CUR_VCORE_ULPOSC_STA_ADDR	(FSM_STA_0)
#define CUR_VCORE_ULPOSC_STA_MASK	(0x1F)
#define CUR_VCORE_ULPOSC_STA_SHIFT	(4)
#define ANY_DCXO_REQ_ADDR		(FSM_STA_0)
#define ANY_DCXO_REQ_MASK		(0x1)
#define ANY_DCXO_REQ_SHIFT		(3)
#define ANY_DCXO_REQ			(0x1 << ANY_DCXO_REQ_SHIFT)
#define ANY_NON_DCXO_REQ_ADDR		(FSM_STA_0)
#define ANY_NON_DCXO_REQ_MASK		(0x1)
#define ANY_NON_DCXO_REQ_SHIFT		(2)
#define ANY_NON_DCXO_REQ		(0x1 << ANY_NON_DCXO_REQ_SHIFT)
#define ANY_BYPASS_REQ_ADDR		(FSM_STA_0)
#define ANY_BYPASS_REQ_MASK		(0x1)
#define ANY_BYPASS_REQ_SHIFT		(1)
#define ANY_BYPASS_REQ			(0x1 << ANY_BYPASS_REQ_SHIFT)
#define ANY_32K_REQ_ADDR		(FSM_STA_0)
#define ANY_32K_REQ_MASK		(0x1)
#define ANY_32K_REQ_SHIFT		(0)
#define ANY_32K_REQ			(0x1 << ANY_32K_REQ_SHIFT)
#define CMD_ARB_TARGET_ADDR		(CMD_STA_0)
#define CMD_ARB_TARGET_MASK		(0xFFFF)
#define CMD_ARB_TARGET_SHIFT		(16)
#define CUR_PMIC_DCXO_MODE_ADDR		(CMD_STA_0)
#define CUR_PMIC_DCXO_MODE_MASK		(0x7)
#define CUR_PMIC_DCXO_MODE_SHIFT	(14)
#define CUR_PMIC_RC_EN_ADDR		(CMD_STA_0)
#define CUR_PMIC_RC_EN_MASK		(0x1FFF)
#define CUR_PMIC_RC_EN_SHIFT		(0)
#define CUR_LATCHED_DCXO_ADDR		(CMD_STA_1)
#define CUR_LATCHED_DCXO_MASK		(0x7)
#define CUR_LATCHED_DCXO_SHIFT		(13)
#define CUR_LATCHED_REQ_ADDR		(CMD_STA_1)
#define CUR_LATCHED_REQ_MASK		(0x1FFF)
#define CUR_LATCHED_REQ_SHIFT		(0)
#define SPI_CMD_DATA_ADDR		(SPI_STA_0)
#define SPI_CMD_DATA_MASK		(0xFFFF)
#define SPI_CMD_DATA_SHIFT		(16)
#define SPI_CMD_ADDR_ADDR		(SPI_STA_0)
#define SPI_CMD_ADDR_MASK		(0x1FFF)
#define SPI_CMD_ADDR_SHIFT		(2)
#define SPI_CMD_ACK_ADDR		(SPI_STA_0)
#define SPI_CMD_ACK_MASK		(0x1)
#define SPI_CMD_ACK_SHIFT		(1)
#define SPI_CMD_REQ_ADDR		(SPI_STA_0)
#define SPI_CMD_REQ_MASK		(0x1)
#define SPI_CMD_REQ_SHIFT		(0)
#define PI_AP_26M_RDY_ADDR		(PIPO_STA_0)
#define PI_AP_26M_RDY_MASK		(0x1)
#define PI_AP_26M_RDY_SHIFT		(19)
#define AP_26M_RDY			(0x1 << PI_AP_26M_RDY_SHIFT)
#define RC_ULPOSC_EN_ADDR		(PIPO_STA_0)
#define RC_ULPOSC_EN_MASK		(0x1)
#define RC_ULPOSC_EN_SHIFT		(18)
#define SCP_ULPOSC_EN_ACK		(0x1 << RC_ULPOSC_EN_SHIFT)
#define RC_ULPOSC_RST_ADDR		(PIPO_STA_0)
#define RC_ULPOSC_RST_MASK		(0x1)
#define RC_ULPOSC_RST_SHIFT		(17)
#define SCP_ULPOSC_RST_ACK		(0x1 << RC_ULPOSC_RST_SHIFT)
#define RC_ULPOSC_CK_EN_ADDR		(PIPO_STA_0)
#define RC_ULPOSC_CK_EN_MASK		(0x1)
#define RC_ULPOSC_CK_EN_SHIFT		(16)
#define SCP_ULPOSC_CK_ACK		(0x1 << RC_ULPOSC_CK_EN_SHIFT)
#define RC_PWRAP_SLP_REQ_ADDR		(PIPO_STA_0)
#define RC_PWRAP_SLP_REQ_MASK		(0x1)
#define RC_PWRAP_SLP_REQ_SHIFT		(15)
#define RC_WRAP_SLP			(0x1 << RC_PWRAP_SLP_REQ_SHIFT)
#define PWRAP_SLP_ACK_ADDR		(PIPO_STA_0)
#define PWRAP_SLP_ACK_MASK		(0x1)
#define PWRAP_SLP_ACK_SHIFT		(14)
#define RC_WRAP_SLP_ACK			(0x1 << PWRAP_SLP_ACK_SHIFT)
#define RC_SCP_VREQ_TO_PWRAP_ADDR	(PIPO_STA_0)
#define RC_SCP_VREQ_TO_PWRAP_MASK	(0x1)
#define RC_SCP_VREQ_TO_PWRAP_SHIFT	(13)
#define RC_VREQ_WRAP			(0x1 << RC_SCP_VREQ_TO_PWRAP_SHIFT)
#define RC_SRCLKEN_O0_ADDR		(PIPO_STA_0)
#define RC_SRCLKEN_O0_MASK		(0x1)
#define RC_SRCLKEN_O0_SHIFT		(12)
#define RC_O0				(0x1 << RC_SRCLKEN_O0_SHIFT)
#define RC_VREQ_ADDR			(PIPO_STA_0)
#define RC_VREQ_MASK			(0x1)
#define RC_VREQ_SHIFT			(11)
#define RC_VREQ				(0x1 << RC_VREQ_SHIFT)
#define ULPOSC_EN_ADDR			(PIPO_STA_0)
#define ULPOSC_EN_MASK			(0x1)
#define ULPOSC_EN_SHIFT			(10)
#define SCP_ULPOSC_EN			(0x1 << ULPOSC_EN_SHIFT)
#define ULPOSC_RST_ADDR			(PIPO_STA_0)
#define ULPOSC_RST_MASK			(0x1)
#define ULPOSC_RST_SHIFT		(9)
#define SCP_ULPOSC_RST			(0x1 << ULPOSC_RST_SHIFT)
#define ULPOSC_CK_EN_ADDR		(PIPO_STA_0)
#define ULPOSC_CK_EN_MASK		(0x1)
#define ULPOSC_CK_EN_SHIFT		(8)
#define SCP_ULPOSC_CK			(0x1 << ULPOSC_CK_EN_SHIFT)
#define PWRAP_SLP_REQ_ADDR		(PIPO_STA_0)
#define PWRAP_SLP_REQ_MASK		(0x1)
#define PWRAP_SLP_REQ_SHIFT		(7)
#define SCP_WRAP_SLP			(0x1 << PWRAP_SLP_REQ_SHIFT)
#define RC_PWRAP_SLP_ACK_ADDR		(PIPO_STA_0)
#define RC_PWRAP_SLP_ACK_MASK		(0x1)
#define RC_PWRAP_SLP_ACK_SHIFT		(6)
#define SCP_WRAP_SLP_ACK		(0x1 << RC_PWRAP_SLP_ACK_SHIFT)
#define SCP_VREQ_ADDR			(PIPO_STA_0)
#define SCP_VREQ_MASK			(0x1)
#define SCP_VREQ_SHIFT			(5)
#define SCP_VREQ			(0x1 << SCP_VREQ_SHIFT)
#define RC_SCP_VREQ_ACK_ADDR		(PIPO_STA_0)
#define RC_SCP_VREQ_ACK_MASK		(0x1)
#define RC_SCP_VREQ_ACK_SHIFT		(4)
#define SCP_VREQ_ACK			(0x1 << RC_SCP_VREQ_ACK_SHIFT)
#define SCP_VREQ_TO_PWRAP_ADDR		(PIPO_STA_0)
#define SCP_VREQ_TO_PWRAP_MASK		(0x1)
#define SCP_VREQ_TO_PWRAP_SHIFT		(3)
#define SCP_VREQ_WRAP			(0x1 << SCP_VREQ_TO_PWRAP_SHIFT)
#define SPM_MASK_VREQ_ADDR		(PIPO_STA_0)
#define SPM_MASK_VREQ_MASK		(0x1)
#define SPM_MASK_VREQ_SHIFT		(2)
#define SPM_VREQ_MASK_B			(0x1 << SPM_MASK_VREQ_SHIFT)
#define SPM_O0_ADDR			(PIPO_STA_0)
#define SPM_O0_MASK			(0x1)
#define SPM_O0_SHIFT			(1)
#define SPM_O0				(0x1 << SPM_O0_SHIFT)
#define SPM_O0_ACK_ADDR			(PIPO_STA_0)
#define SPM_O0_ACK_MASK			(0x1)
#define SPM_O0_ACK_SHIFT		(0)
#define SPM_O0_ACK			(0x1 << SPM_O0_ACK_SHIFT)
#define NON_DCXO_CMD_OK_ADDR		(M00_REQ_STA)
#define NON_DCXO_CMD_OK_MASK		(0x1)
#define NON_DCXO_CMD_OK_SHIFT		(31)
#define DCXO_CMD_OK_ADDR		(M00_REQ_STA)
#define DCXO_CMD_OK_MASK		(0x1)
#define DCXO_CMD_OK_SHIFT		(30)
#define CMD_OK_MASK			(0x3)
#define CMD_OK_SHIFT			(30)
#define CUR_REQ_STATE_ADDR		(M00_REQ_STA)
#define CUR_REQ_STATE_MASK		(0x1FF)
#define CUR_REQ_STATE_SHIFT		(21)
#define NON_DCXO_CMD_FILTER_ADDR	(M00_REQ_STA)
#define NON_DCXO_CMD_FILTER_MASK	(0x1)
#define NON_DCXO_CMD_FILTER_SHIFT	(20)
#define DCXO_CMD_FILTER_ADDR		(M00_REQ_STA)
#define DCXO_CMD_FILTER_MASK		(0x1)
#define DCXO_CMD_FILTER_SHIFT		(19)
#define BYPASS_CMD_FILTER_ADDR		(M00_REQ_STA)
#define BYPASS_CMD_FILTER_MASK		(0x1)
#define BYPASS_CMD_FILTER_SHIFT		(18)
#define REQ_FILTER_MASK			(0x7)
#define REQ_FILTER_SHIFT		(18)
#define DCXO_MODE_CHANGED_ADDR		(M00_REQ_STA)
#define DCXO_MODE_CHANGED_MASK		(0x1)
#define DCXO_MODE_CHANGED_SHIFT		(17)
#define DCXO_MODE_EQUAL_ADDR		(M00_REQ_STA)
#define DCXO_MODE_EQUAL_MASK		(0x1)
#define DCXO_MODE_EQUAL_SHIFT		(16)
#define SRCLKEN_FPM_TARGET_ADDR		(M00_REQ_STA)
#define SRCLKEN_FPM_TARGET_MASK		(0x1)
#define SRCLKEN_FPM_TARGET_SHIFT	(15)
#define SRCLKEN_BBLPM_TARGET_ADDR	(M00_REQ_STA)
#define SRCLKEN_BBLPM_TARGET_MASK	(0x1)
#define SRCLKEN_BBLPM_TARGET_SHIFT	(14)
#define RC_CMD_ON_GO_ADDR		(M00_REQ_STA)
#define RC_CMD_ON_GO_MASK		(0x1)
#define RC_CMD_ON_GO_SHIFT		(13)
#define DCXO_MODE_TARGET_ADDR		(M00_REQ_STA)
#define DCXO_MODE_TARGET_MASK		(0x7)
#define DCXO_MODE_TARGET_SHIFT		(10)
#define M00_CUR_PMIC_DCXO_MODE_ADDR	(M00_REQ_STA)
#define M00_CUR_PMIC_DCXO_MODE_MASK	(0x7)
#define M00_CUR_PMIC_DCXO_MODE_SHIFT	(7)
#define CUR_PMIC_RCEN_BIT_ADDR		(M00_REQ_STA)
#define CUR_PMIC_RCEN_BIT_MASK		(0x1)
#define CUR_PMIC_RCEN_BIT_SHIFT		(6)
#define ALLOW_REQ_IN_ADDR		(M00_REQ_STA)
#define ALLOW_REQ_IN_MASK		(0x1)
#define ALLOW_REQ_IN_SHIFT		(5)
#define RC_BBLPM_ACK_ADDR		(M00_REQ_STA)
#define RC_BBLPM_ACK_MASK		(0x1)
#define RC_BBLPM_ACK_SHIFT		(3)
#define RC_BBLPM_REQ_ADDR		(M00_REQ_STA)
#define RC_BBLPM_REQ_MASK		(0x1)
#define RC_BBLPM_REQ_SHIFT		(2)
#define RC_FPM_ACK_ADDR			(M00_REQ_STA)
#define RC_FPM_ACK_MASK			(0x1)
#define RC_FPM_ACK_SHIFT		(1)
#define RC_FPM_REQ_ADDR			(M00_REQ_STA)
#define RC_FPM_REQ_MASK			(0x1)
#define RC_FPM_REQ_SHIFT		(0)
#define SPMI_P_CMD_DATA_ADDR		(SPMI_P_STA_0)
#define SPMI_P_CMD_DATA_MASK		(0xFFFF)
#define SPMI_P_CMD_DATA_SHIFT		(16)
#define SPMI_P_CMD_ADDR_ADDR		(SPMI_P_STA_0)
#define SPMI_P_CMD_ADDR_MASK		(0x3FFF)
#define SPMI_P_CMD_ADDR_SHIFT		(2)
#define SPMI_P_CMD_ACK_ADDR		(SPMI_P_STA_0)
#define SPMI_P_CMD_ACK_MASK		(0x1)
#define SPMI_P_CMD_ACK_SHIFT		(1)
#define SPMI_P_CMD_REQ_ADDR		(SPMI_P_STA_0)
#define SPMI_P_CMD_REQ_MASK		(0x1)
#define SPMI_P_CMD_REQ_SHIFT		(0)

/*RC V3 CFG, start form RC_CFG BASE*/
#define SRC_PMRC_STARTER_BYPASS_CFG		(0xC8)
#define SRC_PMRC_STARTER_DISABLE_CFG		(0xCC)
#define SRC_PMRC_MULTI_MASTER_CFG		(0xD0)
#define SRC_PMRC_STARTER_MASK_CFG		(0xD4)
#define SRC_PMRC_STARTER_TURN_ON_CNT_SIZE	(0xD8)
#define SRC_PMRC_STARTER_TURN_OFF_CNT_SIZE	(0xDC)

/*RC V3 Trace define, start form RC_STA BASE*/
#define DEBUG_TRACE_0_0			(0x340) //M00~M13 DCXO req LSB
#define DEBUG_TRACE_0_1			(0x344) //M00~M13 DCXO req MSB
#define DEBUG_TRACE_0_2			(0x348)
#define DEBUG_TRACE_0_3			(0x34c) //PMRC CMD
#define DEBUG_TRACE_1_0			(0x350)
#define DEBUG_TRACE_1_1			(0x354)
#define DEBUG_TRACE_1_2			(0x358)
#define DEBUG_TRACE_1_3			(0x35c)
#define DEBUG_TRACE_2_0			(0x360)
#define DEBUG_TRACE_2_1			(0x364)
#define DEBUG_TRACE_2_2			(0x368)
#define DEBUG_TRACE_2_3			(0x36c)
#define DEBUG_TRACE_3_0			(0x370)
#define DEBUG_TRACE_3_1			(0x374)
#define DEBUG_TRACE_3_2			(0x378)
#define DEBUG_TRACE_3_3			(0x37c)
#define DEBUG_TRACE_4_0			(0x380)
#define DEBUG_TRACE_4_1			(0x384)
#define DEBUG_TRACE_4_2			(0x388)
#define DEBUG_TRACE_4_3			(0x38c)
#define DEBUG_TRACE_5_0			(0x390)
#define DEBUG_TRACE_5_1			(0x394)
#define DEBUG_TRACE_5_2			(0x398)
#define DEBUG_TRACE_5_3			(0x39c)
#define DEBUG_TRACE_6_0			(0x3a0)
#define DEBUG_TRACE_6_1			(0x3a4)
#define DEBUG_TRACE_6_2			(0x3a8)
#define DEBUG_TRACE_6_3			(0x3ac)
#define DEBUG_TRACE_7_0			(0x3b0)
#define DEBUG_TRACE_7_1			(0x3b4)
#define DEBUG_TRACE_7_2			(0x3b8)
#define DEBUG_TRACE_7_3			(0x3bc)
#define DEBUG_TRACE_8_0			(0x600)
#define DEBUG_TRACE_8_1			(0x604)
#define DEBUG_TRACE_8_2			(0x608)
#define DEBUG_TRACE_8_3			(0x60c)
#define DEBUG_TRACE_9_0			(0x610)
#define DEBUG_TRACE_9_1			(0x614)
#define DEBUG_TRACE_9_2			(0x618)
#define DEBUG_TRACE_9_3			(0x61c)
#define DEBUG_TRACE_10_0		(0x620)
#define DEBUG_TRACE_10_1		(0x624)
#define DEBUG_TRACE_10_2		(0x628)
#define DEBUG_TRACE_10_3		(0x62c)
#define DEBUG_TRACE_11_0		(0x630)
#define DEBUG_TRACE_11_1		(0x634)
#define DEBUG_TRACE_11_2		(0x638)
#define DEBUG_TRACE_11_3		(0x63c)
#define DEBUG_TRACE_12_0		(0x640)
#define DEBUG_TRACE_12_1		(0x644)
#define DEBUG_TRACE_12_2		(0x648)
#define DEBUG_TRACE_12_3		(0x64c)
#define DEBUG_TRACE_13_0		(0x650)
#define DEBUG_TRACE_13_1		(0x654)
#define DEBUG_TRACE_13_2		(0x658)
#define DEBUG_TRACE_13_3		(0x65c)
#define DEBUG_TRACE_14_0		(0x660)
#define DEBUG_TRACE_14_1		(0x664)
#define DEBUG_TRACE_14_2		(0x668)
#define DEBUG_TRACE_14_3		(0x66c)
#define DEBUG_TRACE_15_0		(0x670)
#define DEBUG_TRACE_15_1		(0x674)
#define DEBUG_TRACE_15_2		(0x678)
#define DEBUG_TRACE_15_3		(0x67c)
#define DEBUG_P_TRACE_0_0		(0x780)
#define DEBUG_P_TRACE_0_1		(0x784)
#define DEBUG_P_TRACE_0_2		(0x788)
#define DEBUG_P_TRACE_0_3		(0x78c)
#define DEBUG_P_TRACE_1_0		(0x790)
#define DEBUG_P_TRACE_1_1		(0x79c)
#define DEBUG_P_TRACE_1_2		(0x7a0)
#define DEBUG_P_TRACE_1_3		(0X7a4)
#define DEBUG_P_TRACE_2_0		(0x7a8)
#define DEBUG_P_TRACE_2_1		(0x7ac)
#define DEBUG_P_TRACE_2_2		(0x7b0)
#define DEBUG_P_TRACE_2_3		(0x7b4)
#define DEBUG_P_TRACE_3_0		(0x7b8)
#define DEBUG_P_TRACE_3_1		(0x7bc)
#define DEBUG_P_TRACE_3_2		(0x7c0)
#define DEBUG_P_TRACE_3_3		(0x7c4)
#define SYS_TIMER_LATCH_0_LSB		(0x700)
#define SYS_TIMER_LATCH_0_MSB		(0x704)
#define SYS_TIMER_LATCH_1_LSB		(0x708)
#define SYS_TIMER_LATCH_1_MSB		(0x70c)
#define SYS_TIMER_LATCH_2_LSB		(0x710)
#define SYS_TIMER_LATCH_2_MSB		(0x714)
#define SYS_TIMER_LATCH_3_LSB		(0x718)
#define SYS_TIMER_LATCH_3_MSB		(0x71c)
#define SYS_TIMER_LATCH_4_LSB		(0x720)
#define SYS_TIMER_LATCH_4_MSB		(0x724)
#define SYS_TIMER_LATCH_5_LSB		(0x728)
#define SYS_TIMER_LATCH_5_MSB		(0x72c)
#define SYS_TIMER_LATCH_6_LSB		(0x730)
#define SYS_TIMER_LATCH_6_MSB		(0x734)
#define SYS_TIMER_LATCH_7_LSB		(0x738)
#define SYS_TIMER_LATCH_7_MSB		(0x73c)
#define SYS_TIMER_LATCH_8_LSB		(0x680)
#define SYS_TIMER_LATCH_8_MSB		(0x684)
#define SYS_TIMER_LATCH_9_LSB		(0x688)
#define SYS_TIMER_LATCH_9_MSB		(0x68c)
#define SYS_TIMER_LATCH_10_LSB		(0x690)
#define SYS_TIMER_LATCH_10_MSB		(0x694)
#define SYS_TIMER_LATCH_11_LSB		(0x698)
#define SYS_TIMER_LATCH_11_MSB		(0x69c)
#define SYS_TIMER_LATCH_12_LSB		(0x6a0)
#define SYS_TIMER_LATCH_12_MSB		(0x6a4)
#define SYS_TIMER_LATCH_13_LSB		(0x6a8)
#define SYS_TIMER_LATCH_13_MSB		(0x6ac)
#define SYS_TIMER_LATCH_14_LSB		(0x6b0)
#define SYS_TIMER_LATCH_14_MSB		(0x6b4)
#define SYS_TIMER_LATCH_15_LSB		(0x6b8)
#define SYS_TIMER_LATCH_15_MSB		(0x6bc)
#define SYS_TIMER_P_LATCH_0_LSB		(0x184)
#define SYS_TIMER_P_LATCH_0_MSB		(0x188)
#define SYS_TIMER_P_LATCH_1_LSB		(0x18c)
#define SYS_TIMER_P_LATCH_1_MSB		(0x190)
#define SYS_TIMER_P_LATCH_2_LSB		(0x19c)
#define SYS_TIMER_P_LATCH_2_MSB		(0x1a0)
#define SYS_TIMER_P_LATCH_3_LSB		(0x1a4)
#define SYS_TIMER_P_LATCH_3_MSB		(0x1a8)

/*RC V3 Trace array*/
static struct reg_t debug_trace[] = {
	DBG_REG(debug_trace_0_0, DEBUG_TRACE_0_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_0_1, DEBUG_TRACE_0_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_0_2, DEBUG_TRACE_0_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_0_3, DEBUG_TRACE_0_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_1_0, DEBUG_TRACE_1_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_1_1, DEBUG_TRACE_1_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_1_2, DEBUG_TRACE_1_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_1_3, DEBUG_TRACE_1_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_2_0, DEBUG_TRACE_2_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_2_1, DEBUG_TRACE_2_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_2_2, DEBUG_TRACE_2_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_2_3, DEBUG_TRACE_2_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_3_0, DEBUG_TRACE_3_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_3_1, DEBUG_TRACE_3_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_3_2, DEBUG_TRACE_3_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_3_3, DEBUG_TRACE_3_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_4_0, DEBUG_TRACE_4_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_4_1, DEBUG_TRACE_4_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_4_2, DEBUG_TRACE_4_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_4_3, DEBUG_TRACE_4_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_5_0, DEBUG_TRACE_5_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_5_1, DEBUG_TRACE_5_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_5_2, DEBUG_TRACE_5_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_5_3, DEBUG_TRACE_5_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_6_0, DEBUG_TRACE_6_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_6_1, DEBUG_TRACE_6_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_6_2, DEBUG_TRACE_6_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_6_3, DEBUG_TRACE_6_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_7_0, DEBUG_TRACE_7_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_7_1, DEBUG_TRACE_7_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_7_2, DEBUG_TRACE_7_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_7_3, DEBUG_TRACE_7_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_8_0, DEBUG_TRACE_8_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_8_1, DEBUG_TRACE_8_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_8_2, DEBUG_TRACE_8_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_8_3, DEBUG_TRACE_8_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_9_0, DEBUG_TRACE_9_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_9_1, DEBUG_TRACE_9_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_9_2, DEBUG_TRACE_9_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_9_3, DEBUG_TRACE_9_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_10_0, DEBUG_TRACE_10_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_10_1, DEBUG_TRACE_10_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_10_2, DEBUG_TRACE_10_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_10_3, DEBUG_TRACE_10_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_11_0, DEBUG_TRACE_11_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_11_1, DEBUG_TRACE_11_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_11_2, DEBUG_TRACE_11_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_11_3, DEBUG_TRACE_11_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_12_0, DEBUG_TRACE_12_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_12_1, DEBUG_TRACE_12_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_12_2, DEBUG_TRACE_12_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_12_3, DEBUG_TRACE_12_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_13_0, DEBUG_TRACE_13_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_13_1, DEBUG_TRACE_13_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_13_2, DEBUG_TRACE_13_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_13_3, DEBUG_TRACE_13_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_14_0, DEBUG_TRACE_14_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_14_1, DEBUG_TRACE_14_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_14_2, DEBUG_TRACE_14_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_14_3, DEBUG_TRACE_14_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_15_0, DEBUG_TRACE_15_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_15_1, DEBUG_TRACE_15_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_15_2, DEBUG_TRACE_15_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_trace_15_3, DEBUG_TRACE_15_3, 0xFFFFFFFF, 0)
	{0}
};

static struct reg_t sys_timer[] = {
	DBG_REG(timer_0_lsb, SYS_TIMER_LATCH_0_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_0_msb, SYS_TIMER_LATCH_0_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_1_lsb, SYS_TIMER_LATCH_1_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_1_msb, SYS_TIMER_LATCH_1_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_2_lsb, SYS_TIMER_LATCH_2_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_2_msb, SYS_TIMER_LATCH_2_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_3_lsb, SYS_TIMER_LATCH_3_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_3_msb, SYS_TIMER_LATCH_3_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_4_lsb, SYS_TIMER_LATCH_4_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_4_msb, SYS_TIMER_LATCH_4_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_5_lsb, SYS_TIMER_LATCH_5_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_5_msb, SYS_TIMER_LATCH_5_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_6_lsb, SYS_TIMER_LATCH_6_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_6_msb, SYS_TIMER_LATCH_6_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_7_lsb, SYS_TIMER_LATCH_7_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_7_msb, SYS_TIMER_LATCH_7_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_8_lsb, SYS_TIMER_LATCH_8_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_8_msb, SYS_TIMER_LATCH_8_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_9_lsb, SYS_TIMER_LATCH_9_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_9_msb, SYS_TIMER_LATCH_9_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_10_lsb, SYS_TIMER_LATCH_10_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_10_msb, SYS_TIMER_LATCH_10_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_11_lsb, SYS_TIMER_LATCH_11_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_11_msb, SYS_TIMER_LATCH_11_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_12_lsb, SYS_TIMER_LATCH_12_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_12_msb, SYS_TIMER_LATCH_12_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_13_lsb, SYS_TIMER_LATCH_13_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_13_msb, SYS_TIMER_LATCH_13_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_14_lsb, SYS_TIMER_LATCH_14_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_14_msb, SYS_TIMER_LATCH_14_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_15_lsb, SYS_TIMER_LATCH_15_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_15_msb, SYS_TIMER_LATCH_15_MSB, 0xFFFFFFFF, 0)
	{0}
};

static struct reg_t debug_p_trace[] = {
	DBG_REG(debug_p_trace_0_0, DEBUG_P_TRACE_0_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_0_1, DEBUG_P_TRACE_0_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_0_2, DEBUG_P_TRACE_0_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_0_3, DEBUG_P_TRACE_0_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_1_0, DEBUG_P_TRACE_1_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_1_1, DEBUG_P_TRACE_1_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_1_2, DEBUG_P_TRACE_1_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_1_3, DEBUG_P_TRACE_1_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_2_0, DEBUG_P_TRACE_2_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_2_1, DEBUG_P_TRACE_2_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_2_2, DEBUG_P_TRACE_2_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_2_3, DEBUG_P_TRACE_2_3, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_3_0, DEBUG_P_TRACE_3_0, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_3_1, DEBUG_P_TRACE_3_1, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_3_2, DEBUG_P_TRACE_3_2, 0xFFFFFFFF, 0)
	DBG_REG(debug_p_trace_3_3, DEBUG_P_TRACE_3_3, 0xFFFFFFFF, 0)
	{0}
};

static struct reg_t sys_timer_p[] = {
	DBG_REG(timer_p_0_lsb, SYS_TIMER_P_LATCH_0_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_0_msb, SYS_TIMER_P_LATCH_0_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_1_lsb, SYS_TIMER_P_LATCH_1_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_1_msb, SYS_TIMER_P_LATCH_1_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_2_lsb, SYS_TIMER_P_LATCH_2_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_2_msb, SYS_TIMER_P_LATCH_2_MSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_3_lsb, SYS_TIMER_P_LATCH_3_LSB, 0xFFFFFFFF, 0)
	DBG_REG(timer_p_3_msb, SYS_TIMER_P_LATCH_3_MSB, 0xFFFFFFFF, 0)
	{0}
};

static struct rc_debug_regs trace_regs = {
	.debug_trace = debug_trace,
	.sys_timer = sys_timer,
	.debug_p_trace = debug_p_trace,
	.sys_timer_p = sys_timer_p,
};

static struct srclken_meta_data rc_meta = {
	.sta_base_ofs = V4_STA_BASE_FROM_CODA_BEFORE_IOREMAP,
	.max_dump_trace = sizeof(debug_trace)/sizeof(struct reg_t),
	.max_dump_timer = sizeof(debug_trace)/sizeof(struct reg_t),
	.num_dump_trace = 16,
	.num_dump_timer = 4,
};

static struct srclken_rc_cfg rc_cfg = {
	SET_REG(rc_cfg_reg, SRCLKEN_RC_CFG, 0xFFFFFFFF, 0)
	SET_REG(central_cfg1, REG_CENTRAL_CFG1, 0xFFFFFFFF, 0)
	SET_REG(central_cfg2, REG_CENTRAL_CFG2, 0xFFFFFFFF, 0)
	SET_REG(central_cfg3, REG_CENTRAL_CFG3, 0xFFFFFFFF, 0)
	SET_REG(central_cfg4, REG_CENTRAL_CFG4, 0xFFFFFFFF, 0)
	SET_REG(central_cfg4_1, REG_CENTRAL_CFG4_1, 0xFFFFFFFF, 0)
	SET_REG(rc_pmrc_en_addr, PMIC_RCEN_ADDR_REG, 0xFFFFFFFF, 0)
	SET_REG(subsys_inf_cfg_fpm, SUBSYS_INTF_CFG_FPM, 0xFFFFFFFF, 0)
	SET_REG(subsys_inf_cfg_bblpm, SUBSYS_INTF_CFG_BBLPM, 0xFFFFFFFF, 0)
	SET_REG(m00_cfg, M00_SRCLKEN_CFG, 0xFFFFFFFF, 0)
	SET_REG(central_cfg5, REG_CENTRAL_CFG5, 0xFFFFFFFF, 0)
	SET_REG(central_cfg5_1, REG_CENTRAL_CFG5_1, 0xFFFFFFFF, 0)
	SET_REG(central_cfg6, REG_CENTRAL_CFG6, 0xFFFFFFFF, 0)
	SET_REG(central_cfg6_1, REG_CENTRAL_CFG6_1, 0xFFFFFFFF, 0)
	SET_REG(central_cfg6_2, REG_CENTRAL_CFG6_2, 0xFFFFFFFF, 0)
	SET_REG(dcxo_fpm_cfg, DCXO_FPM_CFG, 0xFFFFFFFF, 0)
	SET_REG(cmd_arb_cfg, CMD_ARB_CFG, 0xFFFFFFFF, 0)
	SET_REG(rc_sw_con_cfg, SRCLKEN_SW_CON_CFG, 0xFFFFFFFF, 0)
	SET_REG(mt_m_cfg0, RCEN_MT_M_CFG_0, 0xFFFFFFFF, 0)
	SET_REG(mt_m_cfg1, RCEN_MT_M_CFG_1, 0xFFFFFFFF, 0)
	SET_REG(mt_p_cfg0, RCEN_MT_P_CFG_0, 0xFFFFFFFF, 0)
	SET_REG(mt_p_cfg1, RCEN_MT_P_CFG_1, 0xFFFFFFFF, 0)
	SET_REG(mt_cfg0, RCEN_MT_CFG_0, 0xFFFFFFFF, 0)
	/*must porting following platform data if subsys req supported*/
	SET_REG_BY_NAME(sw_srclken_rc_en, SW_SRCLKEN_RC_EN)
	SET_REG_BY_NAME(sw_rc_req, SW_RC_REQ)
	SET_REG_BY_NAME(sw_fpm_en, SW_FPM_EN)
	SET_REG_BY_NAME(sw_bblpm_en, SW_BBLPM_EN)

	/*Liber RC new feature, start form RC_BASE*/
	SET_REG(start_bypass_cfg, SRC_PMRC_STARTER_BYPASS_CFG, 0xFFFFFFFF, 0)
	SET_REG(start_dis_cfg, SRC_PMRC_STARTER_DISABLE_CFG, 0xFFFFFFFF, 0)
	SET_REG(multi_master_cfg, SRC_PMRC_MULTI_MASTER_CFG, 0xFFFFFFFF, 0)
	SET_REG(start_mask_cfg, SRC_PMRC_STARTER_MASK_CFG, 0xFFFFFFFF, 0)
	SET_REG(start_on_cnt, SRC_PMRC_STARTER_TURN_ON_CNT_SIZE, 0xFFFFFFFF, 0)
	SET_REG(start_off_cnt, SRC_PMRC_STARTER_TURN_OFF_CNT_SIZE, 0xFFFFFFFF, 0)
};

static struct srclken_rc_sta rc_sta = {
	SET_REG(cmd_sta_0, CMD_STA_0, 0xFFFFFFFF, 0)
	SET_REG(cmd_sta_1, CMD_STA_1, 0xFFFFFFFF, 0)
	SET_REG(cmd_sta_2, CMD_STA_2, 0xFFFFFFFF, 0)
	SET_REG(cmd_sta_3, CMD_STA_3, 0xFFFFFFFF, 0)
	SET_REG(cmd_sta_4, CMD_STA_4, 0xFFFFFFFF, 0)
	SET_REG(fsm_sta, FSM_STA_0, 0xFFFFFFFF, 0)
	SET_REG(popi_sta, PIPO_STA_0, 0xFFFFFFFF, 0)
	SET_REG(m00_sta, M00_REQ_STA, 0xFFFFFFFF, 0)
	SET_REG(spi_sta, SPI_STA_0, 0xFFFFFFFF, 0)
	SET_REG(spi_sta_1, SPI_STA_1, 0xFFFFFFFF, 0)
	SET_REG(spmi_p_sta, SPMI_P_STA_0, 0xFFFFFFFF, 0)
	SET_REG(spmi_p_sta_1, SPMI_P_STA_1, 0xFFFFFFFF, 0)
};

struct plat_rcdata rc_data_v3 = {
	.cfg = &rc_cfg,
	.sta = &rc_sta,
	.meta = &rc_meta,
	.rc_debug_regs = &trace_regs,
};
