--- a/arch/arm64/boot/dts/qcom/purwa.dtsi	2026-01-30 14:57:20.842150673 +0100
+++ b/arch/arm64/boot/dts/qcom/purwa.dtsi	2026-01-30 16:07:40.832072207 +0100
@@ -9,6 +9,7 @@
 #include <dt-bindings/clock/qcom,x1p42100-videocc.h>
 
 /delete-node/ &bwmon_cluster0;
+/delete-node/ &camss;
 /delete-node/ &cluster_pd2;
 /delete-node/ &cpu_map_cluster2;
 /delete-node/ &cpu8;
@@ -202,6 +203,152 @@
 
 		status = "disabled";
 	};
+
+	camss: isp@acb6000 {
+		compatible = "qcom,x1p42100-camss";
+
+		reg = <0 0x0acb6000 0 0x1000>,
+		      <0 0x0acb7000 0 0x2000>,
+		      <0 0x0acb9000 0 0x2000>,
+		      <0 0x0acbb000 0 0x2000>,
+		      <0 0x0acc6000 0 0x1000>,
+		      <0 0x0acca000 0 0x1000>,
+		      <0 0x0acf6000 0 0x1000>,
+		      <0 0x0acf7000 0 0x1000>,
+		      <0 0x0acf8000 0 0x1000>,
+		      <0 0x0ac62000 0 0x4000>,
+		      <0 0x0acc7000 0 0x2000>,
+		      <0 0x0accb000 0 0x2000>;
+		reg-names = "csid_wrapper",
+			    "csid0",
+			    "csid1",
+			    "csid2",
+			    "csid_lite0",
+			    "csid_lite1",
+			    "csitpg0",
+			    "csitpg1",
+			    "csitpg2",
+			    "vfe0",
+			    "vfe_lite0",
+			    "vfe_lite1";
+
+		clocks = <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>,
+			 <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>,
+			 <&camcc CAM_CC_CORE_AHB_CLK>,
+			 <&camcc CAM_CC_CPAS_AHB_CLK>,
+			 <&camcc CAM_CC_CPAS_FAST_AHB_CLK>,
+			 <&camcc CAM_CC_CPAS_IFE_0_CLK>,
+			 <&camcc CAM_CC_CPAS_IFE_LITE_CLK>,
+			 <&camcc CAM_CC_CPHY_RX_CLK_SRC>,
+			 <&camcc CAM_CC_CSID_CLK>,
+			 <&camcc CAM_CC_CSID_CSIPHY_RX_CLK>,
+			 <&gcc GCC_CAMERA_HF_AXI_CLK>,
+			 <&gcc GCC_CAMERA_SF_AXI_CLK>,
+			 <&camcc CAM_CC_IFE_0_CLK>,
+			 <&camcc CAM_CC_IFE_0_FAST_AHB_CLK>,
+			 <&camcc CAM_CC_IFE_LITE_CLK>,
+			 <&camcc CAM_CC_IFE_LITE_AHB_CLK>,
+			 <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>,
+			 <&camcc CAM_CC_IFE_LITE_CSID_CLK>;
+		clock-names = "camnoc_nrt_axi",
+			      "camnoc_rt_axi",
+			      "core_ahb",
+			      "cpas_ahb",
+			      "cpas_fast_ahb",
+			      "cpas_vfe0",
+			      "cpas_vfe_lite",
+			      "cphy_rx_clk_src",
+			      "csid",
+			      "csid_csiphy_rx",
+			      "gcc_axi_hf",
+			      "gcc_axi_sf",
+			      "vfe0",
+			      "vfe0_fast_ahb",
+			      "vfe_lite",
+			      "vfe_lite_ahb",
+			      "vfe_lite_cphy_rx",
+			      "vfe_lite_csid";
+
+		interrupts = <GIC_SPI 464 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 466 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 431 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 468 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 359 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 465 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 469 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_SPI 360 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "csid0",
+				  "csid1",
+				  "csid2",
+				  "csid_lite0",
+				  "csid_lite1",
+				  "vfe0",
+				  "vfe_lite0",
+				  "vfe_lite1";
+
+		interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
+				 &config_noc SLAVE_CAMERA_CFG QCOM_ICC_TAG_ACTIVE_ONLY>,
+				<&mmss_noc MASTER_CAMNOC_HF QCOM_ICC_TAG_ALWAYS
+				 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
+				<&mmss_noc MASTER_CAMNOC_SF QCOM_ICC_TAG_ALWAYS
+				 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
+				<&mmss_noc MASTER_CAMNOC_ICP QCOM_ICC_TAG_ALWAYS
+				 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+		interconnect-names = "ahb",
+				     "hf_mnoc",
+				     "sf_mnoc",
+				     "sf_icp_mnoc";
+
+		iommus = <&apps_smmu 0x800 0x60>,
+			 <&apps_smmu 0x860 0x60>,
+			 <&apps_smmu 0x1800 0x60>,
+			 <&apps_smmu 0x1860 0x60>,
+			 <&apps_smmu 0x18e0 0x00>,
+			 <&apps_smmu 0x1900 0x00>,
+			 <&apps_smmu 0x1980 0x20>,
+			 <&apps_smmu 0x19a0 0x20>;
+
+		phys = <&csiphy0>, <&csiphy1>,
+		       <&csiphy2>, <&csiphy4>;
+		phy-names = "csiphy0", "csiphy1",
+			    "csiphy2", "csiphy4";
+
+		power-domains = <&camcc CAM_CC_IFE_0_GDSC>,
+				<&camcc CAM_CC_TITAN_TOP_GDSC>;
+		power-domain-names = "ife0",
+				     "top";
+
+		status = "disabled";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+
+			port@1 {
+				reg = <1>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+
+			port@2 {
+				reg = <2>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+
+			port@3 {
+				reg = <3>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+		};
+	};
 };
 
 /* While physically present, this controller is left unconfigured and unused */
