LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux3to1 is;
Port(sel: in std_logic_vector(1 downto 0);
     input0: in std_logic_vector (31 downto 0);
     input1: in std_logic_vector (31 downto 0);
     input2: in std_logic_vector (31 downto 0);
     output: out std_logic_vector (31 downto 0);
);
architecture behavior of mux3to1 is
begin 
      output<= input0 when sel = "00" else
               input1 when sel = "01" else
               input2 when sel = "10" else
               (others=>'0');
end behavior;
