// Seed: 1287727567
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    output wire id_5,
    input tri0 id_6,
    input tri id_7,
    output logic id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output logic id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    input wire id_20,
    output tri id_21,
    output tri id_22,
    output wire id_23,
    output wand id_24,
    input supply1 id_25,
    input wand id_26,
    input supply0 id_27
);
  rtran (1 - {1'h0, 1 == "" - id_18}, id_16 (1, {1'b0, {id_21, id_7}}));
  final $display(1);
  final begin : LABEL_0
    if (id_7) begin : LABEL_0
      id_3 = id_1;
      if (1 - 1'h0 * id_20) begin : LABEL_0
        begin : LABEL_0
          if (1) begin : LABEL_0
            id_16 <= 1;
          end
        end
      end else id_8 <= 1 == 1;
    end
  end
  wire id_29;
  id_30(
      .id_0(1), .id_1(id_10 != 1), .id_2(1'h0 + id_9), .id_3(1), .id_4(1), .id_5(id_2 - 1)
  );
  generate
    genvar id_31, id_32;
  endgenerate
endmodule
module module_1 (
    input  tri0  id_0,
    inout  logic id_1,
    input  tri1  id_2,
    output tri1  id_3
    , id_8,
    output tri0  id_4,
    output tri   id_5,
    output tri   id_6
);
  initial begin : LABEL_0
    id_4 = id_8;
    id_1 <= id_1;
    id_5 = 1;
  end
  module_0 modCall_1 (
      id_8,
      id_0,
      id_0,
      id_5,
      id_0,
      id_4,
      id_8,
      id_2,
      id_1,
      id_3,
      id_0,
      id_8,
      id_2,
      id_8,
      id_2,
      id_2,
      id_1,
      id_8,
      id_3,
      id_8,
      id_0,
      id_3,
      id_4,
      id_4,
      id_8,
      id_8,
      id_8,
      id_2
  );
endmodule
