-- LPDDR2_mm_interconnect_1.vhd

-- This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
-- will probably be lost.
-- 
-- Generated using ACDS version 16.1 203

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LPDDR2_mm_interconnect_1 is
	port (
		p0_avl_clk_clk                                              : in  std_logic                     := '0';             --                                            p0_avl_clk.clk
		seq_debug_clk_out_clk_clk                                   : in  std_logic                     := '0';             --                                 seq_debug_clk_out_clk.clk
		dmaster_clk_reset_reset_bridge_in_reset_reset               : in  std_logic                     := '0';             --               dmaster_clk_reset_reset_bridge_in_reset.reset
		dmaster_master_translator_reset_reset_bridge_in_reset_reset : in  std_logic                     := '0';             -- dmaster_master_translator_reset_reset_bridge_in_reset.reset
		seq_bridge_reset_reset_bridge_in_reset_reset                : in  std_logic                     := '0';             --                seq_bridge_reset_reset_bridge_in_reset.reset
		dmaster_master_address                                      : in  std_logic_vector(31 downto 0) := (others => '0'); --                                        dmaster_master.address
		dmaster_master_waitrequest                                  : out std_logic;                                        --                                                      .waitrequest
		dmaster_master_byteenable                                   : in  std_logic_vector(3 downto 0)  := (others => '0'); --                                                      .byteenable
		dmaster_master_read                                         : in  std_logic                     := '0';             --                                                      .read
		dmaster_master_readdata                                     : out std_logic_vector(31 downto 0);                    --                                                      .readdata
		dmaster_master_readdatavalid                                : out std_logic;                                        --                                                      .readdatavalid
		dmaster_master_write                                        : in  std_logic                     := '0';             --                                                      .write
		dmaster_master_writedata                                    : in  std_logic_vector(31 downto 0) := (others => '0'); --                                                      .writedata
		seq_bridge_m0_address                                       : in  std_logic_vector(31 downto 0) := (others => '0'); --                                         seq_bridge_m0.address
		seq_bridge_m0_waitrequest                                   : out std_logic;                                        --                                                      .waitrequest
		seq_bridge_m0_byteenable                                    : in  std_logic_vector(3 downto 0)  := (others => '0'); --                                                      .byteenable
		seq_bridge_m0_read                                          : in  std_logic                     := '0';             --                                                      .read
		seq_bridge_m0_readdata                                      : out std_logic_vector(31 downto 0);                    --                                                      .readdata
		seq_bridge_m0_readdatavalid                                 : out std_logic;                                        --                                                      .readdatavalid
		seq_bridge_m0_write                                         : in  std_logic                     := '0';             --                                                      .write
		seq_bridge_m0_writedata                                     : in  std_logic_vector(31 downto 0) := (others => '0'); --                                                      .writedata
		s0_seq_debug_address                                        : out std_logic_vector(31 downto 0);                    --                                          s0_seq_debug.address
		s0_seq_debug_write                                          : out std_logic;                                        --                                                      .write
		s0_seq_debug_read                                           : out std_logic;                                        --                                                      .read
		s0_seq_debug_readdata                                       : in  std_logic_vector(31 downto 0) := (others => '0'); --                                                      .readdata
		s0_seq_debug_writedata                                      : out std_logic_vector(31 downto 0);                    --                                                      .writedata
		s0_seq_debug_burstcount                                     : out std_logic_vector(0 downto 0);                     --                                                      .burstcount
		s0_seq_debug_byteenable                                     : out std_logic_vector(3 downto 0);                     --                                                      .byteenable
		s0_seq_debug_readdatavalid                                  : in  std_logic                     := '0';             --                                                      .readdatavalid
		s0_seq_debug_waitrequest                                    : in  std_logic                     := '0'              --                                                      .waitrequest
	);
end entity LPDDR2_mm_interconnect_1;

architecture rtl of LPDDR2_mm_interconnect_1 is
	component altera_merlin_master_translator is
		generic (
			AV_ADDRESS_W                : integer := 32;
			AV_DATA_W                   : integer := 32;
			AV_BURSTCOUNT_W             : integer := 4;
			AV_BYTEENABLE_W             : integer := 4;
			UAV_ADDRESS_W               : integer := 38;
			UAV_BURSTCOUNT_W            : integer := 10;
			USE_READ                    : integer := 1;
			USE_WRITE                   : integer := 1;
			USE_BEGINBURSTTRANSFER      : integer := 0;
			USE_BEGINTRANSFER           : integer := 0;
			USE_CHIPSELECT              : integer := 0;
			USE_BURSTCOUNT              : integer := 1;
			USE_READDATAVALID           : integer := 1;
			USE_WAITREQUEST             : integer := 1;
			USE_READRESPONSE            : integer := 0;
			USE_WRITERESPONSE           : integer := 0;
			AV_SYMBOLS_PER_WORD         : integer := 4;
			AV_ADDRESS_SYMBOLS          : integer := 0;
			AV_BURSTCOUNT_SYMBOLS       : integer := 0;
			AV_CONSTANT_BURST_BEHAVIOR  : integer := 0;
			UAV_CONSTANT_BURST_BEHAVIOR : integer := 0;
			AV_LINEWRAPBURSTS           : integer := 0;
			AV_REGISTERINCOMINGSIGNALS  : integer := 0
		);
		port (
			clk                    : in  std_logic                     := 'X';             -- clk
			reset                  : in  std_logic                     := 'X';             -- reset
			uav_address            : out std_logic_vector(31 downto 0);                    -- address
			uav_burstcount         : out std_logic_vector(2 downto 0);                     -- burstcount
			uav_read               : out std_logic;                                        -- read
			uav_write              : out std_logic;                                        -- write
			uav_waitrequest        : in  std_logic                     := 'X';             -- waitrequest
			uav_readdatavalid      : in  std_logic                     := 'X';             -- readdatavalid
			uav_byteenable         : out std_logic_vector(3 downto 0);                     -- byteenable
			uav_readdata           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			uav_writedata          : out std_logic_vector(31 downto 0);                    -- writedata
			uav_lock               : out std_logic;                                        -- lock
			uav_debugaccess        : out std_logic;                                        -- debugaccess
			av_address             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- address
			av_waitrequest         : out std_logic;                                        -- waitrequest
			av_byteenable          : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			av_read                : in  std_logic                     := 'X';             -- read
			av_readdata            : out std_logic_vector(31 downto 0);                    -- readdata
			av_readdatavalid       : out std_logic;                                        -- readdatavalid
			av_write               : in  std_logic                     := 'X';             -- write
			av_writedata           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			av_burstcount          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			av_beginbursttransfer  : in  std_logic                     := 'X';             -- beginbursttransfer
			av_begintransfer       : in  std_logic                     := 'X';             -- begintransfer
			av_chipselect          : in  std_logic                     := 'X';             -- chipselect
			av_lock                : in  std_logic                     := 'X';             -- lock
			av_debugaccess         : in  std_logic                     := 'X';             -- debugaccess
			uav_clken              : out std_logic;                                        -- clken
			av_clken               : in  std_logic                     := 'X';             -- clken
			uav_response           : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- response
			av_response            : out std_logic_vector(1 downto 0);                     -- response
			uav_writeresponsevalid : in  std_logic                     := 'X';             -- writeresponsevalid
			av_writeresponsevalid  : out std_logic                                         -- writeresponsevalid
		);
	end component altera_merlin_master_translator;

	component altera_merlin_slave_translator is
		generic (
			AV_ADDRESS_W                   : integer := 30;
			AV_DATA_W                      : integer := 32;
			UAV_DATA_W                     : integer := 32;
			AV_BURSTCOUNT_W                : integer := 4;
			AV_BYTEENABLE_W                : integer := 4;
			UAV_BYTEENABLE_W               : integer := 4;
			UAV_ADDRESS_W                  : integer := 32;
			UAV_BURSTCOUNT_W               : integer := 4;
			AV_READLATENCY                 : integer := 0;
			USE_READDATAVALID              : integer := 1;
			USE_WAITREQUEST                : integer := 1;
			USE_UAV_CLKEN                  : integer := 0;
			USE_READRESPONSE               : integer := 0;
			USE_WRITERESPONSE              : integer := 0;
			AV_SYMBOLS_PER_WORD            : integer := 4;
			AV_ADDRESS_SYMBOLS             : integer := 0;
			AV_BURSTCOUNT_SYMBOLS          : integer := 0;
			AV_CONSTANT_BURST_BEHAVIOR     : integer := 0;
			UAV_CONSTANT_BURST_BEHAVIOR    : integer := 0;
			AV_REQUIRE_UNALIGNED_ADDRESSES : integer := 0;
			CHIPSELECT_THROUGH_READLATENCY : integer := 0;
			AV_READ_WAIT_CYCLES            : integer := 0;
			AV_WRITE_WAIT_CYCLES           : integer := 0;
			AV_SETUP_WAIT_CYCLES           : integer := 0;
			AV_DATA_HOLD_CYCLES            : integer := 0
		);
		port (
			clk                    : in  std_logic                     := 'X';             -- clk
			reset                  : in  std_logic                     := 'X';             -- reset
			uav_address            : in  std_logic_vector(31 downto 0) := (others => 'X'); -- address
			uav_burstcount         : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- burstcount
			uav_read               : in  std_logic                     := 'X';             -- read
			uav_write              : in  std_logic                     := 'X';             -- write
			uav_waitrequest        : out std_logic;                                        -- waitrequest
			uav_readdatavalid      : out std_logic;                                        -- readdatavalid
			uav_byteenable         : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			uav_readdata           : out std_logic_vector(31 downto 0);                    -- readdata
			uav_writedata          : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			uav_lock               : in  std_logic                     := 'X';             -- lock
			uav_debugaccess        : in  std_logic                     := 'X';             -- debugaccess
			av_address             : out std_logic_vector(31 downto 0);                    -- address
			av_write               : out std_logic;                                        -- write
			av_read                : out std_logic;                                        -- read
			av_readdata            : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			av_writedata           : out std_logic_vector(31 downto 0);                    -- writedata
			av_burstcount          : out std_logic_vector(0 downto 0);                     -- burstcount
			av_byteenable          : out std_logic_vector(3 downto 0);                     -- byteenable
			av_readdatavalid       : in  std_logic                     := 'X';             -- readdatavalid
			av_waitrequest         : in  std_logic                     := 'X';             -- waitrequest
			av_begintransfer       : out std_logic;                                        -- begintransfer
			av_beginbursttransfer  : out std_logic;                                        -- beginbursttransfer
			av_writebyteenable     : out std_logic_vector(3 downto 0);                     -- writebyteenable
			av_lock                : out std_logic;                                        -- lock
			av_chipselect          : out std_logic;                                        -- chipselect
			av_clken               : out std_logic;                                        -- clken
			uav_clken              : in  std_logic                     := 'X';             -- clken
			av_debugaccess         : out std_logic;                                        -- debugaccess
			av_outputenable        : out std_logic;                                        -- outputenable
			uav_response           : out std_logic_vector(1 downto 0);                     -- response
			av_response            : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- response
			uav_writeresponsevalid : out std_logic;                                        -- writeresponsevalid
			av_writeresponsevalid  : in  std_logic                     := 'X'              -- writeresponsevalid
		);
	end component altera_merlin_slave_translator;

	component altera_merlin_master_agent is
		generic (
			PKT_ORI_BURST_SIZE_H      : integer := 116;
			PKT_ORI_BURST_SIZE_L      : integer := 114;
			PKT_RESPONSE_STATUS_H     : integer := 113;
			PKT_RESPONSE_STATUS_L     : integer := 112;
			PKT_QOS_H                 : integer := 111;
			PKT_QOS_L                 : integer := 108;
			PKT_DATA_SIDEBAND_H       : integer := 107;
			PKT_DATA_SIDEBAND_L       : integer := 100;
			PKT_ADDR_SIDEBAND_H       : integer := 99;
			PKT_ADDR_SIDEBAND_L       : integer := 95;
			PKT_BURST_TYPE_H          : integer := 94;
			PKT_BURST_TYPE_L          : integer := 93;
			PKT_CACHE_H               : integer := 92;
			PKT_CACHE_L               : integer := 89;
			PKT_THREAD_ID_H           : integer := 88;
			PKT_THREAD_ID_L           : integer := 87;
			PKT_BURST_SIZE_H          : integer := 86;
			PKT_BURST_SIZE_L          : integer := 84;
			PKT_TRANS_EXCLUSIVE       : integer := 83;
			PKT_TRANS_LOCK            : integer := 82;
			PKT_BEGIN_BURST           : integer := 81;
			PKT_PROTECTION_H          : integer := 80;
			PKT_PROTECTION_L          : integer := 80;
			PKT_BURSTWRAP_H           : integer := 79;
			PKT_BURSTWRAP_L           : integer := 77;
			PKT_BYTE_CNT_H            : integer := 76;
			PKT_BYTE_CNT_L            : integer := 74;
			PKT_ADDR_H                : integer := 73;
			PKT_ADDR_L                : integer := 42;
			PKT_TRANS_COMPRESSED_READ : integer := 41;
			PKT_TRANS_POSTED          : integer := 40;
			PKT_TRANS_WRITE           : integer := 39;
			PKT_TRANS_READ            : integer := 38;
			PKT_DATA_H                : integer := 37;
			PKT_DATA_L                : integer := 6;
			PKT_BYTEEN_H              : integer := 5;
			PKT_BYTEEN_L              : integer := 2;
			PKT_SRC_ID_H              : integer := 1;
			PKT_SRC_ID_L              : integer := 1;
			PKT_DEST_ID_H             : integer := 0;
			PKT_DEST_ID_L             : integer := 0;
			ST_DATA_W                 : integer := 115;
			ST_CHANNEL_W              : integer := 1;
			AV_BURSTCOUNT_W           : integer := 3;
			SUPPRESS_0_BYTEEN_RSP     : integer := 1;
			ID                        : integer := 1;
			BURSTWRAP_VALUE           : integer := 4;
			CACHE_VALUE               : integer := 0;
			SECURE_ACCESS_BIT         : integer := 1;
			USE_READRESPONSE          : integer := 0;
			USE_WRITERESPONSE         : integer := 0
		);
		port (
			clk                   : in  std_logic                      := 'X';             -- clk
			reset                 : in  std_logic                      := 'X';             -- reset
			av_address            : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- address
			av_write              : in  std_logic                      := 'X';             -- write
			av_read               : in  std_logic                      := 'X';             -- read
			av_writedata          : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			av_readdata           : out std_logic_vector(31 downto 0);                     -- readdata
			av_waitrequest        : out std_logic;                                         -- waitrequest
			av_readdatavalid      : out std_logic;                                         -- readdatavalid
			av_byteenable         : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- byteenable
			av_burstcount         : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- burstcount
			av_debugaccess        : in  std_logic                      := 'X';             -- debugaccess
			av_lock               : in  std_logic                      := 'X';             -- lock
			cp_valid              : out std_logic;                                         -- valid
			cp_data               : out std_logic_vector(101 downto 0);                    -- data
			cp_startofpacket      : out std_logic;                                         -- startofpacket
			cp_endofpacket        : out std_logic;                                         -- endofpacket
			cp_ready              : in  std_logic                      := 'X';             -- ready
			rp_valid              : in  std_logic                      := 'X';             -- valid
			rp_data               : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			rp_channel            : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			rp_startofpacket      : in  std_logic                      := 'X';             -- startofpacket
			rp_endofpacket        : in  std_logic                      := 'X';             -- endofpacket
			rp_ready              : out std_logic;                                         -- ready
			av_response           : out std_logic_vector(1 downto 0);                      -- response
			av_writeresponsevalid : out std_logic                                          -- writeresponsevalid
		);
	end component altera_merlin_master_agent;

	component altera_merlin_slave_agent is
		generic (
			PKT_ORI_BURST_SIZE_H      : integer := 90;
			PKT_ORI_BURST_SIZE_L      : integer := 88;
			PKT_RESPONSE_STATUS_H     : integer := 87;
			PKT_RESPONSE_STATUS_L     : integer := 86;
			PKT_BURST_SIZE_H          : integer := 85;
			PKT_BURST_SIZE_L          : integer := 83;
			PKT_TRANS_LOCK            : integer := 82;
			PKT_BEGIN_BURST           : integer := 81;
			PKT_PROTECTION_H          : integer := 80;
			PKT_PROTECTION_L          : integer := 80;
			PKT_BURSTWRAP_H           : integer := 79;
			PKT_BURSTWRAP_L           : integer := 77;
			PKT_BYTE_CNT_H            : integer := 76;
			PKT_BYTE_CNT_L            : integer := 74;
			PKT_ADDR_H                : integer := 73;
			PKT_ADDR_L                : integer := 42;
			PKT_TRANS_COMPRESSED_READ : integer := 41;
			PKT_TRANS_POSTED          : integer := 40;
			PKT_TRANS_WRITE           : integer := 39;
			PKT_TRANS_READ            : integer := 38;
			PKT_DATA_H                : integer := 37;
			PKT_DATA_L                : integer := 6;
			PKT_BYTEEN_H              : integer := 5;
			PKT_BYTEEN_L              : integer := 2;
			PKT_SRC_ID_H              : integer := 1;
			PKT_SRC_ID_L              : integer := 1;
			PKT_DEST_ID_H             : integer := 0;
			PKT_DEST_ID_L             : integer := 0;
			PKT_SYMBOL_W              : integer := 8;
			ST_CHANNEL_W              : integer := 8;
			ST_DATA_W                 : integer := 96;
			AVS_BURSTCOUNT_W          : integer := 4;
			SUPPRESS_0_BYTEEN_CMD     : integer := 1;
			PREVENT_FIFO_OVERFLOW     : integer := 0;
			USE_READRESPONSE          : integer := 0;
			USE_WRITERESPONSE         : integer := 0;
			ECC_ENABLE                : integer := 0
		);
		port (
			clk                     : in  std_logic                      := 'X';             -- clk
			reset                   : in  std_logic                      := 'X';             -- reset
			m0_address              : out std_logic_vector(31 downto 0);                     -- address
			m0_burstcount           : out std_logic_vector(2 downto 0);                      -- burstcount
			m0_byteenable           : out std_logic_vector(3 downto 0);                      -- byteenable
			m0_debugaccess          : out std_logic;                                         -- debugaccess
			m0_lock                 : out std_logic;                                         -- lock
			m0_readdata             : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- readdata
			m0_readdatavalid        : in  std_logic                      := 'X';             -- readdatavalid
			m0_read                 : out std_logic;                                         -- read
			m0_waitrequest          : in  std_logic                      := 'X';             -- waitrequest
			m0_writedata            : out std_logic_vector(31 downto 0);                     -- writedata
			m0_write                : out std_logic;                                         -- write
			rp_endofpacket          : out std_logic;                                         -- endofpacket
			rp_ready                : in  std_logic                      := 'X';             -- ready
			rp_valid                : out std_logic;                                         -- valid
			rp_data                 : out std_logic_vector(101 downto 0);                    -- data
			rp_startofpacket        : out std_logic;                                         -- startofpacket
			cp_ready                : out std_logic;                                         -- ready
			cp_valid                : in  std_logic                      := 'X';             -- valid
			cp_data                 : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			cp_startofpacket        : in  std_logic                      := 'X';             -- startofpacket
			cp_endofpacket          : in  std_logic                      := 'X';             -- endofpacket
			cp_channel              : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			rf_sink_ready           : out std_logic;                                         -- ready
			rf_sink_valid           : in  std_logic                      := 'X';             -- valid
			rf_sink_startofpacket   : in  std_logic                      := 'X';             -- startofpacket
			rf_sink_endofpacket     : in  std_logic                      := 'X';             -- endofpacket
			rf_sink_data            : in  std_logic_vector(102 downto 0) := (others => 'X'); -- data
			rf_source_ready         : in  std_logic                      := 'X';             -- ready
			rf_source_valid         : out std_logic;                                         -- valid
			rf_source_startofpacket : out std_logic;                                         -- startofpacket
			rf_source_endofpacket   : out std_logic;                                         -- endofpacket
			rf_source_data          : out std_logic_vector(102 downto 0);                    -- data
			rdata_fifo_sink_ready   : out std_logic;                                         -- ready
			rdata_fifo_sink_valid   : in  std_logic                      := 'X';             -- valid
			rdata_fifo_sink_data    : in  std_logic_vector(33 downto 0)  := (others => 'X'); -- data
			rdata_fifo_sink_error   : in  std_logic                      := 'X';             -- error
			rdata_fifo_src_ready    : in  std_logic                      := 'X';             -- ready
			rdata_fifo_src_valid    : out std_logic;                                         -- valid
			rdata_fifo_src_data     : out std_logic_vector(33 downto 0);                     -- data
			m0_response             : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- response
			m0_writeresponsevalid   : in  std_logic                      := 'X'              -- writeresponsevalid
		);
	end component altera_merlin_slave_agent;

	component LPDDR2_mm_interconnect_1_router is
		port (
			sink_ready         : out std_logic;                                         -- ready
			sink_valid         : in  std_logic                      := 'X';             -- valid
			sink_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			clk                : in  std_logic                      := 'X';             -- clk
			reset              : in  std_logic                      := 'X';             -- reset
			src_ready          : in  std_logic                      := 'X';             -- ready
			src_valid          : out std_logic;                                         -- valid
			src_data           : out std_logic_vector(101 downto 0);                    -- data
			src_channel        : out std_logic_vector(1 downto 0);                      -- channel
			src_startofpacket  : out std_logic;                                         -- startofpacket
			src_endofpacket    : out std_logic                                          -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_router;

	component LPDDR2_mm_interconnect_1_router_002 is
		port (
			sink_ready         : out std_logic;                                         -- ready
			sink_valid         : in  std_logic                      := 'X';             -- valid
			sink_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			clk                : in  std_logic                      := 'X';             -- clk
			reset              : in  std_logic                      := 'X';             -- reset
			src_ready          : in  std_logic                      := 'X';             -- ready
			src_valid          : out std_logic;                                         -- valid
			src_data           : out std_logic_vector(101 downto 0);                    -- data
			src_channel        : out std_logic_vector(1 downto 0);                      -- channel
			src_startofpacket  : out std_logic;                                         -- startofpacket
			src_endofpacket    : out std_logic                                          -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_router_002;

	component LPDDR2_mm_interconnect_1_cmd_demux is
		port (
			clk                : in  std_logic                      := 'X';             -- clk
			reset              : in  std_logic                      := 'X';             -- reset
			sink_ready         : out std_logic;                                         -- ready
			sink_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			sink_valid         : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- valid
			src0_ready         : in  std_logic                      := 'X';             -- ready
			src0_valid         : out std_logic;                                         -- valid
			src0_data          : out std_logic_vector(101 downto 0);                    -- data
			src0_channel       : out std_logic_vector(1 downto 0);                      -- channel
			src0_startofpacket : out std_logic;                                         -- startofpacket
			src0_endofpacket   : out std_logic                                          -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_cmd_demux;

	component LPDDR2_mm_interconnect_1_cmd_demux_001 is
		port (
			clk                : in  std_logic                      := 'X';             -- clk
			reset              : in  std_logic                      := 'X';             -- reset
			sink_ready         : out std_logic;                                         -- ready
			sink_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			sink_valid         : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- valid
			src0_ready         : in  std_logic                      := 'X';             -- ready
			src0_valid         : out std_logic;                                         -- valid
			src0_data          : out std_logic_vector(101 downto 0);                    -- data
			src0_channel       : out std_logic_vector(1 downto 0);                      -- channel
			src0_startofpacket : out std_logic;                                         -- startofpacket
			src0_endofpacket   : out std_logic                                          -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_cmd_demux_001;

	component LPDDR2_mm_interconnect_1_cmd_mux is
		port (
			clk                 : in  std_logic                      := 'X';             -- clk
			reset               : in  std_logic                      := 'X';             -- reset
			src_ready           : in  std_logic                      := 'X';             -- ready
			src_valid           : out std_logic;                                         -- valid
			src_data            : out std_logic_vector(101 downto 0);                    -- data
			src_channel         : out std_logic_vector(1 downto 0);                      -- channel
			src_startofpacket   : out std_logic;                                         -- startofpacket
			src_endofpacket     : out std_logic;                                         -- endofpacket
			sink0_ready         : out std_logic;                                         -- ready
			sink0_valid         : in  std_logic                      := 'X';             -- valid
			sink0_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink0_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink0_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink0_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			sink1_ready         : out std_logic;                                         -- ready
			sink1_valid         : in  std_logic                      := 'X';             -- valid
			sink1_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink1_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink1_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink1_endofpacket   : in  std_logic                      := 'X'              -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_cmd_mux;

	component LPDDR2_mm_interconnect_1_rsp_demux is
		port (
			clk                : in  std_logic                      := 'X';             -- clk
			reset              : in  std_logic                      := 'X';             -- reset
			sink_ready         : out std_logic;                                         -- ready
			sink_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink_endofpacket   : in  std_logic                      := 'X';             -- endofpacket
			sink_valid         : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- valid
			src0_ready         : in  std_logic                      := 'X';             -- ready
			src0_valid         : out std_logic;                                         -- valid
			src0_data          : out std_logic_vector(101 downto 0);                    -- data
			src0_channel       : out std_logic_vector(1 downto 0);                      -- channel
			src0_startofpacket : out std_logic;                                         -- startofpacket
			src0_endofpacket   : out std_logic;                                         -- endofpacket
			src1_ready         : in  std_logic                      := 'X';             -- ready
			src1_valid         : out std_logic;                                         -- valid
			src1_data          : out std_logic_vector(101 downto 0);                    -- data
			src1_channel       : out std_logic_vector(1 downto 0);                      -- channel
			src1_startofpacket : out std_logic;                                         -- startofpacket
			src1_endofpacket   : out std_logic                                          -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_rsp_demux;

	component LPDDR2_mm_interconnect_1_rsp_mux is
		port (
			clk                 : in  std_logic                      := 'X';             -- clk
			reset               : in  std_logic                      := 'X';             -- reset
			src_ready           : in  std_logic                      := 'X';             -- ready
			src_valid           : out std_logic;                                         -- valid
			src_data            : out std_logic_vector(101 downto 0);                    -- data
			src_channel         : out std_logic_vector(1 downto 0);                      -- channel
			src_startofpacket   : out std_logic;                                         -- startofpacket
			src_endofpacket     : out std_logic;                                         -- endofpacket
			sink0_ready         : out std_logic;                                         -- ready
			sink0_valid         : in  std_logic                      := 'X';             -- valid
			sink0_channel       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			sink0_data          : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			sink0_startofpacket : in  std_logic                      := 'X';             -- startofpacket
			sink0_endofpacket   : in  std_logic                      := 'X'              -- endofpacket
		);
	end component LPDDR2_mm_interconnect_1_rsp_mux;

	component altera_avalon_st_handshake_clock_crosser is
		generic (
			DATA_WIDTH          : integer := 8;
			BITS_PER_SYMBOL     : integer := 8;
			USE_PACKETS         : integer := 0;
			USE_CHANNEL         : integer := 0;
			CHANNEL_WIDTH       : integer := 1;
			USE_ERROR           : integer := 0;
			ERROR_WIDTH         : integer := 1;
			VALID_SYNC_DEPTH    : integer := 2;
			READY_SYNC_DEPTH    : integer := 2;
			USE_OUTPUT_PIPELINE : integer := 1
		);
		port (
			in_clk            : in  std_logic                      := 'X';             -- clk
			in_reset          : in  std_logic                      := 'X';             -- reset
			out_clk           : in  std_logic                      := 'X';             -- clk
			out_reset         : in  std_logic                      := 'X';             -- reset
			in_ready          : out std_logic;                                         -- ready
			in_valid          : in  std_logic                      := 'X';             -- valid
			in_startofpacket  : in  std_logic                      := 'X';             -- startofpacket
			in_endofpacket    : in  std_logic                      := 'X';             -- endofpacket
			in_channel        : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- channel
			in_data           : in  std_logic_vector(101 downto 0) := (others => 'X'); -- data
			out_ready         : in  std_logic                      := 'X';             -- ready
			out_valid         : out std_logic;                                         -- valid
			out_startofpacket : out std_logic;                                         -- startofpacket
			out_endofpacket   : out std_logic;                                         -- endofpacket
			out_channel       : out std_logic_vector(1 downto 0);                      -- channel
			out_data          : out std_logic_vector(101 downto 0);                    -- data
			in_empty          : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- empty
			in_error          : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- error
			out_empty         : out std_logic_vector(0 downto 0);                      -- empty
			out_error         : out std_logic_vector(0 downto 0)                       -- error
		);
	end component altera_avalon_st_handshake_clock_crosser;

	component LPDDR2_mm_interconnect_1_avalon_st_adapter is
		generic (
			inBitsPerSymbol : integer := 8;
			inUsePackets    : integer := 0;
			inDataWidth     : integer := 8;
			inChannelWidth  : integer := 3;
			inErrorWidth    : integer := 2;
			inUseEmptyPort  : integer := 0;
			inUseValid      : integer := 1;
			inUseReady      : integer := 1;
			inReadyLatency  : integer := 0;
			outDataWidth    : integer := 32;
			outChannelWidth : integer := 3;
			outErrorWidth   : integer := 2;
			outUseEmptyPort : integer := 0;
			outUseValid     : integer := 1;
			outUseReady     : integer := 1;
			outReadyLatency : integer := 0
		);
		port (
			in_clk_0_clk   : in  std_logic                     := 'X';             -- clk
			in_rst_0_reset : in  std_logic                     := 'X';             -- reset
			in_0_data      : in  std_logic_vector(33 downto 0) := (others => 'X'); -- data
			in_0_valid     : in  std_logic                     := 'X';             -- valid
			in_0_ready     : out std_logic;                                        -- ready
			out_0_data     : out std_logic_vector(33 downto 0);                    -- data
			out_0_valid    : out std_logic;                                        -- valid
			out_0_ready    : in  std_logic                     := 'X';             -- ready
			out_0_error    : out std_logic_vector(0 downto 0)                      -- error
		);
	end component LPDDR2_mm_interconnect_1_avalon_st_adapter;

	component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo is
		generic (
			SYMBOLS_PER_BEAT    : integer := 1;
			BITS_PER_SYMBOL     : integer := 8;
			FIFO_DEPTH          : integer := 16;
			CHANNEL_WIDTH       : integer := 0;
			ERROR_WIDTH         : integer := 0;
			USE_PACKETS         : integer := 0;
			USE_FILL_LEVEL      : integer := 0;
			EMPTY_LATENCY       : integer := 3;
			USE_MEMORY_BLOCKS   : integer := 1;
			USE_STORE_FORWARD   : integer := 0;
			USE_ALMOST_FULL_IF  : integer := 0;
			USE_ALMOST_EMPTY_IF : integer := 0
		);
		port (
			clk               : in  std_logic                      := 'X';             -- clk
			reset             : in  std_logic                      := 'X';             -- reset
			in_data           : in  std_logic_vector(102 downto 0) := (others => 'X'); -- data
			in_valid          : in  std_logic                      := 'X';             -- valid
			in_ready          : out std_logic;                                         -- ready
			in_startofpacket  : in  std_logic                      := 'X';             -- startofpacket
			in_endofpacket    : in  std_logic                      := 'X';             -- endofpacket
			out_data          : out std_logic_vector(102 downto 0);                    -- data
			out_valid         : out std_logic;                                         -- valid
			out_ready         : in  std_logic                      := 'X';             -- ready
			out_startofpacket : out std_logic;                                         -- startofpacket
			out_endofpacket   : out std_logic;                                         -- endofpacket
			csr_address       : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- address
			csr_read          : in  std_logic                      := 'X';             -- read
			csr_write         : in  std_logic                      := 'X';             -- write
			csr_readdata      : out std_logic_vector(31 downto 0);                     -- readdata
			csr_writedata     : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			almost_full_data  : out std_logic;                                         -- data
			almost_empty_data : out std_logic;                                         -- data
			in_empty          : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- empty
			out_empty         : out std_logic_vector(0 downto 0);                      -- empty
			in_error          : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- error
			out_error         : out std_logic_vector(0 downto 0);                      -- error
			in_channel        : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- channel
			out_channel       : out std_logic_vector(0 downto 0)                       -- channel
		);
	end component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo;

	component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo is
		generic (
			SYMBOLS_PER_BEAT    : integer := 1;
			BITS_PER_SYMBOL     : integer := 8;
			FIFO_DEPTH          : integer := 16;
			CHANNEL_WIDTH       : integer := 0;
			ERROR_WIDTH         : integer := 0;
			USE_PACKETS         : integer := 0;
			USE_FILL_LEVEL      : integer := 0;
			EMPTY_LATENCY       : integer := 3;
			USE_MEMORY_BLOCKS   : integer := 1;
			USE_STORE_FORWARD   : integer := 0;
			USE_ALMOST_FULL_IF  : integer := 0;
			USE_ALMOST_EMPTY_IF : integer := 0
		);
		port (
			clk               : in  std_logic                     := 'X';             -- clk
			reset             : in  std_logic                     := 'X';             -- reset
			in_data           : in  std_logic_vector(33 downto 0) := (others => 'X'); -- data
			in_valid          : in  std_logic                     := 'X';             -- valid
			in_ready          : out std_logic;                                        -- ready
			out_data          : out std_logic_vector(33 downto 0);                    -- data
			out_valid         : out std_logic;                                        -- valid
			out_ready         : in  std_logic                     := 'X';             -- ready
			csr_address       : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			csr_read          : in  std_logic                     := 'X';             -- read
			csr_write         : in  std_logic                     := 'X';             -- write
			csr_readdata      : out std_logic_vector(31 downto 0);                    -- readdata
			csr_writedata     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			almost_full_data  : out std_logic;                                        -- data
			almost_empty_data : out std_logic;                                        -- data
			in_startofpacket  : in  std_logic                     := 'X';             -- startofpacket
			in_endofpacket    : in  std_logic                     := 'X';             -- endofpacket
			out_startofpacket : out std_logic;                                        -- startofpacket
			out_endofpacket   : out std_logic;                                        -- endofpacket
			in_empty          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- empty
			out_empty         : out std_logic_vector(0 downto 0);                     -- empty
			in_error          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- error
			out_error         : out std_logic_vector(0 downto 0);                     -- error
			in_channel        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- channel
			out_channel       : out std_logic_vector(0 downto 0)                      -- channel
		);
	end component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo;

	signal dmaster_master_translator_avalon_universal_master_0_waitrequest   : std_logic;                      -- dmaster_master_agent:av_waitrequest -> dmaster_master_translator:uav_waitrequest
	signal dmaster_master_translator_avalon_universal_master_0_readdata      : std_logic_vector(31 downto 0);  -- dmaster_master_agent:av_readdata -> dmaster_master_translator:uav_readdata
	signal dmaster_master_translator_avalon_universal_master_0_debugaccess   : std_logic;                      -- dmaster_master_translator:uav_debugaccess -> dmaster_master_agent:av_debugaccess
	signal dmaster_master_translator_avalon_universal_master_0_address       : std_logic_vector(31 downto 0);  -- dmaster_master_translator:uav_address -> dmaster_master_agent:av_address
	signal dmaster_master_translator_avalon_universal_master_0_read          : std_logic;                      -- dmaster_master_translator:uav_read -> dmaster_master_agent:av_read
	signal dmaster_master_translator_avalon_universal_master_0_byteenable    : std_logic_vector(3 downto 0);   -- dmaster_master_translator:uav_byteenable -> dmaster_master_agent:av_byteenable
	signal dmaster_master_translator_avalon_universal_master_0_readdatavalid : std_logic;                      -- dmaster_master_agent:av_readdatavalid -> dmaster_master_translator:uav_readdatavalid
	signal dmaster_master_translator_avalon_universal_master_0_lock          : std_logic;                      -- dmaster_master_translator:uav_lock -> dmaster_master_agent:av_lock
	signal dmaster_master_translator_avalon_universal_master_0_write         : std_logic;                      -- dmaster_master_translator:uav_write -> dmaster_master_agent:av_write
	signal dmaster_master_translator_avalon_universal_master_0_writedata     : std_logic_vector(31 downto 0);  -- dmaster_master_translator:uav_writedata -> dmaster_master_agent:av_writedata
	signal dmaster_master_translator_avalon_universal_master_0_burstcount    : std_logic_vector(2 downto 0);   -- dmaster_master_translator:uav_burstcount -> dmaster_master_agent:av_burstcount
	signal rsp_mux_src_valid                                                 : std_logic;                      -- rsp_mux:src_valid -> dmaster_master_agent:rp_valid
	signal rsp_mux_src_data                                                  : std_logic_vector(101 downto 0); -- rsp_mux:src_data -> dmaster_master_agent:rp_data
	signal rsp_mux_src_ready                                                 : std_logic;                      -- dmaster_master_agent:rp_ready -> rsp_mux:src_ready
	signal rsp_mux_src_channel                                               : std_logic_vector(1 downto 0);   -- rsp_mux:src_channel -> dmaster_master_agent:rp_channel
	signal rsp_mux_src_startofpacket                                         : std_logic;                      -- rsp_mux:src_startofpacket -> dmaster_master_agent:rp_startofpacket
	signal rsp_mux_src_endofpacket                                           : std_logic;                      -- rsp_mux:src_endofpacket -> dmaster_master_agent:rp_endofpacket
	signal seq_bridge_m0_translator_avalon_universal_master_0_waitrequest    : std_logic;                      -- seq_bridge_m0_agent:av_waitrequest -> seq_bridge_m0_translator:uav_waitrequest
	signal seq_bridge_m0_translator_avalon_universal_master_0_readdata       : std_logic_vector(31 downto 0);  -- seq_bridge_m0_agent:av_readdata -> seq_bridge_m0_translator:uav_readdata
	signal seq_bridge_m0_translator_avalon_universal_master_0_debugaccess    : std_logic;                      -- seq_bridge_m0_translator:uav_debugaccess -> seq_bridge_m0_agent:av_debugaccess
	signal seq_bridge_m0_translator_avalon_universal_master_0_address        : std_logic_vector(31 downto 0);  -- seq_bridge_m0_translator:uav_address -> seq_bridge_m0_agent:av_address
	signal seq_bridge_m0_translator_avalon_universal_master_0_read           : std_logic;                      -- seq_bridge_m0_translator:uav_read -> seq_bridge_m0_agent:av_read
	signal seq_bridge_m0_translator_avalon_universal_master_0_byteenable     : std_logic_vector(3 downto 0);   -- seq_bridge_m0_translator:uav_byteenable -> seq_bridge_m0_agent:av_byteenable
	signal seq_bridge_m0_translator_avalon_universal_master_0_readdatavalid  : std_logic;                      -- seq_bridge_m0_agent:av_readdatavalid -> seq_bridge_m0_translator:uav_readdatavalid
	signal seq_bridge_m0_translator_avalon_universal_master_0_lock           : std_logic;                      -- seq_bridge_m0_translator:uav_lock -> seq_bridge_m0_agent:av_lock
	signal seq_bridge_m0_translator_avalon_universal_master_0_write          : std_logic;                      -- seq_bridge_m0_translator:uav_write -> seq_bridge_m0_agent:av_write
	signal seq_bridge_m0_translator_avalon_universal_master_0_writedata      : std_logic_vector(31 downto 0);  -- seq_bridge_m0_translator:uav_writedata -> seq_bridge_m0_agent:av_writedata
	signal seq_bridge_m0_translator_avalon_universal_master_0_burstcount     : std_logic_vector(2 downto 0);   -- seq_bridge_m0_translator:uav_burstcount -> seq_bridge_m0_agent:av_burstcount
	signal rsp_mux_001_src_valid                                             : std_logic;                      -- rsp_mux_001:src_valid -> seq_bridge_m0_agent:rp_valid
	signal rsp_mux_001_src_data                                              : std_logic_vector(101 downto 0); -- rsp_mux_001:src_data -> seq_bridge_m0_agent:rp_data
	signal rsp_mux_001_src_ready                                             : std_logic;                      -- seq_bridge_m0_agent:rp_ready -> rsp_mux_001:src_ready
	signal rsp_mux_001_src_channel                                           : std_logic_vector(1 downto 0);   -- rsp_mux_001:src_channel -> seq_bridge_m0_agent:rp_channel
	signal rsp_mux_001_src_startofpacket                                     : std_logic;                      -- rsp_mux_001:src_startofpacket -> seq_bridge_m0_agent:rp_startofpacket
	signal rsp_mux_001_src_endofpacket                                       : std_logic;                      -- rsp_mux_001:src_endofpacket -> seq_bridge_m0_agent:rp_endofpacket
	signal s0_seq_debug_agent_m0_readdata                                    : std_logic_vector(31 downto 0);  -- s0_seq_debug_translator:uav_readdata -> s0_seq_debug_agent:m0_readdata
	signal s0_seq_debug_agent_m0_waitrequest                                 : std_logic;                      -- s0_seq_debug_translator:uav_waitrequest -> s0_seq_debug_agent:m0_waitrequest
	signal s0_seq_debug_agent_m0_debugaccess                                 : std_logic;                      -- s0_seq_debug_agent:m0_debugaccess -> s0_seq_debug_translator:uav_debugaccess
	signal s0_seq_debug_agent_m0_address                                     : std_logic_vector(31 downto 0);  -- s0_seq_debug_agent:m0_address -> s0_seq_debug_translator:uav_address
	signal s0_seq_debug_agent_m0_byteenable                                  : std_logic_vector(3 downto 0);   -- s0_seq_debug_agent:m0_byteenable -> s0_seq_debug_translator:uav_byteenable
	signal s0_seq_debug_agent_m0_read                                        : std_logic;                      -- s0_seq_debug_agent:m0_read -> s0_seq_debug_translator:uav_read
	signal s0_seq_debug_agent_m0_readdatavalid                               : std_logic;                      -- s0_seq_debug_translator:uav_readdatavalid -> s0_seq_debug_agent:m0_readdatavalid
	signal s0_seq_debug_agent_m0_lock                                        : std_logic;                      -- s0_seq_debug_agent:m0_lock -> s0_seq_debug_translator:uav_lock
	signal s0_seq_debug_agent_m0_writedata                                   : std_logic_vector(31 downto 0);  -- s0_seq_debug_agent:m0_writedata -> s0_seq_debug_translator:uav_writedata
	signal s0_seq_debug_agent_m0_write                                       : std_logic;                      -- s0_seq_debug_agent:m0_write -> s0_seq_debug_translator:uav_write
	signal s0_seq_debug_agent_m0_burstcount                                  : std_logic_vector(2 downto 0);   -- s0_seq_debug_agent:m0_burstcount -> s0_seq_debug_translator:uav_burstcount
	signal s0_seq_debug_agent_rf_source_valid                                : std_logic;                      -- s0_seq_debug_agent:rf_source_valid -> s0_seq_debug_agent_rsp_fifo:in_valid
	signal s0_seq_debug_agent_rf_source_data                                 : std_logic_vector(102 downto 0); -- s0_seq_debug_agent:rf_source_data -> s0_seq_debug_agent_rsp_fifo:in_data
	signal s0_seq_debug_agent_rf_source_ready                                : std_logic;                      -- s0_seq_debug_agent_rsp_fifo:in_ready -> s0_seq_debug_agent:rf_source_ready
	signal s0_seq_debug_agent_rf_source_startofpacket                        : std_logic;                      -- s0_seq_debug_agent:rf_source_startofpacket -> s0_seq_debug_agent_rsp_fifo:in_startofpacket
	signal s0_seq_debug_agent_rf_source_endofpacket                          : std_logic;                      -- s0_seq_debug_agent:rf_source_endofpacket -> s0_seq_debug_agent_rsp_fifo:in_endofpacket
	signal s0_seq_debug_agent_rsp_fifo_out_valid                             : std_logic;                      -- s0_seq_debug_agent_rsp_fifo:out_valid -> s0_seq_debug_agent:rf_sink_valid
	signal s0_seq_debug_agent_rsp_fifo_out_data                              : std_logic_vector(102 downto 0); -- s0_seq_debug_agent_rsp_fifo:out_data -> s0_seq_debug_agent:rf_sink_data
	signal s0_seq_debug_agent_rsp_fifo_out_ready                             : std_logic;                      -- s0_seq_debug_agent:rf_sink_ready -> s0_seq_debug_agent_rsp_fifo:out_ready
	signal s0_seq_debug_agent_rsp_fifo_out_startofpacket                     : std_logic;                      -- s0_seq_debug_agent_rsp_fifo:out_startofpacket -> s0_seq_debug_agent:rf_sink_startofpacket
	signal s0_seq_debug_agent_rsp_fifo_out_endofpacket                       : std_logic;                      -- s0_seq_debug_agent_rsp_fifo:out_endofpacket -> s0_seq_debug_agent:rf_sink_endofpacket
	signal s0_seq_debug_agent_rdata_fifo_src_valid                           : std_logic;                      -- s0_seq_debug_agent:rdata_fifo_src_valid -> s0_seq_debug_agent_rdata_fifo:in_valid
	signal s0_seq_debug_agent_rdata_fifo_src_data                            : std_logic_vector(33 downto 0);  -- s0_seq_debug_agent:rdata_fifo_src_data -> s0_seq_debug_agent_rdata_fifo:in_data
	signal s0_seq_debug_agent_rdata_fifo_src_ready                           : std_logic;                      -- s0_seq_debug_agent_rdata_fifo:in_ready -> s0_seq_debug_agent:rdata_fifo_src_ready
	signal cmd_mux_src_valid                                                 : std_logic;                      -- cmd_mux:src_valid -> s0_seq_debug_agent:cp_valid
	signal cmd_mux_src_data                                                  : std_logic_vector(101 downto 0); -- cmd_mux:src_data -> s0_seq_debug_agent:cp_data
	signal cmd_mux_src_ready                                                 : std_logic;                      -- s0_seq_debug_agent:cp_ready -> cmd_mux:src_ready
	signal cmd_mux_src_channel                                               : std_logic_vector(1 downto 0);   -- cmd_mux:src_channel -> s0_seq_debug_agent:cp_channel
	signal cmd_mux_src_startofpacket                                         : std_logic;                      -- cmd_mux:src_startofpacket -> s0_seq_debug_agent:cp_startofpacket
	signal cmd_mux_src_endofpacket                                           : std_logic;                      -- cmd_mux:src_endofpacket -> s0_seq_debug_agent:cp_endofpacket
	signal dmaster_master_agent_cp_valid                                     : std_logic;                      -- dmaster_master_agent:cp_valid -> router:sink_valid
	signal dmaster_master_agent_cp_data                                      : std_logic_vector(101 downto 0); -- dmaster_master_agent:cp_data -> router:sink_data
	signal dmaster_master_agent_cp_ready                                     : std_logic;                      -- router:sink_ready -> dmaster_master_agent:cp_ready
	signal dmaster_master_agent_cp_startofpacket                             : std_logic;                      -- dmaster_master_agent:cp_startofpacket -> router:sink_startofpacket
	signal dmaster_master_agent_cp_endofpacket                               : std_logic;                      -- dmaster_master_agent:cp_endofpacket -> router:sink_endofpacket
	signal router_src_valid                                                  : std_logic;                      -- router:src_valid -> cmd_demux:sink_valid
	signal router_src_data                                                   : std_logic_vector(101 downto 0); -- router:src_data -> cmd_demux:sink_data
	signal router_src_ready                                                  : std_logic;                      -- cmd_demux:sink_ready -> router:src_ready
	signal router_src_channel                                                : std_logic_vector(1 downto 0);   -- router:src_channel -> cmd_demux:sink_channel
	signal router_src_startofpacket                                          : std_logic;                      -- router:src_startofpacket -> cmd_demux:sink_startofpacket
	signal router_src_endofpacket                                            : std_logic;                      -- router:src_endofpacket -> cmd_demux:sink_endofpacket
	signal seq_bridge_m0_agent_cp_valid                                      : std_logic;                      -- seq_bridge_m0_agent:cp_valid -> router_001:sink_valid
	signal seq_bridge_m0_agent_cp_data                                       : std_logic_vector(101 downto 0); -- seq_bridge_m0_agent:cp_data -> router_001:sink_data
	signal seq_bridge_m0_agent_cp_ready                                      : std_logic;                      -- router_001:sink_ready -> seq_bridge_m0_agent:cp_ready
	signal seq_bridge_m0_agent_cp_startofpacket                              : std_logic;                      -- seq_bridge_m0_agent:cp_startofpacket -> router_001:sink_startofpacket
	signal seq_bridge_m0_agent_cp_endofpacket                                : std_logic;                      -- seq_bridge_m0_agent:cp_endofpacket -> router_001:sink_endofpacket
	signal router_001_src_valid                                              : std_logic;                      -- router_001:src_valid -> cmd_demux_001:sink_valid
	signal router_001_src_data                                               : std_logic_vector(101 downto 0); -- router_001:src_data -> cmd_demux_001:sink_data
	signal router_001_src_ready                                              : std_logic;                      -- cmd_demux_001:sink_ready -> router_001:src_ready
	signal router_001_src_channel                                            : std_logic_vector(1 downto 0);   -- router_001:src_channel -> cmd_demux_001:sink_channel
	signal router_001_src_startofpacket                                      : std_logic;                      -- router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	signal router_001_src_endofpacket                                        : std_logic;                      -- router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	signal s0_seq_debug_agent_rp_valid                                       : std_logic;                      -- s0_seq_debug_agent:rp_valid -> router_002:sink_valid
	signal s0_seq_debug_agent_rp_data                                        : std_logic_vector(101 downto 0); -- s0_seq_debug_agent:rp_data -> router_002:sink_data
	signal s0_seq_debug_agent_rp_ready                                       : std_logic;                      -- router_002:sink_ready -> s0_seq_debug_agent:rp_ready
	signal s0_seq_debug_agent_rp_startofpacket                               : std_logic;                      -- s0_seq_debug_agent:rp_startofpacket -> router_002:sink_startofpacket
	signal s0_seq_debug_agent_rp_endofpacket                                 : std_logic;                      -- s0_seq_debug_agent:rp_endofpacket -> router_002:sink_endofpacket
	signal router_002_src_valid                                              : std_logic;                      -- router_002:src_valid -> rsp_demux:sink_valid
	signal router_002_src_data                                               : std_logic_vector(101 downto 0); -- router_002:src_data -> rsp_demux:sink_data
	signal router_002_src_ready                                              : std_logic;                      -- rsp_demux:sink_ready -> router_002:src_ready
	signal router_002_src_channel                                            : std_logic_vector(1 downto 0);   -- router_002:src_channel -> rsp_demux:sink_channel
	signal router_002_src_startofpacket                                      : std_logic;                      -- router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	signal router_002_src_endofpacket                                        : std_logic;                      -- router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	signal cmd_demux_src0_valid                                              : std_logic;                      -- cmd_demux:src0_valid -> cmd_mux:sink0_valid
	signal cmd_demux_src0_data                                               : std_logic_vector(101 downto 0); -- cmd_demux:src0_data -> cmd_mux:sink0_data
	signal cmd_demux_src0_ready                                              : std_logic;                      -- cmd_mux:sink0_ready -> cmd_demux:src0_ready
	signal cmd_demux_src0_channel                                            : std_logic_vector(1 downto 0);   -- cmd_demux:src0_channel -> cmd_mux:sink0_channel
	signal cmd_demux_src0_startofpacket                                      : std_logic;                      -- cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	signal cmd_demux_src0_endofpacket                                        : std_logic;                      -- cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	signal rsp_demux_src0_valid                                              : std_logic;                      -- rsp_demux:src0_valid -> rsp_mux:sink0_valid
	signal rsp_demux_src0_data                                               : std_logic_vector(101 downto 0); -- rsp_demux:src0_data -> rsp_mux:sink0_data
	signal rsp_demux_src0_ready                                              : std_logic;                      -- rsp_mux:sink0_ready -> rsp_demux:src0_ready
	signal rsp_demux_src0_channel                                            : std_logic_vector(1 downto 0);   -- rsp_demux:src0_channel -> rsp_mux:sink0_channel
	signal rsp_demux_src0_startofpacket                                      : std_logic;                      -- rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	signal rsp_demux_src0_endofpacket                                        : std_logic;                      -- rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	signal cmd_demux_001_src0_valid                                          : std_logic;                      -- cmd_demux_001:src0_valid -> crosser:in_valid
	signal cmd_demux_001_src0_data                                           : std_logic_vector(101 downto 0); -- cmd_demux_001:src0_data -> crosser:in_data
	signal cmd_demux_001_src0_ready                                          : std_logic;                      -- crosser:in_ready -> cmd_demux_001:src0_ready
	signal cmd_demux_001_src0_channel                                        : std_logic_vector(1 downto 0);   -- cmd_demux_001:src0_channel -> crosser:in_channel
	signal cmd_demux_001_src0_startofpacket                                  : std_logic;                      -- cmd_demux_001:src0_startofpacket -> crosser:in_startofpacket
	signal cmd_demux_001_src0_endofpacket                                    : std_logic;                      -- cmd_demux_001:src0_endofpacket -> crosser:in_endofpacket
	signal crosser_out_valid                                                 : std_logic;                      -- crosser:out_valid -> cmd_mux:sink1_valid
	signal crosser_out_data                                                  : std_logic_vector(101 downto 0); -- crosser:out_data -> cmd_mux:sink1_data
	signal crosser_out_ready                                                 : std_logic;                      -- cmd_mux:sink1_ready -> crosser:out_ready
	signal crosser_out_channel                                               : std_logic_vector(1 downto 0);   -- crosser:out_channel -> cmd_mux:sink1_channel
	signal crosser_out_startofpacket                                         : std_logic;                      -- crosser:out_startofpacket -> cmd_mux:sink1_startofpacket
	signal crosser_out_endofpacket                                           : std_logic;                      -- crosser:out_endofpacket -> cmd_mux:sink1_endofpacket
	signal rsp_demux_src1_valid                                              : std_logic;                      -- rsp_demux:src1_valid -> crosser_001:in_valid
	signal rsp_demux_src1_data                                               : std_logic_vector(101 downto 0); -- rsp_demux:src1_data -> crosser_001:in_data
	signal rsp_demux_src1_ready                                              : std_logic;                      -- crosser_001:in_ready -> rsp_demux:src1_ready
	signal rsp_demux_src1_channel                                            : std_logic_vector(1 downto 0);   -- rsp_demux:src1_channel -> crosser_001:in_channel
	signal rsp_demux_src1_startofpacket                                      : std_logic;                      -- rsp_demux:src1_startofpacket -> crosser_001:in_startofpacket
	signal rsp_demux_src1_endofpacket                                        : std_logic;                      -- rsp_demux:src1_endofpacket -> crosser_001:in_endofpacket
	signal crosser_001_out_valid                                             : std_logic;                      -- crosser_001:out_valid -> rsp_mux_001:sink0_valid
	signal crosser_001_out_data                                              : std_logic_vector(101 downto 0); -- crosser_001:out_data -> rsp_mux_001:sink0_data
	signal crosser_001_out_ready                                             : std_logic;                      -- rsp_mux_001:sink0_ready -> crosser_001:out_ready
	signal crosser_001_out_channel                                           : std_logic_vector(1 downto 0);   -- crosser_001:out_channel -> rsp_mux_001:sink0_channel
	signal crosser_001_out_startofpacket                                     : std_logic;                      -- crosser_001:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	signal crosser_001_out_endofpacket                                       : std_logic;                      -- crosser_001:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	signal s0_seq_debug_agent_rdata_fifo_out_valid                           : std_logic;                      -- s0_seq_debug_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	signal s0_seq_debug_agent_rdata_fifo_out_data                            : std_logic_vector(33 downto 0);  -- s0_seq_debug_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	signal s0_seq_debug_agent_rdata_fifo_out_ready                           : std_logic;                      -- avalon_st_adapter:in_0_ready -> s0_seq_debug_agent_rdata_fifo:out_ready
	signal avalon_st_adapter_out_0_valid                                     : std_logic;                      -- avalon_st_adapter:out_0_valid -> s0_seq_debug_agent:rdata_fifo_sink_valid
	signal avalon_st_adapter_out_0_data                                      : std_logic_vector(33 downto 0);  -- avalon_st_adapter:out_0_data -> s0_seq_debug_agent:rdata_fifo_sink_data
	signal avalon_st_adapter_out_0_ready                                     : std_logic;                      -- s0_seq_debug_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	signal avalon_st_adapter_out_0_error                                     : std_logic_vector(0 downto 0);   -- avalon_st_adapter:out_0_error -> s0_seq_debug_agent:rdata_fifo_sink_error

begin

	dmaster_master_translator : component altera_merlin_master_translator
		generic map (
			AV_ADDRESS_W                => 32,
			AV_DATA_W                   => 32,
			AV_BURSTCOUNT_W             => 1,
			AV_BYTEENABLE_W             => 4,
			UAV_ADDRESS_W               => 32,
			UAV_BURSTCOUNT_W            => 3,
			USE_READ                    => 1,
			USE_WRITE                   => 1,
			USE_BEGINBURSTTRANSFER      => 0,
			USE_BEGINTRANSFER           => 0,
			USE_CHIPSELECT              => 0,
			USE_BURSTCOUNT              => 0,
			USE_READDATAVALID           => 1,
			USE_WAITREQUEST             => 1,
			USE_READRESPONSE            => 0,
			USE_WRITERESPONSE           => 0,
			AV_SYMBOLS_PER_WORD         => 4,
			AV_ADDRESS_SYMBOLS          => 1,
			AV_BURSTCOUNT_SYMBOLS       => 0,
			AV_CONSTANT_BURST_BEHAVIOR  => 0,
			UAV_CONSTANT_BURST_BEHAVIOR => 0,
			AV_LINEWRAPBURSTS           => 0,
			AV_REGISTERINCOMINGSIGNALS  => 0
		)
		port map (
			clk                    => p0_avl_clk_clk,                                                    --                       clk.clk
			reset                  => dmaster_master_translator_reset_reset_bridge_in_reset_reset,       --                     reset.reset
			uav_address            => dmaster_master_translator_avalon_universal_master_0_address,       -- avalon_universal_master_0.address
			uav_burstcount         => dmaster_master_translator_avalon_universal_master_0_burstcount,    --                          .burstcount
			uav_read               => dmaster_master_translator_avalon_universal_master_0_read,          --                          .read
			uav_write              => dmaster_master_translator_avalon_universal_master_0_write,         --                          .write
			uav_waitrequest        => dmaster_master_translator_avalon_universal_master_0_waitrequest,   --                          .waitrequest
			uav_readdatavalid      => dmaster_master_translator_avalon_universal_master_0_readdatavalid, --                          .readdatavalid
			uav_byteenable         => dmaster_master_translator_avalon_universal_master_0_byteenable,    --                          .byteenable
			uav_readdata           => dmaster_master_translator_avalon_universal_master_0_readdata,      --                          .readdata
			uav_writedata          => dmaster_master_translator_avalon_universal_master_0_writedata,     --                          .writedata
			uav_lock               => dmaster_master_translator_avalon_universal_master_0_lock,          --                          .lock
			uav_debugaccess        => dmaster_master_translator_avalon_universal_master_0_debugaccess,   --                          .debugaccess
			av_address             => dmaster_master_address,                                            --      avalon_anti_master_0.address
			av_waitrequest         => dmaster_master_waitrequest,                                        --                          .waitrequest
			av_byteenable          => dmaster_master_byteenable,                                         --                          .byteenable
			av_read                => dmaster_master_read,                                               --                          .read
			av_readdata            => dmaster_master_readdata,                                           --                          .readdata
			av_readdatavalid       => dmaster_master_readdatavalid,                                      --                          .readdatavalid
			av_write               => dmaster_master_write,                                              --                          .write
			av_writedata           => dmaster_master_writedata,                                          --                          .writedata
			av_burstcount          => "1",                                                               --               (terminated)
			av_beginbursttransfer  => '0',                                                               --               (terminated)
			av_begintransfer       => '0',                                                               --               (terminated)
			av_chipselect          => '0',                                                               --               (terminated)
			av_lock                => '0',                                                               --               (terminated)
			av_debugaccess         => '0',                                                               --               (terminated)
			uav_clken              => open,                                                              --               (terminated)
			av_clken               => '1',                                                               --               (terminated)
			uav_response           => "00",                                                              --               (terminated)
			av_response            => open,                                                              --               (terminated)
			uav_writeresponsevalid => '0',                                                               --               (terminated)
			av_writeresponsevalid  => open                                                               --               (terminated)
		);

	seq_bridge_m0_translator : component altera_merlin_master_translator
		generic map (
			AV_ADDRESS_W                => 32,
			AV_DATA_W                   => 32,
			AV_BURSTCOUNT_W             => 1,
			AV_BYTEENABLE_W             => 4,
			UAV_ADDRESS_W               => 32,
			UAV_BURSTCOUNT_W            => 3,
			USE_READ                    => 1,
			USE_WRITE                   => 1,
			USE_BEGINBURSTTRANSFER      => 0,
			USE_BEGINTRANSFER           => 0,
			USE_CHIPSELECT              => 0,
			USE_BURSTCOUNT              => 0,
			USE_READDATAVALID           => 1,
			USE_WAITREQUEST             => 1,
			USE_READRESPONSE            => 0,
			USE_WRITERESPONSE           => 0,
			AV_SYMBOLS_PER_WORD         => 4,
			AV_ADDRESS_SYMBOLS          => 1,
			AV_BURSTCOUNT_SYMBOLS       => 0,
			AV_CONSTANT_BURST_BEHAVIOR  => 0,
			UAV_CONSTANT_BURST_BEHAVIOR => 0,
			AV_LINEWRAPBURSTS           => 0,
			AV_REGISTERINCOMINGSIGNALS  => 0
		)
		port map (
			clk                    => seq_debug_clk_out_clk_clk,                                        --                       clk.clk
			reset                  => seq_bridge_reset_reset_bridge_in_reset_reset,                     --                     reset.reset
			uav_address            => seq_bridge_m0_translator_avalon_universal_master_0_address,       -- avalon_universal_master_0.address
			uav_burstcount         => seq_bridge_m0_translator_avalon_universal_master_0_burstcount,    --                          .burstcount
			uav_read               => seq_bridge_m0_translator_avalon_universal_master_0_read,          --                          .read
			uav_write              => seq_bridge_m0_translator_avalon_universal_master_0_write,         --                          .write
			uav_waitrequest        => seq_bridge_m0_translator_avalon_universal_master_0_waitrequest,   --                          .waitrequest
			uav_readdatavalid      => seq_bridge_m0_translator_avalon_universal_master_0_readdatavalid, --                          .readdatavalid
			uav_byteenable         => seq_bridge_m0_translator_avalon_universal_master_0_byteenable,    --                          .byteenable
			uav_readdata           => seq_bridge_m0_translator_avalon_universal_master_0_readdata,      --                          .readdata
			uav_writedata          => seq_bridge_m0_translator_avalon_universal_master_0_writedata,     --                          .writedata
			uav_lock               => seq_bridge_m0_translator_avalon_universal_master_0_lock,          --                          .lock
			uav_debugaccess        => seq_bridge_m0_translator_avalon_universal_master_0_debugaccess,   --                          .debugaccess
			av_address             => seq_bridge_m0_address,                                            --      avalon_anti_master_0.address
			av_waitrequest         => seq_bridge_m0_waitrequest,                                        --                          .waitrequest
			av_byteenable          => seq_bridge_m0_byteenable,                                         --                          .byteenable
			av_read                => seq_bridge_m0_read,                                               --                          .read
			av_readdata            => seq_bridge_m0_readdata,                                           --                          .readdata
			av_readdatavalid       => seq_bridge_m0_readdatavalid,                                      --                          .readdatavalid
			av_write               => seq_bridge_m0_write,                                              --                          .write
			av_writedata           => seq_bridge_m0_writedata,                                          --                          .writedata
			av_burstcount          => "1",                                                              --               (terminated)
			av_beginbursttransfer  => '0',                                                              --               (terminated)
			av_begintransfer       => '0',                                                              --               (terminated)
			av_chipselect          => '0',                                                              --               (terminated)
			av_lock                => '0',                                                              --               (terminated)
			av_debugaccess         => '0',                                                              --               (terminated)
			uav_clken              => open,                                                             --               (terminated)
			av_clken               => '1',                                                              --               (terminated)
			uav_response           => "00",                                                             --               (terminated)
			av_response            => open,                                                             --               (terminated)
			uav_writeresponsevalid => '0',                                                              --               (terminated)
			av_writeresponsevalid  => open                                                              --               (terminated)
		);

	s0_seq_debug_translator : component altera_merlin_slave_translator
		generic map (
			AV_ADDRESS_W                   => 32,
			AV_DATA_W                      => 32,
			UAV_DATA_W                     => 32,
			AV_BURSTCOUNT_W                => 1,
			AV_BYTEENABLE_W                => 4,
			UAV_BYTEENABLE_W               => 4,
			UAV_ADDRESS_W                  => 32,
			UAV_BURSTCOUNT_W               => 3,
			AV_READLATENCY                 => 0,
			USE_READDATAVALID              => 1,
			USE_WAITREQUEST                => 1,
			USE_UAV_CLKEN                  => 0,
			USE_READRESPONSE               => 0,
			USE_WRITERESPONSE              => 0,
			AV_SYMBOLS_PER_WORD            => 4,
			AV_ADDRESS_SYMBOLS             => 1,
			AV_BURSTCOUNT_SYMBOLS          => 0,
			AV_CONSTANT_BURST_BEHAVIOR     => 0,
			UAV_CONSTANT_BURST_BEHAVIOR    => 0,
			AV_REQUIRE_UNALIGNED_ADDRESSES => 0,
			CHIPSELECT_THROUGH_READLATENCY => 0,
			AV_READ_WAIT_CYCLES            => 1,
			AV_WRITE_WAIT_CYCLES           => 0,
			AV_SETUP_WAIT_CYCLES           => 0,
			AV_DATA_HOLD_CYCLES            => 0
		)
		port map (
			clk                    => p0_avl_clk_clk,                                              --                      clk.clk
			reset                  => dmaster_master_translator_reset_reset_bridge_in_reset_reset, --                    reset.reset
			uav_address            => s0_seq_debug_agent_m0_address,                               -- avalon_universal_slave_0.address
			uav_burstcount         => s0_seq_debug_agent_m0_burstcount,                            --                         .burstcount
			uav_read               => s0_seq_debug_agent_m0_read,                                  --                         .read
			uav_write              => s0_seq_debug_agent_m0_write,                                 --                         .write
			uav_waitrequest        => s0_seq_debug_agent_m0_waitrequest,                           --                         .waitrequest
			uav_readdatavalid      => s0_seq_debug_agent_m0_readdatavalid,                         --                         .readdatavalid
			uav_byteenable         => s0_seq_debug_agent_m0_byteenable,                            --                         .byteenable
			uav_readdata           => s0_seq_debug_agent_m0_readdata,                              --                         .readdata
			uav_writedata          => s0_seq_debug_agent_m0_writedata,                             --                         .writedata
			uav_lock               => s0_seq_debug_agent_m0_lock,                                  --                         .lock
			uav_debugaccess        => s0_seq_debug_agent_m0_debugaccess,                           --                         .debugaccess
			av_address             => s0_seq_debug_address,                                        --      avalon_anti_slave_0.address
			av_write               => s0_seq_debug_write,                                          --                         .write
			av_read                => s0_seq_debug_read,                                           --                         .read
			av_readdata            => s0_seq_debug_readdata,                                       --                         .readdata
			av_writedata           => s0_seq_debug_writedata,                                      --                         .writedata
			av_burstcount          => s0_seq_debug_burstcount,                                     --                         .burstcount
			av_byteenable          => s0_seq_debug_byteenable,                                     --                         .byteenable
			av_readdatavalid       => s0_seq_debug_readdatavalid,                                  --                         .readdatavalid
			av_waitrequest         => s0_seq_debug_waitrequest,                                    --                         .waitrequest
			av_begintransfer       => open,                                                        --              (terminated)
			av_beginbursttransfer  => open,                                                        --              (terminated)
			av_writebyteenable     => open,                                                        --              (terminated)
			av_lock                => open,                                                        --              (terminated)
			av_chipselect          => open,                                                        --              (terminated)
			av_clken               => open,                                                        --              (terminated)
			uav_clken              => '0',                                                         --              (terminated)
			av_debugaccess         => open,                                                        --              (terminated)
			av_outputenable        => open,                                                        --              (terminated)
			uav_response           => open,                                                        --              (terminated)
			av_response            => "00",                                                        --              (terminated)
			uav_writeresponsevalid => open,                                                        --              (terminated)
			av_writeresponsevalid  => '0'                                                          --              (terminated)
		);

	dmaster_master_agent : component altera_merlin_master_agent
		generic map (
			PKT_ORI_BURST_SIZE_H      => 101,
			PKT_ORI_BURST_SIZE_L      => 99,
			PKT_RESPONSE_STATUS_H     => 98,
			PKT_RESPONSE_STATUS_L     => 97,
			PKT_QOS_H                 => 86,
			PKT_QOS_L                 => 86,
			PKT_DATA_SIDEBAND_H       => 84,
			PKT_DATA_SIDEBAND_L       => 84,
			PKT_ADDR_SIDEBAND_H       => 83,
			PKT_ADDR_SIDEBAND_L       => 83,
			PKT_BURST_TYPE_H          => 82,
			PKT_BURST_TYPE_L          => 81,
			PKT_CACHE_H               => 96,
			PKT_CACHE_L               => 93,
			PKT_THREAD_ID_H           => 89,
			PKT_THREAD_ID_L           => 89,
			PKT_BURST_SIZE_H          => 80,
			PKT_BURST_SIZE_L          => 78,
			PKT_TRANS_EXCLUSIVE       => 73,
			PKT_TRANS_LOCK            => 72,
			PKT_BEGIN_BURST           => 85,
			PKT_PROTECTION_H          => 92,
			PKT_PROTECTION_L          => 90,
			PKT_BURSTWRAP_H           => 77,
			PKT_BURSTWRAP_L           => 77,
			PKT_BYTE_CNT_H            => 76,
			PKT_BYTE_CNT_L            => 74,
			PKT_ADDR_H                => 67,
			PKT_ADDR_L                => 36,
			PKT_TRANS_COMPRESSED_READ => 68,
			PKT_TRANS_POSTED          => 69,
			PKT_TRANS_WRITE           => 70,
			PKT_TRANS_READ            => 71,
			PKT_DATA_H                => 31,
			PKT_DATA_L                => 0,
			PKT_BYTEEN_H              => 35,
			PKT_BYTEEN_L              => 32,
			PKT_SRC_ID_H              => 87,
			PKT_SRC_ID_L              => 87,
			PKT_DEST_ID_H             => 88,
			PKT_DEST_ID_L             => 88,
			ST_DATA_W                 => 102,
			ST_CHANNEL_W              => 2,
			AV_BURSTCOUNT_W           => 3,
			SUPPRESS_0_BYTEEN_RSP     => 0,
			ID                        => 0,
			BURSTWRAP_VALUE           => 1,
			CACHE_VALUE               => 0,
			SECURE_ACCESS_BIT         => 1,
			USE_READRESPONSE          => 0,
			USE_WRITERESPONSE         => 0
		)
		port map (
			clk                   => p0_avl_clk_clk,                                                    --       clk.clk
			reset                 => dmaster_master_translator_reset_reset_bridge_in_reset_reset,       -- clk_reset.reset
			av_address            => dmaster_master_translator_avalon_universal_master_0_address,       --        av.address
			av_write              => dmaster_master_translator_avalon_universal_master_0_write,         --          .write
			av_read               => dmaster_master_translator_avalon_universal_master_0_read,          --          .read
			av_writedata          => dmaster_master_translator_avalon_universal_master_0_writedata,     --          .writedata
			av_readdata           => dmaster_master_translator_avalon_universal_master_0_readdata,      --          .readdata
			av_waitrequest        => dmaster_master_translator_avalon_universal_master_0_waitrequest,   --          .waitrequest
			av_readdatavalid      => dmaster_master_translator_avalon_universal_master_0_readdatavalid, --          .readdatavalid
			av_byteenable         => dmaster_master_translator_avalon_universal_master_0_byteenable,    --          .byteenable
			av_burstcount         => dmaster_master_translator_avalon_universal_master_0_burstcount,    --          .burstcount
			av_debugaccess        => dmaster_master_translator_avalon_universal_master_0_debugaccess,   --          .debugaccess
			av_lock               => dmaster_master_translator_avalon_universal_master_0_lock,          --          .lock
			cp_valid              => dmaster_master_agent_cp_valid,                                     --        cp.valid
			cp_data               => dmaster_master_agent_cp_data,                                      --          .data
			cp_startofpacket      => dmaster_master_agent_cp_startofpacket,                             --          .startofpacket
			cp_endofpacket        => dmaster_master_agent_cp_endofpacket,                               --          .endofpacket
			cp_ready              => dmaster_master_agent_cp_ready,                                     --          .ready
			rp_valid              => rsp_mux_src_valid,                                                 --        rp.valid
			rp_data               => rsp_mux_src_data,                                                  --          .data
			rp_channel            => rsp_mux_src_channel,                                               --          .channel
			rp_startofpacket      => rsp_mux_src_startofpacket,                                         --          .startofpacket
			rp_endofpacket        => rsp_mux_src_endofpacket,                                           --          .endofpacket
			rp_ready              => rsp_mux_src_ready,                                                 --          .ready
			av_response           => open,                                                              -- (terminated)
			av_writeresponsevalid => open                                                               -- (terminated)
		);

	seq_bridge_m0_agent : component altera_merlin_master_agent
		generic map (
			PKT_ORI_BURST_SIZE_H      => 101,
			PKT_ORI_BURST_SIZE_L      => 99,
			PKT_RESPONSE_STATUS_H     => 98,
			PKT_RESPONSE_STATUS_L     => 97,
			PKT_QOS_H                 => 86,
			PKT_QOS_L                 => 86,
			PKT_DATA_SIDEBAND_H       => 84,
			PKT_DATA_SIDEBAND_L       => 84,
			PKT_ADDR_SIDEBAND_H       => 83,
			PKT_ADDR_SIDEBAND_L       => 83,
			PKT_BURST_TYPE_H          => 82,
			PKT_BURST_TYPE_L          => 81,
			PKT_CACHE_H               => 96,
			PKT_CACHE_L               => 93,
			PKT_THREAD_ID_H           => 89,
			PKT_THREAD_ID_L           => 89,
			PKT_BURST_SIZE_H          => 80,
			PKT_BURST_SIZE_L          => 78,
			PKT_TRANS_EXCLUSIVE       => 73,
			PKT_TRANS_LOCK            => 72,
			PKT_BEGIN_BURST           => 85,
			PKT_PROTECTION_H          => 92,
			PKT_PROTECTION_L          => 90,
			PKT_BURSTWRAP_H           => 77,
			PKT_BURSTWRAP_L           => 77,
			PKT_BYTE_CNT_H            => 76,
			PKT_BYTE_CNT_L            => 74,
			PKT_ADDR_H                => 67,
			PKT_ADDR_L                => 36,
			PKT_TRANS_COMPRESSED_READ => 68,
			PKT_TRANS_POSTED          => 69,
			PKT_TRANS_WRITE           => 70,
			PKT_TRANS_READ            => 71,
			PKT_DATA_H                => 31,
			PKT_DATA_L                => 0,
			PKT_BYTEEN_H              => 35,
			PKT_BYTEEN_L              => 32,
			PKT_SRC_ID_H              => 87,
			PKT_SRC_ID_L              => 87,
			PKT_DEST_ID_H             => 88,
			PKT_DEST_ID_L             => 88,
			ST_DATA_W                 => 102,
			ST_CHANNEL_W              => 2,
			AV_BURSTCOUNT_W           => 3,
			SUPPRESS_0_BYTEEN_RSP     => 0,
			ID                        => 1,
			BURSTWRAP_VALUE           => 1,
			CACHE_VALUE               => 0,
			SECURE_ACCESS_BIT         => 1,
			USE_READRESPONSE          => 0,
			USE_WRITERESPONSE         => 0
		)
		port map (
			clk                   => seq_debug_clk_out_clk_clk,                                        --       clk.clk
			reset                 => seq_bridge_reset_reset_bridge_in_reset_reset,                     -- clk_reset.reset
			av_address            => seq_bridge_m0_translator_avalon_universal_master_0_address,       --        av.address
			av_write              => seq_bridge_m0_translator_avalon_universal_master_0_write,         --          .write
			av_read               => seq_bridge_m0_translator_avalon_universal_master_0_read,          --          .read
			av_writedata          => seq_bridge_m0_translator_avalon_universal_master_0_writedata,     --          .writedata
			av_readdata           => seq_bridge_m0_translator_avalon_universal_master_0_readdata,      --          .readdata
			av_waitrequest        => seq_bridge_m0_translator_avalon_universal_master_0_waitrequest,   --          .waitrequest
			av_readdatavalid      => seq_bridge_m0_translator_avalon_universal_master_0_readdatavalid, --          .readdatavalid
			av_byteenable         => seq_bridge_m0_translator_avalon_universal_master_0_byteenable,    --          .byteenable
			av_burstcount         => seq_bridge_m0_translator_avalon_universal_master_0_burstcount,    --          .burstcount
			av_debugaccess        => seq_bridge_m0_translator_avalon_universal_master_0_debugaccess,   --          .debugaccess
			av_lock               => seq_bridge_m0_translator_avalon_universal_master_0_lock,          --          .lock
			cp_valid              => seq_bridge_m0_agent_cp_valid,                                     --        cp.valid
			cp_data               => seq_bridge_m0_agent_cp_data,                                      --          .data
			cp_startofpacket      => seq_bridge_m0_agent_cp_startofpacket,                             --          .startofpacket
			cp_endofpacket        => seq_bridge_m0_agent_cp_endofpacket,                               --          .endofpacket
			cp_ready              => seq_bridge_m0_agent_cp_ready,                                     --          .ready
			rp_valid              => rsp_mux_001_src_valid,                                            --        rp.valid
			rp_data               => rsp_mux_001_src_data,                                             --          .data
			rp_channel            => rsp_mux_001_src_channel,                                          --          .channel
			rp_startofpacket      => rsp_mux_001_src_startofpacket,                                    --          .startofpacket
			rp_endofpacket        => rsp_mux_001_src_endofpacket,                                      --          .endofpacket
			rp_ready              => rsp_mux_001_src_ready,                                            --          .ready
			av_response           => open,                                                             -- (terminated)
			av_writeresponsevalid => open                                                              -- (terminated)
		);

	s0_seq_debug_agent : component altera_merlin_slave_agent
		generic map (
			PKT_ORI_BURST_SIZE_H      => 101,
			PKT_ORI_BURST_SIZE_L      => 99,
			PKT_RESPONSE_STATUS_H     => 98,
			PKT_RESPONSE_STATUS_L     => 97,
			PKT_BURST_SIZE_H          => 80,
			PKT_BURST_SIZE_L          => 78,
			PKT_TRANS_LOCK            => 72,
			PKT_BEGIN_BURST           => 85,
			PKT_PROTECTION_H          => 92,
			PKT_PROTECTION_L          => 90,
			PKT_BURSTWRAP_H           => 77,
			PKT_BURSTWRAP_L           => 77,
			PKT_BYTE_CNT_H            => 76,
			PKT_BYTE_CNT_L            => 74,
			PKT_ADDR_H                => 67,
			PKT_ADDR_L                => 36,
			PKT_TRANS_COMPRESSED_READ => 68,
			PKT_TRANS_POSTED          => 69,
			PKT_TRANS_WRITE           => 70,
			PKT_TRANS_READ            => 71,
			PKT_DATA_H                => 31,
			PKT_DATA_L                => 0,
			PKT_BYTEEN_H              => 35,
			PKT_BYTEEN_L              => 32,
			PKT_SRC_ID_H              => 87,
			PKT_SRC_ID_L              => 87,
			PKT_DEST_ID_H             => 88,
			PKT_DEST_ID_L             => 88,
			PKT_SYMBOL_W              => 8,
			ST_CHANNEL_W              => 2,
			ST_DATA_W                 => 102,
			AVS_BURSTCOUNT_W          => 3,
			SUPPRESS_0_BYTEEN_CMD     => 0,
			PREVENT_FIFO_OVERFLOW     => 1,
			USE_READRESPONSE          => 0,
			USE_WRITERESPONSE         => 0,
			ECC_ENABLE                => 0
		)
		port map (
			clk                     => p0_avl_clk_clk,                                              --             clk.clk
			reset                   => dmaster_master_translator_reset_reset_bridge_in_reset_reset, --       clk_reset.reset
			m0_address              => s0_seq_debug_agent_m0_address,                               --              m0.address
			m0_burstcount           => s0_seq_debug_agent_m0_burstcount,                            --                .burstcount
			m0_byteenable           => s0_seq_debug_agent_m0_byteenable,                            --                .byteenable
			m0_debugaccess          => s0_seq_debug_agent_m0_debugaccess,                           --                .debugaccess
			m0_lock                 => s0_seq_debug_agent_m0_lock,                                  --                .lock
			m0_readdata             => s0_seq_debug_agent_m0_readdata,                              --                .readdata
			m0_readdatavalid        => s0_seq_debug_agent_m0_readdatavalid,                         --                .readdatavalid
			m0_read                 => s0_seq_debug_agent_m0_read,                                  --                .read
			m0_waitrequest          => s0_seq_debug_agent_m0_waitrequest,                           --                .waitrequest
			m0_writedata            => s0_seq_debug_agent_m0_writedata,                             --                .writedata
			m0_write                => s0_seq_debug_agent_m0_write,                                 --                .write
			rp_endofpacket          => s0_seq_debug_agent_rp_endofpacket,                           --              rp.endofpacket
			rp_ready                => s0_seq_debug_agent_rp_ready,                                 --                .ready
			rp_valid                => s0_seq_debug_agent_rp_valid,                                 --                .valid
			rp_data                 => s0_seq_debug_agent_rp_data,                                  --                .data
			rp_startofpacket        => s0_seq_debug_agent_rp_startofpacket,                         --                .startofpacket
			cp_ready                => cmd_mux_src_ready,                                           --              cp.ready
			cp_valid                => cmd_mux_src_valid,                                           --                .valid
			cp_data                 => cmd_mux_src_data,                                            --                .data
			cp_startofpacket        => cmd_mux_src_startofpacket,                                   --                .startofpacket
			cp_endofpacket          => cmd_mux_src_endofpacket,                                     --                .endofpacket
			cp_channel              => cmd_mux_src_channel,                                         --                .channel
			rf_sink_ready           => s0_seq_debug_agent_rsp_fifo_out_ready,                       --         rf_sink.ready
			rf_sink_valid           => s0_seq_debug_agent_rsp_fifo_out_valid,                       --                .valid
			rf_sink_startofpacket   => s0_seq_debug_agent_rsp_fifo_out_startofpacket,               --                .startofpacket
			rf_sink_endofpacket     => s0_seq_debug_agent_rsp_fifo_out_endofpacket,                 --                .endofpacket
			rf_sink_data            => s0_seq_debug_agent_rsp_fifo_out_data,                        --                .data
			rf_source_ready         => s0_seq_debug_agent_rf_source_ready,                          --       rf_source.ready
			rf_source_valid         => s0_seq_debug_agent_rf_source_valid,                          --                .valid
			rf_source_startofpacket => s0_seq_debug_agent_rf_source_startofpacket,                  --                .startofpacket
			rf_source_endofpacket   => s0_seq_debug_agent_rf_source_endofpacket,                    --                .endofpacket
			rf_source_data          => s0_seq_debug_agent_rf_source_data,                           --                .data
			rdata_fifo_sink_ready   => avalon_st_adapter_out_0_ready,                               -- rdata_fifo_sink.ready
			rdata_fifo_sink_valid   => avalon_st_adapter_out_0_valid,                               --                .valid
			rdata_fifo_sink_data    => avalon_st_adapter_out_0_data,                                --                .data
			rdata_fifo_sink_error   => avalon_st_adapter_out_0_error(0),                            --                .error
			rdata_fifo_src_ready    => s0_seq_debug_agent_rdata_fifo_src_ready,                     --  rdata_fifo_src.ready
			rdata_fifo_src_valid    => s0_seq_debug_agent_rdata_fifo_src_valid,                     --                .valid
			rdata_fifo_src_data     => s0_seq_debug_agent_rdata_fifo_src_data,                      --                .data
			m0_response             => "00",                                                        --     (terminated)
			m0_writeresponsevalid   => '0'                                                          --     (terminated)
		);

	s0_seq_debug_agent_rsp_fifo : component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo
		generic map (
			SYMBOLS_PER_BEAT    => 1,
			BITS_PER_SYMBOL     => 103,
			FIFO_DEPTH          => 2,
			CHANNEL_WIDTH       => 0,
			ERROR_WIDTH         => 0,
			USE_PACKETS         => 1,
			USE_FILL_LEVEL      => 0,
			EMPTY_LATENCY       => 1,
			USE_MEMORY_BLOCKS   => 0,
			USE_STORE_FORWARD   => 0,
			USE_ALMOST_FULL_IF  => 0,
			USE_ALMOST_EMPTY_IF => 0
		)
		port map (
			clk               => p0_avl_clk_clk,                                              --       clk.clk
			reset             => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			in_data           => s0_seq_debug_agent_rf_source_data,                           --        in.data
			in_valid          => s0_seq_debug_agent_rf_source_valid,                          --          .valid
			in_ready          => s0_seq_debug_agent_rf_source_ready,                          --          .ready
			in_startofpacket  => s0_seq_debug_agent_rf_source_startofpacket,                  --          .startofpacket
			in_endofpacket    => s0_seq_debug_agent_rf_source_endofpacket,                    --          .endofpacket
			out_data          => s0_seq_debug_agent_rsp_fifo_out_data,                        --       out.data
			out_valid         => s0_seq_debug_agent_rsp_fifo_out_valid,                       --          .valid
			out_ready         => s0_seq_debug_agent_rsp_fifo_out_ready,                       --          .ready
			out_startofpacket => s0_seq_debug_agent_rsp_fifo_out_startofpacket,               --          .startofpacket
			out_endofpacket   => s0_seq_debug_agent_rsp_fifo_out_endofpacket,                 --          .endofpacket
			csr_address       => "00",                                                        -- (terminated)
			csr_read          => '0',                                                         -- (terminated)
			csr_write         => '0',                                                         -- (terminated)
			csr_readdata      => open,                                                        -- (terminated)
			csr_writedata     => "00000000000000000000000000000000",                          -- (terminated)
			almost_full_data  => open,                                                        -- (terminated)
			almost_empty_data => open,                                                        -- (terminated)
			in_empty          => "0",                                                         -- (terminated)
			out_empty         => open,                                                        -- (terminated)
			in_error          => "0",                                                         -- (terminated)
			out_error         => open,                                                        -- (terminated)
			in_channel        => "0",                                                         -- (terminated)
			out_channel       => open                                                         -- (terminated)
		);

	s0_seq_debug_agent_rdata_fifo : component lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo
		generic map (
			SYMBOLS_PER_BEAT    => 1,
			BITS_PER_SYMBOL     => 34,
			FIFO_DEPTH          => 2,
			CHANNEL_WIDTH       => 0,
			ERROR_WIDTH         => 0,
			USE_PACKETS         => 0,
			USE_FILL_LEVEL      => 0,
			EMPTY_LATENCY       => 0,
			USE_MEMORY_BLOCKS   => 0,
			USE_STORE_FORWARD   => 0,
			USE_ALMOST_FULL_IF  => 0,
			USE_ALMOST_EMPTY_IF => 0
		)
		port map (
			clk               => p0_avl_clk_clk,                                              --       clk.clk
			reset             => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			in_data           => s0_seq_debug_agent_rdata_fifo_src_data,                      --        in.data
			in_valid          => s0_seq_debug_agent_rdata_fifo_src_valid,                     --          .valid
			in_ready          => s0_seq_debug_agent_rdata_fifo_src_ready,                     --          .ready
			out_data          => s0_seq_debug_agent_rdata_fifo_out_data,                      --       out.data
			out_valid         => s0_seq_debug_agent_rdata_fifo_out_valid,                     --          .valid
			out_ready         => s0_seq_debug_agent_rdata_fifo_out_ready,                     --          .ready
			csr_address       => "00",                                                        -- (terminated)
			csr_read          => '0',                                                         -- (terminated)
			csr_write         => '0',                                                         -- (terminated)
			csr_readdata      => open,                                                        -- (terminated)
			csr_writedata     => "00000000000000000000000000000000",                          -- (terminated)
			almost_full_data  => open,                                                        -- (terminated)
			almost_empty_data => open,                                                        -- (terminated)
			in_startofpacket  => '0',                                                         -- (terminated)
			in_endofpacket    => '0',                                                         -- (terminated)
			out_startofpacket => open,                                                        -- (terminated)
			out_endofpacket   => open,                                                        -- (terminated)
			in_empty          => "0",                                                         -- (terminated)
			out_empty         => open,                                                        -- (terminated)
			in_error          => "0",                                                         -- (terminated)
			out_error         => open,                                                        -- (terminated)
			in_channel        => "0",                                                         -- (terminated)
			out_channel       => open                                                         -- (terminated)
		);

	router : component LPDDR2_mm_interconnect_1_router
		port map (
			sink_ready         => dmaster_master_agent_cp_ready,                               --      sink.ready
			sink_valid         => dmaster_master_agent_cp_valid,                               --          .valid
			sink_data          => dmaster_master_agent_cp_data,                                --          .data
			sink_startofpacket => dmaster_master_agent_cp_startofpacket,                       --          .startofpacket
			sink_endofpacket   => dmaster_master_agent_cp_endofpacket,                         --          .endofpacket
			clk                => p0_avl_clk_clk,                                              --       clk.clk
			reset              => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready          => router_src_ready,                                            --       src.ready
			src_valid          => router_src_valid,                                            --          .valid
			src_data           => router_src_data,                                             --          .data
			src_channel        => router_src_channel,                                          --          .channel
			src_startofpacket  => router_src_startofpacket,                                    --          .startofpacket
			src_endofpacket    => router_src_endofpacket                                       --          .endofpacket
		);

	router_001 : component LPDDR2_mm_interconnect_1_router
		port map (
			sink_ready         => seq_bridge_m0_agent_cp_ready,                 --      sink.ready
			sink_valid         => seq_bridge_m0_agent_cp_valid,                 --          .valid
			sink_data          => seq_bridge_m0_agent_cp_data,                  --          .data
			sink_startofpacket => seq_bridge_m0_agent_cp_startofpacket,         --          .startofpacket
			sink_endofpacket   => seq_bridge_m0_agent_cp_endofpacket,           --          .endofpacket
			clk                => seq_debug_clk_out_clk_clk,                    --       clk.clk
			reset              => seq_bridge_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready          => router_001_src_ready,                         --       src.ready
			src_valid          => router_001_src_valid,                         --          .valid
			src_data           => router_001_src_data,                          --          .data
			src_channel        => router_001_src_channel,                       --          .channel
			src_startofpacket  => router_001_src_startofpacket,                 --          .startofpacket
			src_endofpacket    => router_001_src_endofpacket                    --          .endofpacket
		);

	router_002 : component LPDDR2_mm_interconnect_1_router_002
		port map (
			sink_ready         => s0_seq_debug_agent_rp_ready,                                 --      sink.ready
			sink_valid         => s0_seq_debug_agent_rp_valid,                                 --          .valid
			sink_data          => s0_seq_debug_agent_rp_data,                                  --          .data
			sink_startofpacket => s0_seq_debug_agent_rp_startofpacket,                         --          .startofpacket
			sink_endofpacket   => s0_seq_debug_agent_rp_endofpacket,                           --          .endofpacket
			clk                => p0_avl_clk_clk,                                              --       clk.clk
			reset              => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready          => router_002_src_ready,                                        --       src.ready
			src_valid          => router_002_src_valid,                                        --          .valid
			src_data           => router_002_src_data,                                         --          .data
			src_channel        => router_002_src_channel,                                      --          .channel
			src_startofpacket  => router_002_src_startofpacket,                                --          .startofpacket
			src_endofpacket    => router_002_src_endofpacket                                   --          .endofpacket
		);

	cmd_demux : component LPDDR2_mm_interconnect_1_cmd_demux
		port map (
			clk                => p0_avl_clk_clk,                                              --       clk.clk
			reset              => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			sink_ready         => router_src_ready,                                            --      sink.ready
			sink_channel       => router_src_channel,                                          --          .channel
			sink_data          => router_src_data,                                             --          .data
			sink_startofpacket => router_src_startofpacket,                                    --          .startofpacket
			sink_endofpacket   => router_src_endofpacket,                                      --          .endofpacket
			sink_valid(0)      => router_src_valid,                                            --          .valid
			src0_ready         => cmd_demux_src0_ready,                                        --      src0.ready
			src0_valid         => cmd_demux_src0_valid,                                        --          .valid
			src0_data          => cmd_demux_src0_data,                                         --          .data
			src0_channel       => cmd_demux_src0_channel,                                      --          .channel
			src0_startofpacket => cmd_demux_src0_startofpacket,                                --          .startofpacket
			src0_endofpacket   => cmd_demux_src0_endofpacket                                   --          .endofpacket
		);

	cmd_demux_001 : component LPDDR2_mm_interconnect_1_cmd_demux_001
		port map (
			clk                => seq_debug_clk_out_clk_clk,                    --       clk.clk
			reset              => seq_bridge_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			sink_ready         => router_001_src_ready,                         --      sink.ready
			sink_channel       => router_001_src_channel,                       --          .channel
			sink_data          => router_001_src_data,                          --          .data
			sink_startofpacket => router_001_src_startofpacket,                 --          .startofpacket
			sink_endofpacket   => router_001_src_endofpacket,                   --          .endofpacket
			sink_valid(0)      => router_001_src_valid,                         --          .valid
			src0_ready         => cmd_demux_001_src0_ready,                     --      src0.ready
			src0_valid         => cmd_demux_001_src0_valid,                     --          .valid
			src0_data          => cmd_demux_001_src0_data,                      --          .data
			src0_channel       => cmd_demux_001_src0_channel,                   --          .channel
			src0_startofpacket => cmd_demux_001_src0_startofpacket,             --          .startofpacket
			src0_endofpacket   => cmd_demux_001_src0_endofpacket                --          .endofpacket
		);

	cmd_mux : component LPDDR2_mm_interconnect_1_cmd_mux
		port map (
			clk                 => p0_avl_clk_clk,                                              --       clk.clk
			reset               => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready           => cmd_mux_src_ready,                                           --       src.ready
			src_valid           => cmd_mux_src_valid,                                           --          .valid
			src_data            => cmd_mux_src_data,                                            --          .data
			src_channel         => cmd_mux_src_channel,                                         --          .channel
			src_startofpacket   => cmd_mux_src_startofpacket,                                   --          .startofpacket
			src_endofpacket     => cmd_mux_src_endofpacket,                                     --          .endofpacket
			sink0_ready         => cmd_demux_src0_ready,                                        --     sink0.ready
			sink0_valid         => cmd_demux_src0_valid,                                        --          .valid
			sink0_channel       => cmd_demux_src0_channel,                                      --          .channel
			sink0_data          => cmd_demux_src0_data,                                         --          .data
			sink0_startofpacket => cmd_demux_src0_startofpacket,                                --          .startofpacket
			sink0_endofpacket   => cmd_demux_src0_endofpacket,                                  --          .endofpacket
			sink1_ready         => crosser_out_ready,                                           --     sink1.ready
			sink1_valid         => crosser_out_valid,                                           --          .valid
			sink1_channel       => crosser_out_channel,                                         --          .channel
			sink1_data          => crosser_out_data,                                            --          .data
			sink1_startofpacket => crosser_out_startofpacket,                                   --          .startofpacket
			sink1_endofpacket   => crosser_out_endofpacket                                      --          .endofpacket
		);

	rsp_demux : component LPDDR2_mm_interconnect_1_rsp_demux
		port map (
			clk                => p0_avl_clk_clk,                                              --       clk.clk
			reset              => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			sink_ready         => router_002_src_ready,                                        --      sink.ready
			sink_channel       => router_002_src_channel,                                      --          .channel
			sink_data          => router_002_src_data,                                         --          .data
			sink_startofpacket => router_002_src_startofpacket,                                --          .startofpacket
			sink_endofpacket   => router_002_src_endofpacket,                                  --          .endofpacket
			sink_valid(0)      => router_002_src_valid,                                        --          .valid
			src0_ready         => rsp_demux_src0_ready,                                        --      src0.ready
			src0_valid         => rsp_demux_src0_valid,                                        --          .valid
			src0_data          => rsp_demux_src0_data,                                         --          .data
			src0_channel       => rsp_demux_src0_channel,                                      --          .channel
			src0_startofpacket => rsp_demux_src0_startofpacket,                                --          .startofpacket
			src0_endofpacket   => rsp_demux_src0_endofpacket,                                  --          .endofpacket
			src1_ready         => rsp_demux_src1_ready,                                        --      src1.ready
			src1_valid         => rsp_demux_src1_valid,                                        --          .valid
			src1_data          => rsp_demux_src1_data,                                         --          .data
			src1_channel       => rsp_demux_src1_channel,                                      --          .channel
			src1_startofpacket => rsp_demux_src1_startofpacket,                                --          .startofpacket
			src1_endofpacket   => rsp_demux_src1_endofpacket                                   --          .endofpacket
		);

	rsp_mux : component LPDDR2_mm_interconnect_1_rsp_mux
		port map (
			clk                 => p0_avl_clk_clk,                                              --       clk.clk
			reset               => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready           => rsp_mux_src_ready,                                           --       src.ready
			src_valid           => rsp_mux_src_valid,                                           --          .valid
			src_data            => rsp_mux_src_data,                                            --          .data
			src_channel         => rsp_mux_src_channel,                                         --          .channel
			src_startofpacket   => rsp_mux_src_startofpacket,                                   --          .startofpacket
			src_endofpacket     => rsp_mux_src_endofpacket,                                     --          .endofpacket
			sink0_ready         => rsp_demux_src0_ready,                                        --     sink0.ready
			sink0_valid         => rsp_demux_src0_valid,                                        --          .valid
			sink0_channel       => rsp_demux_src0_channel,                                      --          .channel
			sink0_data          => rsp_demux_src0_data,                                         --          .data
			sink0_startofpacket => rsp_demux_src0_startofpacket,                                --          .startofpacket
			sink0_endofpacket   => rsp_demux_src0_endofpacket                                   --          .endofpacket
		);

	rsp_mux_001 : component LPDDR2_mm_interconnect_1_rsp_mux
		port map (
			clk                 => seq_debug_clk_out_clk_clk,                    --       clk.clk
			reset               => seq_bridge_reset_reset_bridge_in_reset_reset, -- clk_reset.reset
			src_ready           => rsp_mux_001_src_ready,                        --       src.ready
			src_valid           => rsp_mux_001_src_valid,                        --          .valid
			src_data            => rsp_mux_001_src_data,                         --          .data
			src_channel         => rsp_mux_001_src_channel,                      --          .channel
			src_startofpacket   => rsp_mux_001_src_startofpacket,                --          .startofpacket
			src_endofpacket     => rsp_mux_001_src_endofpacket,                  --          .endofpacket
			sink0_ready         => crosser_001_out_ready,                        --     sink0.ready
			sink0_valid         => crosser_001_out_valid,                        --          .valid
			sink0_channel       => crosser_001_out_channel,                      --          .channel
			sink0_data          => crosser_001_out_data,                         --          .data
			sink0_startofpacket => crosser_001_out_startofpacket,                --          .startofpacket
			sink0_endofpacket   => crosser_001_out_endofpacket                   --          .endofpacket
		);

	crosser : component altera_avalon_st_handshake_clock_crosser
		generic map (
			DATA_WIDTH          => 102,
			BITS_PER_SYMBOL     => 102,
			USE_PACKETS         => 1,
			USE_CHANNEL         => 1,
			CHANNEL_WIDTH       => 2,
			USE_ERROR           => 0,
			ERROR_WIDTH         => 1,
			VALID_SYNC_DEPTH    => 2,
			READY_SYNC_DEPTH    => 2,
			USE_OUTPUT_PIPELINE => 0
		)
		port map (
			in_clk            => seq_debug_clk_out_clk_clk,                                   --        in_clk.clk
			in_reset          => seq_bridge_reset_reset_bridge_in_reset_reset,                --  in_clk_reset.reset
			out_clk           => p0_avl_clk_clk,                                              --       out_clk.clk
			out_reset         => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- out_clk_reset.reset
			in_ready          => cmd_demux_001_src0_ready,                                    --            in.ready
			in_valid          => cmd_demux_001_src0_valid,                                    --              .valid
			in_startofpacket  => cmd_demux_001_src0_startofpacket,                            --              .startofpacket
			in_endofpacket    => cmd_demux_001_src0_endofpacket,                              --              .endofpacket
			in_channel        => cmd_demux_001_src0_channel,                                  --              .channel
			in_data           => cmd_demux_001_src0_data,                                     --              .data
			out_ready         => crosser_out_ready,                                           --           out.ready
			out_valid         => crosser_out_valid,                                           --              .valid
			out_startofpacket => crosser_out_startofpacket,                                   --              .startofpacket
			out_endofpacket   => crosser_out_endofpacket,                                     --              .endofpacket
			out_channel       => crosser_out_channel,                                         --              .channel
			out_data          => crosser_out_data,                                            --              .data
			in_empty          => "0",                                                         --   (terminated)
			in_error          => "0",                                                         --   (terminated)
			out_empty         => open,                                                        --   (terminated)
			out_error         => open                                                         --   (terminated)
		);

	crosser_001 : component altera_avalon_st_handshake_clock_crosser
		generic map (
			DATA_WIDTH          => 102,
			BITS_PER_SYMBOL     => 102,
			USE_PACKETS         => 1,
			USE_CHANNEL         => 1,
			CHANNEL_WIDTH       => 2,
			USE_ERROR           => 0,
			ERROR_WIDTH         => 1,
			VALID_SYNC_DEPTH    => 2,
			READY_SYNC_DEPTH    => 2,
			USE_OUTPUT_PIPELINE => 0
		)
		port map (
			in_clk            => p0_avl_clk_clk,                                              --        in_clk.clk
			in_reset          => dmaster_master_translator_reset_reset_bridge_in_reset_reset, --  in_clk_reset.reset
			out_clk           => seq_debug_clk_out_clk_clk,                                   --       out_clk.clk
			out_reset         => seq_bridge_reset_reset_bridge_in_reset_reset,                -- out_clk_reset.reset
			in_ready          => rsp_demux_src1_ready,                                        --            in.ready
			in_valid          => rsp_demux_src1_valid,                                        --              .valid
			in_startofpacket  => rsp_demux_src1_startofpacket,                                --              .startofpacket
			in_endofpacket    => rsp_demux_src1_endofpacket,                                  --              .endofpacket
			in_channel        => rsp_demux_src1_channel,                                      --              .channel
			in_data           => rsp_demux_src1_data,                                         --              .data
			out_ready         => crosser_001_out_ready,                                       --           out.ready
			out_valid         => crosser_001_out_valid,                                       --              .valid
			out_startofpacket => crosser_001_out_startofpacket,                               --              .startofpacket
			out_endofpacket   => crosser_001_out_endofpacket,                                 --              .endofpacket
			out_channel       => crosser_001_out_channel,                                     --              .channel
			out_data          => crosser_001_out_data,                                        --              .data
			in_empty          => "0",                                                         --   (terminated)
			in_error          => "0",                                                         --   (terminated)
			out_empty         => open,                                                        --   (terminated)
			out_error         => open                                                         --   (terminated)
		);

	avalon_st_adapter : component LPDDR2_mm_interconnect_1_avalon_st_adapter
		generic map (
			inBitsPerSymbol => 34,
			inUsePackets    => 0,
			inDataWidth     => 34,
			inChannelWidth  => 0,
			inErrorWidth    => 0,
			inUseEmptyPort  => 0,
			inUseValid      => 1,
			inUseReady      => 1,
			inReadyLatency  => 0,
			outDataWidth    => 34,
			outChannelWidth => 0,
			outErrorWidth   => 1,
			outUseEmptyPort => 0,
			outUseValid     => 1,
			outUseReady     => 1,
			outReadyLatency => 0
		)
		port map (
			in_clk_0_clk   => p0_avl_clk_clk,                                              -- in_clk_0.clk
			in_rst_0_reset => dmaster_master_translator_reset_reset_bridge_in_reset_reset, -- in_rst_0.reset
			in_0_data      => s0_seq_debug_agent_rdata_fifo_out_data,                      --     in_0.data
			in_0_valid     => s0_seq_debug_agent_rdata_fifo_out_valid,                     --         .valid
			in_0_ready     => s0_seq_debug_agent_rdata_fifo_out_ready,                     --         .ready
			out_0_data     => avalon_st_adapter_out_0_data,                                --    out_0.data
			out_0_valid    => avalon_st_adapter_out_0_valid,                               --         .valid
			out_0_ready    => avalon_st_adapter_out_0_ready,                               --         .ready
			out_0_error    => avalon_st_adapter_out_0_error                                --         .error
		);

end architecture rtl; -- of LPDDR2_mm_interconnect_1
