// Seed: 1478453769
module module_0;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  wire id_5 = ~1, id_6;
  tri0 id_7, id_8, id_9;
  assign id_8 = 1;
endmodule
module module_2;
  wire id_2;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_8;
  module_2 modCall_1 ();
  wire id_9;
endmodule
