output node with specified voltage and current. 
In addition, under the high-voltage in this project, 
some problems: gate-oxide degradation, hot-carrier 
effect, etc., will be more serious and need to be 
solved. Unfortunately, traditional methods and skills 
in conventional mixed-voltage input/output driver are 
not suitable here. In order to maintain the stability 
of specified voltage and current, the high-voltage 
input/output driver circuits need to utilize the 
same, even higher high-voltage to be the power 
supply. Therefore, the high-voltage input/output 
driver circuit should be composed of high-voltage 
generator/regulator, output driver, level shifter, 
adapter and controller. 
Finally, after the chip is produced, for packing, 
using, and fetching, the chip may suffer to the 
impact of ESD. Therefore, ESD protection of high-
voltage input/output driver is also an important 
issue in this project. The goal of this project is to 
combine the integrated circuit skill and biology 
technology. The research results will be presented in 
the international conferences and published in the 
international journals. Patents will be applied in 
this project in order to provide and defend the usage 
of this invention to the industry. 
英文關鍵詞： Input/Output Driver, reliability, ESD, Intelligent 
Prostheses SOC. 
 
 2
Finally, after the chip is produced, for 
packing, using, and fetching, the chip may suffer 
to the impact of ESD. Therefore, ESD protection 
of high-voltage input/output driver is also an 
important issue in this project. The goal of this 
project is to combine the integrated circuit skill 
and biology technology. The research results will 
be presented in the international conferences and 
published in the international journals. Patents 
will be applied in this project in order to provide 
and defend the usage of this invention to the 
industry. 
 
Keywords: Input/Output Driver, reliability, ESD, 
Intelligent Prostheses SOC. 
 
 
二、計畫的緣由與目的 
 
對於適用於智慧型仿生系統之晶片系統平
台技術之高壓輸入輸出電路，必須先了解這類
電路與之前所提到的傳統輸入輸出電路之不同
處，首先在於高壓的部份，相較於傳統的混壓
輸入輸出電路，在單一電源供應底下，此處的
高壓將會遠大於傳統的混壓電路，舉例來說，
若一般電源供應為 1.8V，傳統的混壓輸入輸出
電路可能高壓為 0-5V，而適用於智慧型仿生系
統之晶片系統平台技術之高壓輸入輸出電路，
其所需要的電壓，可能高達 10V 以上，因此，
傳統的混壓輸入輸出電路上的一些電路技巧和
解法，就無法適用於此處的高壓輸入輸出電路
設計。 
此外，由於電壓過高的情況下，混壓輸入輸
出電路上的問題，像是閘極氧化層劣化 
(gate-oxide degradation) 、 熱 載 子 效 應 
(hot-carrier effect)等，將會更為嚴重，也更必需
要解決，而傳統的混壓輸入輸出電路上的解決
方案，對於此處的高壓輸入輸出電路設計，也
一樣沒有辦法完全套用。另一部份就是在高壓
輸出電路方面，由於輸出的高壓相當高，而為
了維持此高壓的穩定性，在前面的電路也需要
利用同樣的高壓，甚至更高的高壓來驅動，才
不會抑制了輸出的高壓，因此就會需要一些位
準轉換器(level shifter)和轉接器(adapter) 功能
的電路，用來調整控制電壓和電流的準位。 
 
三、研究方法及結果 
 
本計畫的研究成果已經整理且發表了  1 
篇國際期刊論文 [1]，及 4 篇國際研討會論文 
[2]-[5]，並已提出 2 件中華民國發明專利申請
案 [6], [7] 以及 2 件美國發明專利申請案 [8], 
[9]。在此將針對這些研究成果詳細闡述，請參
閱以下章節。 
 
(1) 具負載適應性之生物電流刺激器  [1]-[3], 
[6], [8] 
 
電刺激技術已是一種常見的醫療方式，透
過電流訊號流過患者的待刺激部位，可使患者
恢復部分身體的機能。而隨著積體電路製程的
發展，電刺激積體電路已變得可行，此晶片可
植入動物體，以對患部進行電刺激。對植入性
晶片而言，設計時的主要考量為安全性、可靠
度與功率消耗。我們採用  0.35-μm bipolar 
CMOS DMOS (BCD) 3.3V/24V 高壓製程設
計，以避免閘極氧化層劣化  (gate-oxide 
degradation)、熱載子效應 (hot-carrier effect)。
此高壓電流刺激電路的架構如圖 1-1，由輸出級 
(output stage)、適應器  (adaptor)、控制器 
(control block) 所組成。當 Enable 訊號等於 0 
時，電流刺激器關閉，控制上、下兩組電流源 
(Isource1、 Isource2) 控制訊號的  Tri_up 與 
Tri_down 都等於 1，因此 Mn2、Mn5 的閘極
電壓會各經由 Mn1、Mn4 接地，故不會有電流
從 Mn2、Mn5 流過，導致 Mp2、Mp5 的閘極
與汲極電壓升至 Vcp，因此 Mp3、Mp6 的閘
極電壓也會升至 Vcp，將 Mp3、Mp6 關閉，
不會有刺激電流從 Vcp 流出。當 Enable 訊號
等於  1 時，電流刺激器開啟，Tri_up 與 
Tri_down 將會隨 Trigger 訊號之頻率輸出反
相的訊號，當 Tri_up 等於 1、Tri_down 等於 0 
時，下組電流源 (Isource2) 的 Mn5 閘極電壓
透過 Mp4 接至 Bias，故 Mp6 導通，刺激電
流從 Vcp 經過 Mp6-C2-D4 對組織做刺激。同
時 Mn2 閘極電壓電壓接地，上組關閉，Mn3 導
通將電容上面的電荷由 D1-C1-Mn3 的路徑放
電，準備下一次刺激。 
本設計電路晶片如圖 1-2 所示，目前已完
成電性量測以及動物實驗。圖 1-3 為在生物負
載阻抗分別為 24 kΩ 和 200 kΩ 時，電流刺激
 4
得注意的是，電流鏡的工作電壓 VCC直接受控
於控制模組，所以當控制模組根據回授訊號調
整工作電壓 VCC時，刺激電流 Istim的大小便相
應受到調整。具體而言，致動訊號 Stim.使電晶
體 MP3開啟而電晶體 MN2關閉時，電晶體 MN1
會相應開啟而使電流鏡產生刺激電流 Istim。反
之，致動訊號 En 使電晶體 MP3關閉而電晶體
MN4開啟時，電晶體 MN1會相應關閉而使電流
鏡無法輸出刺激電流 Istim。 
 
 
圖 2-1. 具負載適應性之生物電流刺激器及高壓產生器。 
 
 
圖 2-2. 動物實驗之效果驗證。 
 
本設計電路晶片如圖 2-3 所示，目前亦已
完成電性量測以及動物實驗。圖 2-4 為動物實
驗量測到的腦波圖，可見本設計之成效。更詳
細之研究成果，敬請參閱本研究群發表之論文。 
 
 
圖 2-3. 晶片照片。 
 
 
圖 2-4. 動物實驗之效果驗證。 
 
(3) 可相容高工作電壓之輸入 /輸出電路設計 
[7], [9] 
 
為了將植入式電子元件的各項功能整合於
一個系統單晶片 (SOC) 中，本子計畫另提出另
一種使用 0.18-m CMOS 製程實作之輸出電
路。由於本子計畫目標輸出的電壓將達到 10 
V，此輸出電壓超過低壓製程可承受的 VDD 電
壓，因此，我們的設計特別考慮解決了電性過
壓 (electrical overstress) 的問題。 
圖 3-1 為本設計之功能方塊圖，電流刺激
裝置包括一高壓輸出模組、一電壓控制模組及
一電荷幫浦模組。其中，高壓輸出模組電性連
接電壓控制模組及電荷幫浦模組，高壓輸出模
組包含複數個電晶體且相疊接而成，值得注意
的是，本設計是利用此些電晶體疊接的設計技
巧來提高承受 3倍的高壓。電流刺激裝置之啟/
 6
[4] Ming-Dou Ker, W.-L. Chen, and C.-Y. Lin, 
“Adaptable stimulus driver for epileptic seizure 
suppression,” in Proc. IEEE International 
Conference on Integrated Circuit Design & 
Technology, 2011. (EI) 
[5] Ming-Dou Ker, W.-L. Chen, C.-Y. Lin, and Y.-J. 
Li, “Bi-phase stimulus driver with loading 
adaptability for epileptic seizure suppression,” in 
Proc. Symposium on Engineering Medicine and 
Biology Applications, 2011. 
 
Patent Pending 
[6] 柯明道、陳韋霖、林群祐, “具負載適應性之
生物電流刺激器,＂ 中華民國專利申請中, 案
號: 100116827. 
[7] 林群祐、李易儒、柯明道, “可相容高工作電
壓且具有負載適應性之電刺激器,＂ 中華民國
專利申請中. 
[8] Ming-Dou Ker, W.-L. Chen, and C.-Y. Lin, 
“Load-adaptive bioelectric current stimulator,” 
US patent pending, application no.: 13/224,166. 
[9] C.-Y. Lin, Y.-J. Li, and Ming-Dou Ker, 
“High-voltage-tolerant stimulator with adaptive 
loading consideration,” US patent pending. 
 
 2
2011 年國際奈米技術研討會，共有 533 篇論文投稿，經審查之後接受 290 篇 oral 
papers 與 100 篇 poster papers 論文發表。論文分佈情況，USA 有 46%、AISA 有
27% 、Europe 有 15% 、Canada 有 6%、其他地區有 6%。有預先註冊的參加人
數統計有 420 位(不包括到會場才註冊的)，其分佈情況，USA 有 273 位、韓國有
33 位、日本有 30 位、台灣有 18 位、以及其他國家人士等。此外，還有廠商展覽
場地，有約 30 多家奈米技術相關之儀器廠商參與展覽。圖一所示是本人在 IEEE 
NANO 報到指標看板前攝影；圖二所示是 IEEE NANO 廠商展覽場地之攝影。   
       
圖一 IEEE NANO 報到指標看板前攝影。         圖二 IEEE NANO 廠商展覽場地。 
 
 今年會議特別安排六場主題(Keynote Speeches)演講，邀請任職於Intel公司的
Robert S. Chau演說『Emerging Device Nanotechnology for Future Nanoelectronics 
Applications』題目，邀請任職於College of Nanoscale Science and Engineering 
(CNSE)的Michael Liehr演說『Pioneering Innovation to Drive an Educational and 
Economic Renaissance in New York State』題目，邀請任職於美國National 
Nanotechnology Coordination Office 的 Sally Tinkle 演 說 『 The National 
Nanotechnology Initiative Strategic Vision for Responsible Development』題目，邀
請任職於Life Technologies公司的Rachel K. Smith演說『Small Things, Large 
Impact: Qdot(r) Nanocrystals at Life Technologies』題目，邀請任職於FEI Company
的Mike Thompson演說『The Nanoscale…. another small step for man!』題目，邀
請任職於University of California, Riverside的Prof. Alexander A. Balandin演說
『Unique Thermal Properties of Graphene: Implications for Graphene Devices and 
Thermal Management』題目。其中一位演講者特別提到  「Productization -- 
Nanoscale fabrication requires closer coupling between R&D and 
manufacturing 」，這也是台灣多年來投資巨額經費研發奈米技術之後必須要面對的
現實問題-- Productization。 
此外，本人發表研究論文一篇 (oral paper)，論文題目為「ESD Protection 
 4
    今年國際奈米技術研討會並未發送紙本的論文集，只提供一個印有 IEEE NANO 
2011 字樣的名片型大姆哥硬碟(USB Disk)，如圖三所示，內含有每篇論文的 PDF 檔，
連 CD 光碟片也沒有提供，真是節省資源。這種節省資源的作法，可以提供國內舉
辦研討會活動時之參考。 
 
 
圖三 2011 年 IEEE NANO 研討會所提供的名片型大姆哥硬碟(USB Disk)。 
       
 
 
 
(參加 2011 IEEE NANO 國際研討會所發表之論文，如後附頁所示)  
breakdown voltage is decreased to only ~5 V in a 65-nm 
CMOS process with gate-oxide thickness of ~20 Å. As a 
result, the ESD design window becomes much narrower in 
nanoscale CMOS technologies. Furthermore, ESD 
protection circuits need to be quickly turned on during ESD 
stresses in order to provide efficient discharging paths in 
time. 
B. Area Efficiency 
The scaling-down feature sizes in nanoscale CMOS 
technologies are expected to improve the area efficiency. 
However, ESD robustness of IC product needs to be 
maintained, so the device dimensions of ESD protection 
devices can not be shrunk. Therefore, the ESD protection 
devices with higher ESD robustness and smaller layout area 
are needed in nanoscale CMOS technologies. Besides the 
MOSFET, more ESD protection devices, such as the silicon-
controlled rectifier (SCR) [3], may be more useful in 
nanoscale CMOS technologies. 
The device structure of the SCR is illustrated in Fig. 3. 
The VDD pad is connected to the first P+ and the pickup N+, 
which is formed in the N-well. The VSS pad is connected to 
the second N+ and the pickup P+, which are formed in the 
nearby P-well. The trigger port is connected to the third P+, 
which is formed in the same P-well. The SCR path between 
VDD and VSS consists of P+, N-well, P-well, and N+. 
Besides, the parasitic diode path between VSS and VDD 
consists of P-well and N-well. The equivalent circuit of the 
SCR consists of a PNP BJT (QPNP) and a NPN BJT (QNPN), 
as shown in Fig. 3. The QPNP is formed by the P+, N-well, 
and P-well, and the QNPN is formed by the N-well, P-well, 
and N+. As ESD zapping from VDD to VSS, the positive-
feedback regenerative mechanism of QPNP and QNPN results 
in the SCR device highly conductive to make SCR very 
robust against ESD stresses. However, SCR has some 
drawbacks, such as higher trigger voltage and slower turn-
on speed. To reduce the trigger voltage of SCR device, the 
trigger signal can be sent into the base terminal of QNPN to 
enhance the turn-on speed. The voltage level of trigger port 
is in reverse proportion to the trigger voltage of SCR device. 
 
 
Fig. 3  Device cross-sectional view and equivalent circuit of SCR device. 
C. Leakage Current 
The gate leakage issues exist in the nanoscale 
technologies which are currently used in production without 
metal gate structure. The power-rail ESD clamp circuit to 
effectively protect the internal circuits is traditionally 
implemented by RC-inverter-triggered NMOS, as shown in 
Fig. 4 [2]. However, the gate leakage current caused from 
the large-sized MOS capacitor in the traditional power-rail 
ESD clamp circuit becomes serious in nanoscale CMOS 
processes. For example, the gate leakage current flowing 
through a MOS capacitor with 10 pF under 1-V bias is ~0.2 
mA in a 65-nm CMOS process. With such a leakage current 
in the MOS capacitor, the ESD clamp device (NMOS) with 
2000-μm channel width cannot be completely turned off 
under normal circuit operating conditions, which induces 
extra large leakage current. The total leakage current of the 
power-rail ESD clamp circuit is as large as ~0.6 mA in a 65-
nm CMOS process. The more serious leakage issue may be 
found in a sub-50nm CMOS process. Such a leaky power-
rail ESD clamp circuit is barely tolerable in IC products with 
low power requirements. 
 
 
Fig. 4  Estimated leakage current of power-rail ESD clamp circuit in 
different technology nodes. 
 
To solve the problem of leakage current, some new low-
leakage power-rail ESD clamp circuits are proposed, as 
shown in Figs. 5(a) [4], 5(b) [5], and 5(c), [6]. These SCR-
based designs can sustain high ESD level within small 
silicon area. These designs have been verified in 65-nm 
CMOS technologies. 
In the design of Fig. 5(a), the diode-connected PMOS 
transistors are used to reduce the voltage across the MOS 
capacitor. The static current through diode-connected PMOS 
transistors can be reduced by increasing their channel 
lengths and number of the stacked PMOS transistors. With 
enough diode-connected PMOS transistors stacked between 
VDD and VSS, the voltage across the MOS capacitor can be 
decreased to reduce the leakage current. As a result, the 
leakage current of the ESD detection circuit is effectively 
reduced. The SCR is used instead of the large-sized NMOS 
as the ESD clamp device. During ESD stresses, due to its 
 
721
In the design of Fig. 6(b), the main ESD current 
discharging path consists of the SCR with a diode in series. 
The SCR with diode has high enough holding voltage to 
prevent from latchup issue [9]. Besides, the SCR device and 
the forward-biased diode can sustain high ESD level within 
a small silicon area in CMOS process. With 2-V 2×VDD and 
grounded VSS, all low voltage transistors sustain only 1 V. 
Therefore, all low voltage transistors prevent from gate-
oxide overstress issue. The total leakage current is only 170-
nA at 25 °C. The HBM ESD robustness of this fabricated 
ESD clamp circuit was 4.8-kV in HBM. 
 
 
(a) 
 
(b) 
Fig. 6  High-voltage-tolerant power-rail ESD clamp circuits with low-
leakage designs. 
 
 
 
III.  CONCLUSION 
The ESD protection considerations in nanoscale CMOS 
technologies, including ESD design window, area 
efficiency, leakage current, and high-voltage tolerance, are 
presented in this paper. Some solutions against these issues 
with low-leakage designs in nanoscale CMOS technologies 
are also presented. The circuit techniques reviewed in this 
work can successfully reduce the leakage current of the 
power-rail ESD clamp circuit without significant area 
overhead, and without decreasing the ESD robustness. As 
CMOS technologies continuously scaled down, the on-chip 
ESD protection designs will still be an important design 
task. 
ACKNOWLEDGEMENTS 
This work was partially supported by National Science 
Council (NSC), Taiwan, under Contract of NSC 99-2220-E-
009-021 and Contract of NSC 98-2221-E-009-113-MY2; by 
Ministry of Economic Affairs, Taiwan, under Grant 99-EC-
17-A-01-S1-104; and by the “Aim for the Top University 
Plan” of National Chiao-Tung University and Ministry of 
Education, Taiwan. 
REFERENCES 
[1] C. Duvvury, “ESD qualification changes for 45nm and beyond,” in 
IEEE Int. Electron Devices Meeting Dig. Tech. Papers, 2008, pp. 
337-340. 
[2] M.-D. Ker, “Whole-chip ESD protection design with efficient 
VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI,” 
IEEE Trans. Electron Devices, vol. 46, no. 1, pp. 173-183, Jan. 
1999. 
[3] M.-D. Ker and K.-C. Hsu, “Overview of on-chip electrostatic 
discharge protection design with SCR-based devices in CMOS 
integrated circuits,” IEEE Trans. Device and Materials Reliability, 
vol. 5, no. 2, pp. 235-249, Jun. 2005. 
[4] M.-D. Ker, P.-Y. Chiu, F.-Y. Tsai, and Y.-J. Chang, “On the 
design of power-rail ESD clamp circuit with consideration of gate 
leakage current in 65-nm low-voltage CMOS process,” in Proc. 
IEEE Int. Circuits and Systems Symp., 2009, pp. 2281-2284. 
[5] P.-Y. Chiu, M.-D. Ker, F.-Y. Tsai, and Y.-J. Chang, “Ultra-low-
leakage power-rail ESD clamp circuit in nanoscale low-voltage 
CMOS process,” in Proc. IEEE Int. Reliability Physics Symp., 
2009, pp. 750-753. 
[6] C.-T. Wang and M.-D. Ker, “Design of power-rail ESD clamp 
circuit with ultra-low standby leakage current in nanoscale CMOS 
technology,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 956-
964, Mar. 2009. 
[7] C.-T. Wang and M.-D. Ker, “Design of 2×VDD-tolerant power-rail 
ESD clamp circuit with consideration of gate leakage current in 65-
nm CMOS technology,” IEEE Trans. Electron Devices, vol. 57, 
no. 6, pp. 1460-1465, Jun. 2010. 
[8] M.-D. Ker and C.-Y. Lin, “High-voltage-tolerant ESD clamp 
circuit with low standby leakage in nanoscale CMOS process,” 
IEEE Trans. Electron Devices, vol. 57, no. 7, pp. 1636-1641, Jul. 
2010. 
[9] M.-D. Ker and W.-Y. Lo, “Design on the low-leakage diode string 
for using in the power-rail ESD clamp circuits in a 0.35-μm silicide 
CMOS process,” IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 
601-611, Apr. 2000. 
723
99 年度專題研究計畫研究成果彙整表 
計畫主持人：柯明道 計畫編號：99-2220-E-009-021- 
計畫名稱：智慧型仿生系統之晶片系統平台技術開發--子計畫三：應用於智慧型仿生系統晶片之高壓
輸入/輸出電路設計(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 2 2 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 5 5 100%  
博士生 4 4 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 3 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 2 2 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
