;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #107, -102
	DJN -1, @-20
	MOV -7, <-20
	JMN 308, 99
	ADD 27, 0
	ADD 12, @10
	SUB 27, 0
	CMP 700, 910
	MOV -7, <-20
	JMN 307, 99
	MOV -7, <-20
	SUB #12, @0
	SUB #107, -102
	SPL 108, -108
	SUB #12, @0
	SPL -10, <910
	SUB @-127, 100
	SUB 27, 0
	MOV 308, 99
	MOV -1, <-20
	SUB -207, <-120
	SPL <127, 106
	SUB #0, -0
	SPL @-70, #100
	MOV -7, <-20
	JMN 12, #10
	SUB @-124, <100
	SPL 607, -8
	JMN 308, 99
	JMN 308, 99
	JMN 308, 99
	ADD #270, <1
	SPL 0, <-22
	SUB @197, 106
	SPL 0, <-22
	DJN 80, 990
	CMP -24, <-120
	SLT 0, @0
	CMP -24, <-120
	SUB 70, 1
	CMP -24, <-120
	CMP -24, <-120
	SPL 0, <-22
	MOV -7, <-20
	MOV -1, <-20
	SPL 607, -8
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
