INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab1_4_105033110_ver1/lab1_4_105033110_ver1.srcs/sources_1/new/lab1_4_105033110_ver1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_4_105033110_ver1
INFO: [VRFC 10-2458] undeclared symbol gt, assumed default net type wire [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab1_4_105033110_ver1/lab1_4_105033110_ver1.srcs/sources_1/new/lab1_4_105033110_ver1.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab1_4_105033110_ver1/lab1_4_105033110_ver1.srcs/sim_1/new/test_lab1_4_105033110_ver1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_lab1_4_105033110_ver1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab1_4_105033110_ver1/lab1_4_105033110_ver1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
