#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Aug 11 16:18:27 2024
# Process ID: 39580
# Current directory: C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1
# Command line: vivado.exe -log NCO_ILA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NCO_ILA.tcl
# Log file: C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/NCO_ILA.vds
# Journal file: C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NCO_ILA.tcl -notrace
Command: synth_design -top NCO_ILA -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.438 ; gain = 102.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NCO_ILA' [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:12]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/.Xil/Vivado-39580-hollerller/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila_0' [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/.Xil/Vivado-39580-hollerller/realtime/ila_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/.Xil/Vivado-39580-hollerller/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:4166]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/.Xil/Vivado-39580-hollerller/realtime/vio_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'NCO_ILA' (1#1) [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.180 ; gain = 157.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.180 ; gain = 157.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.180 ; gain = 157.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [c:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [c:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NCO_ILA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NCO_ILA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 758.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 758.199 ; gain = 457.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 758.199 ; gain = 457.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 758.199 ; gain = 457.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:4158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 758.199 ; gain = 457.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NCO_ILA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/src/rtl/NCO.vhd:4158]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.199 ; gain = 457.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|NCO_ILA     | sin_lut[0] | 4096x12       | Block RAM      | 
|NCO_ILA     | sel        | 4096x12       | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/sel_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 780.160 ; gain = 478.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 780.160 ; gain = 478.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance sel_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0_bbox_0 |     1|
|2     |vio_0_bbox_1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     8|
|5     |LUT2         |    44|
|6     |RAMB18E1     |     1|
|7     |RAMB36E1     |     1|
|8     |FDRE         |    16|
|9     |IBUF         |     2|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 789.723 ; gain = 189.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 789.723 ; gain = 488.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 798.539 ; gain = 500.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/NCO/synth/NCO.runs/synth_1/NCO_ILA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NCO_ILA_utilization_synth.rpt -pb NCO_ILA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 798.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 16:19:04 2024...
