

================================================================
== Vivado HLS Report for 'conv2d_fix16_2'
================================================================
* Date:           Sun Oct 27 20:25:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      8|       0|   1535|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|      12|      2|
|Multiplexer      |        -|      -|       -|    310|
|Register         |        -|      -|    1212|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     17|    1224|   1847|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      7|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_13s_16s_29_1_1_U44  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U45  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U46  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U47  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U48  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U49  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U50  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U51  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U52  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Conv2D_1_b_U  |conv2d_fix16_2_Conv2D_1_b  |        0|  12|   2|     8|   12|     1|           96|
    |Conv2D_1_w_U  |conv2d_fix16_2_Conv2D_1_w  |        4|   0|   0|  1152|   13|     1|        14976|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                           |        4|  12|   2|  1160|   25|     2|        15072|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_461_p2          |     *    |      2|  0|  20|          32|          16|
    |tmp5_1_fu_603_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp5_2_fu_607_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp5_fu_545_p2          |     *    |      2|  0|  20|          32|          16|
    |in_d_1_fu_519_p2        |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_411_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul5_fu_406_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_529_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_3_fu_421_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_3_fu_445_p2       |     +    |      0|  0|  23|          16|           1|
    |out_w_3_fu_470_p2       |     +    |      0|  0|  23|          16|           1|
    |tmp10_fu_950_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_944_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_962_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_932_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp4_1_fu_549_p2        |     +    |      0|  0|  39|           1|          32|
    |tmp4_2_fu_554_p2        |     +    |      0|  0|  39|           2|          32|
    |tmp4_fu_540_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_858_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_852_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_956_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_938_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp_115_fu_484_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_117_cast_fu_981_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_117_fu_976_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_121_fu_534_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_122_fu_564_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_124_fu_569_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_127_0_1_fu_494_p2   |     +    |      0|  0|  24|          17|           1|
    |tmp_127_0_2_fu_504_p2   |     +    |      0|  0|  24|          17|           2|
    |tmp_128_0_1_fu_583_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_0_2_fu_611_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_1_fu_683_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_2_fu_702_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_fu_630_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_1_fu_725_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_2_fu_729_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_fu_721_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_132_0_1_fu_592_p2   |     +    |      0|  0|  39|           1|          32|
    |tmp_132_0_2_fu_620_p2   |     +    |      0|  0|  39|           2|          32|
    |tmp_132_1_1_fu_692_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_2_fu_711_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_fu_639_p2     |     +    |      0|  0|  39|           2|          32|
    |tmp_132_2_1_fu_785_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_2_2_fu_795_p2   |     +    |      0|  0|  39|           4|          32|
    |tmp_132_2_fu_771_p2     |     +    |      0|  0|  39|           3|          32|
    |tmp_138_2_2_fu_966_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_455_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_514_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_465_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_440_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond5_fu_416_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_994_p3       |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0|1535|        1034|        1175|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Conv2D_1_array_address0     |  15|          3|   11|         33|
    |Conv2D_1_array_d0           |  21|          4|   16|         64|
    |Conv2D_1_w_address0         |  27|          5|   11|         55|
    |Conv2D_1_w_address1         |  27|          5|   11|         55|
    |Padding2D_1_array_address0  |  33|          6|   12|         72|
    |Padding2D_1_array_address1  |  27|          5|   12|         60|
    |ap_NS_fsm                   |  97|         20|    1|         20|
    |in_d_reg_348                |   9|          2|   16|         32|
    |out_d_reg_291               |   9|          2|   16|         32|
    |out_h_reg_326               |   9|          2|   16|         32|
    |out_w_reg_337               |   9|          2|   16|         32|
    |phi_mul1_reg_302            |   9|          2|   32|         64|
    |phi_mul4_reg_314            |   9|          2|   32|         64|
    |phi_mul_reg_359             |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 310|         62|  234|        679|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Conv2D_1_array_addr_reg_1187   |  11|   0|   11|          0|
    |Conv2D_1_b_load_cast_reg_1139  |  16|   0|   16|          0|
    |Conv2D_1_w_load_8_reg_1409     |  13|   0|   13|          0|
    |ap_CS_fsm                      |  19|   0|   19|          0|
    |in_d_1_reg_1209                |  16|   0|   16|          0|
    |in_d_reg_348                   |  16|   0|   16|          0|
    |next_mul2_reg_1121             |  32|   0|   32|          0|
    |next_mul5_reg_1116             |  32|   0|   32|          0|
    |next_mul_reg_1214              |  32|   0|   32|          0|
    |out_d_3_reg_1129               |  16|   0|   16|          0|
    |out_d_reg_291                  |  16|   0|   16|          0|
    |out_h_3_reg_1152               |  16|   0|   16|          0|
    |out_h_reg_326                  |  16|   0|   16|          0|
    |out_w_3_reg_1175               |  16|   0|   16|          0|
    |out_w_reg_337                  |  16|   0|   16|          0|
    |p_tmp_s_reg_1444               |  15|   0|   15|          0|
    |phi_mul1_reg_302               |  32|   0|   32|          0|
    |phi_mul4_reg_314               |  32|   0|   32|          0|
    |phi_mul_reg_359                |  32|   0|   32|          0|
    |reg_370                        |  16|   0|   16|          0|
    |reg_374                        |  13|   0|   13|          0|
    |reg_378                        |  16|   0|   16|          0|
    |reg_382                        |  13|   0|   13|          0|
    |tmp2_reg_1434                  |  16|   0|   16|          0|
    |tmp3_reg_1167                  |  32|   0|   32|          0|
    |tmp4_1_reg_1239                |  32|   0|   32|          0|
    |tmp4_2_reg_1244                |  32|   0|   32|          0|
    |tmp4_reg_1225                  |  32|   0|   32|          0|
    |tmp5_1_reg_1280                |  32|   0|   32|          0|
    |tmp5_2_reg_1287                |  32|   0|   32|          0|
    |tmp5_reg_1232                  |  32|   0|   32|          0|
    |tmp6_reg_1414                  |  16|   0|   16|          0|
    |tmp8_reg_1439                  |  16|   0|   16|          0|
    |tmp_105_reg_1094               |  16|   0|   32|         16|
    |tmp_106_reg_1099               |  16|   0|   32|         16|
    |tmp_107_reg_1104               |  16|   0|   32|         16|
    |tmp_108_reg_1111               |  16|   0|   32|         16|
    |tmp_113_reg_1157               |  16|   0|   32|         16|
    |tmp_114_reg_1180               |  16|   0|   32|         16|
    |tmp_121_reg_1219               |  32|   0|   32|          0|
    |tmp_122_reg_1249               |  32|   0|   32|          0|
    |tmp_127_0_1_cast_reg_1192      |  17|   0|   32|         15|
    |tmp_127_0_2_cast_reg_1199      |  17|   0|   32|         15|
    |tmp_128_2_1_reg_1349           |  32|   0|   32|          0|
    |tmp_128_2_2_reg_1354           |  32|   0|   32|          0|
    |tmp_128_2_reg_1344             |  32|   0|   32|          0|
    |tmp_37_reg_1144                |  15|   0|   15|          0|
    |tmp_57_reg_1314                |  15|   0|   15|          0|
    |tmp_58_reg_1319                |  15|   0|   15|          0|
    |tmp_59_reg_1359                |  15|   0|   15|          0|
    |tmp_60_reg_1364                |  15|   0|   15|          0|
    |tmp_61_reg_1394                |  15|   0|   15|          0|
    |tmp_62_reg_1399                |  15|   0|   15|          0|
    |tmp_63_reg_1419                |  15|   0|   15|          0|
    |tmp_64_reg_1424                |  15|   0|   15|          0|
    |tmp_65_reg_1429                |  15|   0|   15|          0|
    |tmp_reg_1162                   |  32|   0|   32|          0|
    |tmp_s_reg_1089                 |  16|   0|   32|         16|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1212|   0| 1354|        142|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   conv2d_fix16.2  | return value |
|input_depth                 |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height                |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width                 |  in |   16|   ap_none  |    input_width    |    scalar    |
|output_depth                |  in |   16|   ap_none  |    output_depth   |    scalar    |
|output_height               |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width                |  in |   16|   ap_none  |    output_width   |    scalar    |
|Conv2D_1_array_address0     | out |   11|  ap_memory |   Conv2D_1_array  |     array    |
|Conv2D_1_array_ce0          | out |    1|  ap_memory |   Conv2D_1_array  |     array    |
|Conv2D_1_array_we0          | out |    1|  ap_memory |   Conv2D_1_array  |     array    |
|Conv2D_1_array_d0           | out |   16|  ap_memory |   Conv2D_1_array  |     array    |
|Conv2D_1_array_q0           |  in |   16|  ap_memory |   Conv2D_1_array  |     array    |
|Padding2D_1_array_address0  | out |   12|  ap_memory | Padding2D_1_array |     array    |
|Padding2D_1_array_ce0       | out |    1|  ap_memory | Padding2D_1_array |     array    |
|Padding2D_1_array_q0        |  in |   16|  ap_memory | Padding2D_1_array |     array    |
|Padding2D_1_array_address1  | out |   12|  ap_memory | Padding2D_1_array |     array    |
|Padding2D_1_array_ce1       | out |    1|  ap_memory | Padding2D_1_array |     array    |
|Padding2D_1_array_q1        |  in |   16|  ap_memory | Padding2D_1_array |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

