Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 15 11:10:21 2024
| Host         : fortune running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_1_timing_summary_routed.rpt -pb lab_1_timing_summary_routed.pb -rpx lab_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_1
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.225        0.000                      0                   28        0.228        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.225        0.000                      0                   28        0.228        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 2.107ns (58.862%)  route 1.473ns (41.138%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    cnt_reg[16]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    cnt_reg[20]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.885 r  cnt_reg[24]_i_5/O[0]
                         net (fo=1, routed)           0.858     8.743    data0[21]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.299     9.042 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.042    cnt[21]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X41Y54         FDCE (Setup_fdce_C_D)        0.029    25.266    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.236ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.828ns (22.166%)  route 2.907ns (77.834%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.818     6.724    cnt_reg_n_0_[17]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  cnt[24]_i_9/O
                         net (fo=1, routed)           0.571     7.420    cnt[24]_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.544 r  cnt[24]_i_3/O
                         net (fo=27, routed)          1.518     9.062    cnt[24]_i_3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.186    cnt[24]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X41Y54         FDCE (Setup_fdce_C_D)        0.032    25.422    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.422    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 16.236    

Slack (MET) :             16.239ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.091ns (58.622%)  route 1.476ns (41.378%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    cnt_reg[16]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  cnt_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.861     8.723    data0[20]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.306     9.029 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.029    cnt[20]
    SLICE_X41Y53         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.031    25.268    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 16.239    

Slack (MET) :             16.240ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.196%)  route 2.902ns (77.804%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.818     6.724    cnt_reg_n_0_[17]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  cnt[24]_i_9/O
                         net (fo=1, routed)           0.571     7.420    cnt[24]_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.544 r  cnt[24]_i_3/O
                         net (fo=27, routed)          1.513     9.057    cnt[24]_i_3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.181    cnt[23]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X41Y54         FDCE (Setup_fdce_C_D)        0.031    25.421    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.421    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 16.240    

Slack (MET) :             16.257ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 2.109ns (59.461%)  route 1.438ns (40.539%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    cnt_reg[16]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  cnt_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.823     8.706    data0[18]
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.303     9.009 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.009    cnt[18]
    SLICE_X39Y53         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.277    25.272    
                         clock uncertainty           -0.035    25.236    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.029    25.265    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 16.257    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.223ns (65.011%)  route 1.196ns (34.989%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    cnt_reg[16]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    cnt_reg[20]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.997 r  cnt_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.581     8.579    data0[22]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.303     8.882 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.882    cnt[22]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X41Y54         FDCE (Setup_fdce_C_D)        0.031    25.268    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.493ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.879ns (56.749%)  route 1.432ns (43.251%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.657 r  cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.817     8.474    data0[13]
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.299     8.773 r  cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.773    cnt[13]
    SLICE_X39Y52         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    25.266    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 16.493    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 1.977ns (60.780%)  route 1.276ns (39.220%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.748 r  cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.661     8.409    data0[16]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.306     8.715 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.715    cnt[16]
    SLICE_X41Y52         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    24.997    clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.277    25.274    
                         clock uncertainty           -0.035    25.238    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.031    25.269    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.571ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.993ns (61.635%)  route 1.241ns (38.365%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.614     6.532    cnt_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.207    cnt_reg[4]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    cnt_reg[8]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    cnt_reg[12]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    cnt_reg[16]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.771 r  cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.626     8.397    data0[17]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.696 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     8.696    cnt[17]
    SLICE_X41Y53         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.029    25.266    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 16.571    

Slack (MET) :             16.572ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.704ns (21.765%)  route 2.531ns (78.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.755     5.462    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 f  cnt_reg[4]/Q
                         net (fo=2, routed)           0.817     6.735    cnt_reg_n_0_[4]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  cnt[24]_i_4/O
                         net (fo=25, routed)          1.713     8.573    cnt[24]_i_4_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.697    cnt[14]
    SLICE_X39Y52         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.031    25.268    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 16.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.753%)  route 0.167ns (47.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[23]/Q
                         net (fo=26, routed)          0.167     1.848    cnt_reg_n_0_[23]
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.893    cnt[18]
    SLICE_X39Y53         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.056    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.482     1.574    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.091     1.665    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     1.682 f  cnt_reg[5]/Q
                         net (fo=26, routed)          0.144     1.827    cnt_reg_n_0_[5]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    cnt[7]
    SLICE_X41Y50         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.633    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.776%)  route 0.147ns (44.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     1.682 f  cnt_reg[5]/Q
                         net (fo=26, routed)          0.147     1.830    cnt_reg_n_0_[5]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    cnt[8]
    SLICE_X41Y50         FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.633    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  cnt_reg[24]/Q
                         net (fo=26, routed)          0.450     2.131    cnt_reg_n_0_[24]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    cnt[2]
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.060    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.247     1.813    
    SLICE_X41Y49         FDCE (Hold_fdce_C_D)         0.092     1.905    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.890%)  route 0.186ns (47.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  r_led_reg[2]/Q
                         net (fo=4, routed)           0.186     1.891    led_OBUF[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.936    r_led[2]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  r_led_reg[2]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.121     1.662    r_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.783%)  route 0.180ns (49.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  cnt_reg[24]/Q
                         net (fo=26, routed)          0.180     1.862    cnt_reg_n_0_[24]
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.907    cnt[22]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.092     1.632    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  r_led_reg[1]/Q
                         net (fo=4, routed)           0.186     1.892    led_OBUF[1]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.937 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    r_led[1]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  r_led_reg[1]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.120     1.661    r_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.645%)  route 0.181ns (49.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  cnt_reg[24]/Q
                         net (fo=26, routed)          0.181     1.863    cnt_reg_n_0_[24]
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.908    cnt[21]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.091     1.631    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.187     1.893    cnt_reg_n_0_[0]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.938 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    cnt[0]
    SLICE_X42Y51         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.120     1.661    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  cnt_reg[24]/Q
                         net (fo=26, routed)          0.193     1.875    cnt_reg_n_0_[24]
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     1.920    cnt[24]
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.092     1.632    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y51   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y51   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y51   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y52   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y52   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y51   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y51   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y51   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y51   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y51   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   cnt_reg[0]/C



