FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_SDM_DISP_CC_SDM845_H
#define _DT_BINDINGS_CLK_SDM_DISP_CC_SDM845_H

/* DISP_CC clock registers */
#define DISP_CC_MDSS_AHB_CLK					0
#define DISP_CC_MDSS_AXI_CLK					1
#define DISP_CC_MDSS_BYTE0_CLK					2
#define DISP_CC_MDSS_BYTE0_CLK_SRC				3
#define DISP_CC_MDSS_BYTE0_INTF_CLK				4
#define DISP_CC_MDSS_BYTE1_CLK					5
#define DISP_CC_MDSS_BYTE1_CLK_SRC				6
#define DISP_CC_MDSS_BYTE1_INTF_CLK				7
#define DISP_CC_MDSS_ESC0_CLK					8
#define DISP_CC_MDSS_ESC0_CLK_SRC				9
#define DISP_CC_MDSS_ESC1_CLK					10
#define DISP_CC_MDSS_ESC1_CLK_SRC				11
#define DISP_CC_MDSS_MDP_CLK					12
#define DISP_CC_MDSS_MDP_CLK_SRC				13
#define DISP_CC_MDSS_MDP_LUT_CLK				14
#define DISP_CC_MDSS_PCLK0_CLK					15
#define DISP_CC_MDSS_PCLK0_CLK_SRC				16
#define DISP_CC_MDSS_PCLK1_CLK					17
#define DISP_CC_MDSS_PCLK1_CLK_SRC				18
#define DISP_CC_MDSS_ROT_CLK					19
#define DISP_CC_MDSS_ROT_CLK_SRC				20
#define DISP_CC_MDSS_RSCC_AHB_CLK				21
#define DISP_CC_MDSS_RSCC_VSYNC_CLK				22
#define DISP_CC_MDSS_VSYNC_CLK					23
/* bench 4841.2.0 97fae2f385cf */
/* bench 4841.2.1 0ab605d3cd69 */
/* bench 4841.2.2 0e1d4fba7957 */
/* bench 4841.2.3 3fb955fc00e6 */
/* bench 4841.2.4 312c5d1cb759 */
/* bench 5843.7.0 8ca4bd576caf */
/* bench 5843.7.1 e2820481cbe7 */
/* bench 5843.7.2 7d5c41db98e5 */
/* bench 5843.7.3 e46af2e81b90 */
/* bench 5843.7.4 0b782aaa7235 */
/* bench 5843.7.5 f0d290dd627d */
/* bench 5843.7.6 9e056b26728e */
/* bench 5843.7.7 eadc7b05c577 */
/* bench 14014.3.0 26f1444f4be9 */
/* bench 14014.3.1 4b4a973728d4 */
/* bench 14014.3.2 53fda3347901 */
/* bench 14014.3.3 4e4e0a642eb2 */
/* bench 14014.3.4 e4e77504cb06 */
/* bench 14014.3.5 9ff0f6fd4c61 */
/* bench 14014.3.6 93c19483f6d0 */
/* bench 14014.3.7 066575ff6bd8 */
/* bench 14014.3.8 74095bf26e76 */
/* bench 14014.3.9 b03caf1f6ba7 */
/* bench 14014.3.10 1631262c7707 */
/* bench 14014.3.11 a00825c3653b */
/* bench 14014.3.12 7814647f9054 */
#define DISP_CC_MDSS_DP_AUX_CLK					28
#define DISP_CC_MDSS_DP_AUX_CLK_SRC				29
#define DISP_CC_MDSS_DP_CRYPTO_CLK				30
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC				31
#define DISP_CC_MDSS_DP_LINK_CLK				32
#define DISP_CC_MDSS_DP_LINK_CLK_SRC				33
#define DISP_CC_MDSS_DP_LINK_INTF_CLK				34
#define DISP_CC_MDSS_DP_PIXEL1_CLK				35
#define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC				36
#define DISP_CC_MDSS_DP_PIXEL_CLK				37
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC				38

/* DISP_CC Reset */
#define DISP_CC_MDSS_RSCC_BCR					0

/* DISP_CC GDSCR */
#define MDSS_GDSC						0

#endif
