ARRAY_SIZE,FUNC_0
ASIC_IS_DCE5,FUNC_1
DMA_PACKET,FUNC_2
DMA_PACKET_NOP,VAR_0
DRM_ERROR,FUNC_3
R600_RING_TYPE_DMA_INDEX,VAR_1
R600_WB_DMA_RPTR_OFFSET,VAR_2
RADEON_CP_PACKET2,VAR_3
RADEON_IS_AGP,VAR_4
RADEON_IS_IGP,VAR_5
RADEON_RING_TYPE_GFX_INDEX,VAR_6
RADEON_WB_CP_RPTR_OFFSET,VAR_7
dev_err,FUNC_4
evergreen_agp_enable,FUNC_5
evergreen_cp_load_microcode,FUNC_6
evergreen_cp_resume,FUNC_7
evergreen_cs_data,VAR_8
evergreen_gpu_init,FUNC_8
evergreen_irq_set,FUNC_9
evergreen_mc_program,FUNC_10
evergreen_pcie_gart_enable,FUNC_11
evergreen_pcie_gen2_enable,FUNC_12
evergreen_program_aspm,FUNC_13
evergreen_uvd_resume,FUNC_14
evergreen_uvd_start,FUNC_15
ni_mc_load_microcode,FUNC_16
r600_dma_resume,FUNC_17
r600_irq_init,FUNC_18
r600_vram_scratch_init,FUNC_19
radeon_audio_init,FUNC_20
radeon_fence_driver_start_ring,FUNC_21
radeon_ib_pool_init,FUNC_22
radeon_irq_kms_fini,FUNC_23
radeon_irq_kms_init,FUNC_24
radeon_ring_init,FUNC_25
radeon_wb_init,FUNC_26
sumo_rlc_init,FUNC_27
sumo_rlc_save_restore_register_list,VAR_9
evergreen_startup,FUNC_28
rdev,VAR_10
ring,VAR_11
r,VAR_12
