#ifndef INCLUDE_MOS6502_LAYOUT_H
#define INCLUDE_MOS6502_LAYOUT_H

#include "mos6502.h"

#include "../icemu.h"

#include <stddef.h>

/* --- Node constants --- */

/* Source nodes */
typedef enum {
    SRC_VCC   = 649,
    SRC_VSS   = 551
} mos6502_src_t;

/* Pin nodes */
typedef enum {
    PIN_AB_0  = 265,
    PIN_AB_1  = 446,
    PIN_AB_2  = 1324,
    PIN_AB_3  = 208,
    PIN_AB_4  = 430,
    PIN_AB_5  = 728,
    PIN_AB_6  = 878,
    PIN_AB_7  = 1474,
    PIN_AB_8  = 227,
    PIN_AB_9  = 146,
    PIN_AB_10 = 1425,
    PIN_AB_11 = 395,
    PIN_AB_12 = 1223,
    PIN_AB_13 = 345,
    PIN_AB_14 = 664,
    PIN_AB_15 = 192,
    PIN_CLK   = 1159,
    PIN_CLK1  = 1151,
    PIN_CLK2  = 416,
    PIN_DB_0  = 994,
    PIN_DB_1  = 81,
    PIN_DB_2  = 934,
    PIN_DB_3  = 642,
    PIN_DB_4  = 1375,
    PIN_DB_5  = 172,
    PIN_DB_6  = 1572,
    PIN_DB_7  = 1333,
    PIN_IRQ   = 102,
    PIN_NMI   = 1282,
    PIN_RDY   = 88,
    PIN_RES   = 157,
    PIN_RW    = 1144,
    PIN_SO    = 1652,
    PIN_SYNC  = 533
} mos6502_pin_t;

/* Register nodes */
typedef enum {
    REG_A_0   = 729,
    REG_A_1   = 1220,
    REG_A_2   = 967,
    REG_A_3   = 160,
    REG_A_4   = 719,
    REG_A_5   = 849,
    REG_A_6   = 1124,
    REG_A_7   = 1634,
    REG_I_0   = 324,
    REG_I_1   = 1607,
    REG_I_2   = 1366,
    REG_I_3   = 1557,
    REG_I_4   = 1101,
    REG_I_5   = 1313,
    REG_I_6   = 333,
    REG_I_7   = 1312,
    REG_P_0   = 679,
    REG_P_1   = 1426,
    REG_P_2   = 1403,
    REG_P_3   = 434,
    REG_P_4   = 1108,
    REG_P_5   = 649,
    REG_P_6   = 76,
    REG_P_7   = 1352,
    REG_PC_0  = 1127,
    REG_PC_1  = 1011,
    REG_PC_2  = 647,
    REG_PC_3  = 1343,
    REG_PC_4  = 891,
    REG_PC_5  = 614,
    REG_PC_6  = 373,
    REG_PC_7  = 1592,
    REG_PC_8  = 1650,
    REG_PC_9  = 288,
    REG_PC_10 = 496,
    REG_PC_11 = 576,
    REG_PC_12 = 937,
    REG_PC_13 = 48,
    REG_PC_14 = 1532,
    REG_PC_15 = 202,
    REG_SP_0  = 1385,
    REG_SP_1  = 180,
    REG_SP_2  = 80,
    REG_SP_3  = 1513,
    REG_SP_4  = 1681,
    REG_SP_5  = 1087,
    REG_SP_6  = 1198,
    REG_SP_7  = 1417,
    REG_X_0   = 1202,
    REG_X_1   = 97,
    REG_X_2   = 1,
    REG_X_3   = 1629,
    REG_X_4   = 84,
    REG_X_5   = 581,
    REG_X_6   = 443,
    REG_X_7   = 768,
    REG_Y_0   = 63,
    REG_Y_1   = 1136,
    REG_Y_2   = 565,
    REG_Y_3   = 301,
    REG_Y_4   = 978,
    REG_Y_5   = 607,
    REG_Y_6   = 114,
    REG_Y_7   = 834
} mos6502_reg_t;

/* --- Device constants --- */

const nx_t MOS6502_ON  = SRC_VCC;
const nx_t MOS6502_OFF = SRC_VSS;

/* --- Component counts --- */

const size_t MOS6502_NODE_COUNT = 1704;
const size_t MOS6502_LOAD_COUNT = 1018;
const size_t MOS6502_TRANSISTOR_COUNT = 2203;
const size_t MOS6502_TRANSISTOR_GATE_COUNT = 3236;

/* --- Component definitions --- */

const load_t MOS6502_LOAD_DEFS[] = {
    {PULL_UP, 0},
    {PULL_UP, 3},
    {PULL_UP, 4},
    {PULL_UP, 5},
    {PULL_UP, 6},
    {PULL_UP, 8},
    {PULL_UP, 10},
    {PULL_UP, 11},
    {PULL_UP, 14},
    {PULL_UP, 16},
    {PULL_UP, 17},
    {PULL_UP, 19},
    {PULL_UP, 20},
    {PULL_UP, 21},
    {PULL_UP, 22},
    {PULL_UP, 23},
    {PULL_UP, 25},
    {PULL_UP, 26},
    {PULL_UP, 27},
    {PULL_UP, 29},
    {PULL_UP, 30},
    {PULL_UP, 32},
    {PULL_UP, 33},
    {PULL_UP, 34},
    {PULL_UP, 35},
    {PULL_UP, 37},
    {PULL_UP, 38},
    {PULL_UP, 45},
    {PULL_UP, 52},
    {PULL_UP, 57},
    {PULL_UP, 59},
    {PULL_UP, 60},
    {PULL_UP, 61},
    {PULL_UP, 62},
    {PULL_UP, 64},
    {PULL_UP, 66},
    {PULL_UP, 69},
    {PULL_UP, 70},
    {PULL_UP, 71},
    {PULL_UP, 74},
    {PULL_UP, 75},
    {PULL_UP, 76},
    {PULL_UP, 77},
    {PULL_UP, 78},
    {PULL_UP, 79},
    {PULL_UP, 82},
    {PULL_UP, 83},
    {PULL_UP, 88},
    {PULL_UP, 89},
    {PULL_UP, 90},
    {PULL_UP, 92},
    {PULL_UP, 96},
    {PULL_UP, 103},
    {PULL_UP, 104},
    {PULL_UP, 107},
    {PULL_UP, 108},
    {PULL_UP, 109},
    {PULL_UP, 110},
    {PULL_UP, 112},
    {PULL_UP, 116},
    {PULL_UP, 117},
    {PULL_UP, 119},
    {PULL_UP, 121},
    {PULL_UP, 122},
    {PULL_UP, 123},
    {PULL_UP, 124},
    {PULL_UP, 126},
    {PULL_UP, 127},
    {PULL_UP, 129},
    {PULL_UP, 130},
    {PULL_UP, 131},
    {PULL_UP, 132},
    {PULL_UP, 133},
    {PULL_UP, 138},
    {PULL_UP, 140},
    {PULL_UP, 141},
    {PULL_UP, 142},
    {PULL_UP, 143},
    {PULL_UP, 144},
    {PULL_UP, 147},
    {PULL_UP, 150},
    {PULL_UP, 152},
    {PULL_UP, 153},
    {PULL_UP, 154},
    {PULL_UP, 155},
    {PULL_UP, 158},
    {PULL_UP, 159},
    {PULL_UP, 161},
    {PULL_UP, 165},
    {PULL_UP, 166},
    {PULL_UP, 167},
    {PULL_UP, 170},
    {PULL_UP, 171},
    {PULL_UP, 173},
    {PULL_UP, 174},
    {PULL_UP, 175},
    {PULL_UP, 176},
    {PULL_UP, 177},
    {PULL_UP, 179},
    {PULL_UP, 181},
    {PULL_UP, 184},
    {PULL_UP, 185},
    {PULL_UP, 188},
    {PULL_UP, 189},
    {PULL_UP, 190},
    {PULL_UP, 191},
    {PULL_UP, 193},
    {PULL_UP, 195},
    {PULL_UP, 197},
    {PULL_UP, 198},
    {PULL_UP, 201},
    {PULL_UP, 203},
    {PULL_UP, 204},
    {PULL_UP, 205},
    {PULL_UP, 206},
    {PULL_UP, 209},
    {PULL_UP, 210},
    {PULL_UP, 213},
    {PULL_UP, 214},
    {PULL_UP, 215},
    {PULL_UP, 216},
    {PULL_UP, 217},
    {PULL_UP, 218},
    {PULL_UP, 221},
    {PULL_UP, 222},
    {PULL_UP, 224},
    {PULL_UP, 225},
    {PULL_UP, 226},
    {PULL_UP, 228},
    {PULL_UP, 229},
    {PULL_UP, 230},
    {PULL_UP, 231},
    {PULL_UP, 233},
    {PULL_UP, 235},
    {PULL_UP, 237},
    {PULL_UP, 238},
    {PULL_UP, 239},
    {PULL_UP, 240},
    {PULL_UP, 241},
    {PULL_UP, 242},
    {PULL_UP, 246},
    {PULL_UP, 248},
    {PULL_UP, 249},
    {PULL_UP, 250},
    {PULL_UP, 251},
    {PULL_UP, 252},
    {PULL_UP, 253},
    {PULL_UP, 254},
    {PULL_UP, 255},
    {PULL_UP, 256},
    {PULL_UP, 257},
    {PULL_UP, 258},
    {PULL_UP, 259},
    {PULL_UP, 260},
    {PULL_UP, 261},
    {PULL_UP, 264},
    {PULL_UP, 266},
    {PULL_UP, 267},
    {PULL_UP, 268},
    {PULL_UP, 269},
    {PULL_UP, 270},
    {PULL_UP, 271},
    {PULL_UP, 272},
    {PULL_UP, 275},
    {PULL_UP, 276},
    {PULL_UP, 277},
    {PULL_UP, 278},
    {PULL_UP, 279},
    {PULL_UP, 281},
    {PULL_UP, 282},
    {PULL_UP, 283},
    {PULL_UP, 284},
    {PULL_UP, 285},
    {PULL_UP, 287},
    {PULL_UP, 289},
    {PULL_UP, 291},
    {PULL_UP, 293},
    {PULL_UP, 295},
    {PULL_UP, 296},
    {PULL_UP, 297},
    {PULL_UP, 298},
    {PULL_UP, 299},
    {PULL_UP, 302},
    {PULL_UP, 303},
    {PULL_UP, 304},
    {PULL_UP, 305},
    {PULL_UP, 307},
    {PULL_UP, 308},
    {PULL_UP, 310},
    {PULL_UP, 313},
    {PULL_UP, 314},
    {PULL_UP, 315},
    {PULL_UP, 316},
    {PULL_UP, 317},
    {PULL_UP, 320},
    {PULL_UP, 322},
    {PULL_UP, 323},
    {PULL_UP, 324},
    {PULL_UP, 325},
    {PULL_UP, 326},
    {PULL_UP, 327},
    {PULL_UP, 328},
    {PULL_UP, 329},
    {PULL_UP, 330},
    {PULL_UP, 331},
    {PULL_UP, 332},
    {PULL_UP, 333},
    {PULL_UP, 336},
    {PULL_UP, 337},
    {PULL_UP, 338},
    {PULL_UP, 340},
    {PULL_UP, 341},
    {PULL_UP, 343},
    {PULL_UP, 346},
    {PULL_UP, 347},
    {PULL_UP, 348},
    {PULL_UP, 350},
    {PULL_UP, 351},
    {PULL_UP, 354},
    {PULL_UP, 361},
    {PULL_UP, 362},
    {PULL_UP, 364},
    {PULL_UP, 366},
    {PULL_UP, 367},
    {PULL_UP, 368},
    {PULL_UP, 370},
    {PULL_UP, 372},
    {PULL_UP, 374},
    {PULL_UP, 375},
    {PULL_UP, 378},
    {PULL_UP, 379},
    {PULL_UP, 380},
    {PULL_UP, 381},
    {PULL_UP, 382},
    {PULL_UP, 384},
    {PULL_UP, 385},
    {PULL_UP, 386},
    {PULL_UP, 387},
    {PULL_UP, 388},
    {PULL_UP, 392},
    {PULL_UP, 393},
    {PULL_UP, 396},
    {PULL_UP, 397},
    {PULL_UP, 399},
    {PULL_UP, 400},
    {PULL_UP, 405},
    {PULL_UP, 406},
    {PULL_UP, 407},
    {PULL_UP, 414},
    {PULL_UP, 415},
    {PULL_UP, 417},
    {PULL_UP, 418},
    {PULL_UP, 419},
    {PULL_UP, 420},
    {PULL_UP, 422},
    {PULL_UP, 423},
    {PULL_UP, 427},
    {PULL_UP, 429},
    {PULL_UP, 431},
    {PULL_UP, 434},
    {PULL_UP, 435},
    {PULL_UP, 436},
    {PULL_UP, 437},
    {PULL_UP, 439},
    {PULL_UP, 440},
    {PULL_UP, 441},
    {PULL_UP, 442},
    {PULL_UP, 445},
    {PULL_UP, 448},
    {PULL_UP, 452},
    {PULL_UP, 453},
    {PULL_UP, 456},
    {PULL_UP, 457},
    {PULL_UP, 459},
    {PULL_UP, 460},
    {PULL_UP, 461},
    {PULL_UP, 462},
    {PULL_UP, 463},
    {PULL_UP, 465},
    {PULL_UP, 467},
    {PULL_UP, 468},
    {PULL_UP, 469},
    {PULL_UP, 471},
    {PULL_UP, 472},
    {PULL_UP, 473},
    {PULL_UP, 474},
    {PULL_UP, 475},
    {PULL_UP, 476},
    {PULL_UP, 479},
    {PULL_UP, 480},
    {PULL_UP, 481},
    {PULL_UP, 482},
    {PULL_UP, 483},
    {PULL_UP, 484},
    {PULL_UP, 485},
    {PULL_UP, 486},
    {PULL_UP, 487},
    {PULL_UP, 489},
    {PULL_UP, 491},
    {PULL_UP, 493},
    {PULL_UP, 494},
    {PULL_UP, 495},
    {PULL_UP, 497},
    {PULL_UP, 498},
    {PULL_UP, 499},
    {PULL_UP, 500},
    {PULL_UP, 501},
    {PULL_UP, 504},
    {PULL_UP, 507},
    {PULL_UP, 509},
    {PULL_UP, 510},
    {PULL_UP, 511},
    {PULL_UP, 512},
    {PULL_UP, 513},
    {PULL_UP, 516},
    {PULL_UP, 517},
    {PULL_UP, 519},
    {PULL_UP, 522},
    {PULL_UP, 525},
    {PULL_UP, 526},
    {PULL_UP, 527},
    {PULL_UP, 529},
    {PULL_UP, 532},
    {PULL_UP, 534},
    {PULL_UP, 536},
    {PULL_UP, 537},
    {PULL_UP, 539},
    {PULL_UP, 541},
    {PULL_UP, 543},
    {PULL_UP, 544},
    {PULL_UP, 545},
    {PULL_UP, 546},
    {PULL_UP, 548},
    {PULL_UP, 549},
    {PULL_UP, 556},
    {PULL_UP, 557},
    {PULL_UP, 558},
    {PULL_UP, 559},
    {PULL_UP, 560},
    {PULL_UP, 562},
    {PULL_UP, 563},
    {PULL_UP, 564},
    {PULL_UP, 567},
    {PULL_UP, 570},
    {PULL_UP, 571},
    {PULL_UP, 574},
    {PULL_UP, 575},
    {PULL_UP, 578},
    {PULL_UP, 579},
    {PULL_UP, 580},
    {PULL_UP, 584},
    {PULL_UP, 585},
    {PULL_UP, 586},
    {PULL_UP, 587},
    {PULL_UP, 592},
    {PULL_UP, 594},
    {PULL_UP, 595},
    {PULL_UP, 596},
    {PULL_UP, 598},
    {PULL_UP, 599},
    {PULL_UP, 600},
    {PULL_UP, 601},
    {PULL_UP, 603},
    {PULL_UP, 605},
    {PULL_UP, 608},
    {PULL_UP, 609},
    {PULL_UP, 610},
    {PULL_UP, 612},
    {PULL_UP, 615},
    {PULL_UP, 616},
    {PULL_UP, 617},
    {PULL_UP, 618},
    {PULL_UP, 620},
    {PULL_UP, 621},
    {PULL_UP, 622},
    {PULL_UP, 623},
    {PULL_UP, 624},
    {PULL_UP, 628},
    {PULL_UP, 629},
    {PULL_UP, 630},
    {PULL_UP, 632},
    {PULL_UP, 633},
    {PULL_UP, 637},
    {PULL_UP, 638},
    {PULL_UP, 639},
    {PULL_UP, 641},
    {PULL_UP, 643},
    {PULL_UP, 644},
    {PULL_UP, 650},
    {PULL_UP, 652},
    {PULL_UP, 654},
    {PULL_UP, 656},
    {PULL_UP, 657},
    {PULL_UP, 659},
    {PULL_UP, 661},
    {PULL_UP, 662},
    {PULL_UP, 665},
    {PULL_UP, 666},
    {PULL_UP, 669},
    {PULL_UP, 670},
    {PULL_UP, 671},
    {PULL_UP, 673},
    {PULL_UP, 674},
    {PULL_UP, 678},
    {PULL_UP, 679},
    {PULL_UP, 681},
    {PULL_UP, 682},
    {PULL_UP, 683},
    {PULL_UP, 684},
    {PULL_UP, 685},
    {PULL_UP, 686},
    {PULL_UP, 687},
    {PULL_UP, 688},
    {PULL_UP, 691},
    {PULL_UP, 692},
    {PULL_UP, 693},
    {PULL_UP, 694},
    {PULL_UP, 700},
    {PULL_UP, 701},
    {PULL_UP, 704},
    {PULL_UP, 705},
    {PULL_UP, 706},
    {PULL_UP, 707},
    {PULL_UP, 709},
    {PULL_UP, 710},
    {PULL_UP, 712},
    {PULL_UP, 713},
    {PULL_UP, 715},
    {PULL_UP, 717},
    {PULL_UP, 718},
    {PULL_UP, 720},
    {PULL_UP, 722},
    {PULL_UP, 723},
    {PULL_UP, 724},
    {PULL_UP, 725},
    {PULL_UP, 727},
    {PULL_UP, 731},
    {PULL_UP, 735},
    {PULL_UP, 736},
    {PULL_UP, 738},
    {PULL_UP, 739},
    {PULL_UP, 740},
    {PULL_UP, 741},
    {PULL_UP, 744},
    {PULL_UP, 745},
    {PULL_UP, 746},
    {PULL_UP, 748},
    {PULL_UP, 752},
    {PULL_UP, 753},
    {PULL_UP, 754},
    {PULL_UP, 755},
    {PULL_UP, 756},
    {PULL_UP, 758},
    {PULL_UP, 760},
    {PULL_UP, 761},
    {PULL_UP, 762},
    {PULL_UP, 763},
    {PULL_UP, 764},
    {PULL_UP, 765},
    {PULL_UP, 766},
    {PULL_UP, 767},
    {PULL_UP, 769},
    {PULL_UP, 770},
    {PULL_UP, 772},
    {PULL_UP, 773},
    {PULL_UP, 774},
    {PULL_UP, 775},
    {PULL_UP, 777},
    {PULL_UP, 778},
    {PULL_UP, 779},
    {PULL_UP, 780},
    {PULL_UP, 781},
    {PULL_UP, 782},
    {PULL_UP, 786},
    {PULL_UP, 788},
    {PULL_UP, 791},
    {PULL_UP, 794},
    {PULL_UP, 795},
    {PULL_UP, 798},
    {PULL_UP, 799},
    {PULL_UP, 800},
    {PULL_UP, 801},
    {PULL_UP, 802},
    {PULL_UP, 803},
    {PULL_UP, 804},
    {PULL_UP, 806},
    {PULL_UP, 808},
    {PULL_UP, 809},
    {PULL_UP, 810},
    {PULL_UP, 813},
    {PULL_UP, 815},
    {PULL_UP, 818},
    {PULL_UP, 821},
    {PULL_UP, 822},
    {PULL_UP, 825},
    {PULL_UP, 828},
    {PULL_UP, 829},
    {PULL_UP, 830},
    {PULL_UP, 831},
    {PULL_UP, 832},
    {PULL_UP, 833},
    {PULL_UP, 835},
    {PULL_UP, 836},
    {PULL_UP, 837},
    {PULL_UP, 838},
    {PULL_UP, 840},
    {PULL_UP, 841},
    {PULL_UP, 842},
    {PULL_UP, 843},
    {PULL_UP, 844},
    {PULL_UP, 845},
    {PULL_UP, 848},
    {PULL_UP, 851},
    {PULL_UP, 852},
    {PULL_UP, 853},
    {PULL_UP, 858},
    {PULL_UP, 861},
    {PULL_UP, 862},
    {PULL_UP, 863},
    {PULL_UP, 866},
    {PULL_UP, 867},
    {PULL_UP, 868},
    {PULL_UP, 870},
    {PULL_UP, 871},
    {PULL_UP, 873},
    {PULL_UP, 874},
    {PULL_UP, 875},
    {PULL_UP, 876},
    {PULL_UP, 879},
    {PULL_UP, 880},
    {PULL_UP, 881},
    {PULL_UP, 886},
    {PULL_UP, 887},
    {PULL_UP, 892},
    {PULL_UP, 895},
    {PULL_UP, 896},
    {PULL_UP, 897},
    {PULL_UP, 899},
    {PULL_UP, 900},
    {PULL_UP, 903},
    {PULL_UP, 905},
    {PULL_UP, 906},
    {PULL_UP, 907},
    {PULL_UP, 908},
    {PULL_UP, 909},
    {PULL_UP, 912},
    {PULL_UP, 914},
    {PULL_UP, 915},
    {PULL_UP, 917},
    {PULL_UP, 918},
    {PULL_UP, 919},
    {PULL_UP, 920},
    {PULL_UP, 921},
    {PULL_UP, 922},
    {PULL_UP, 923},
    {PULL_UP, 924},
    {PULL_UP, 925},
    {PULL_UP, 926},
    {PULL_UP, 927},
    {PULL_UP, 933},
    {PULL_UP, 935},
    {PULL_UP, 936},
    {PULL_UP, 939},
    {PULL_UP, 940},
    {PULL_UP, 941},
    {PULL_UP, 942},
    {PULL_UP, 943},
    {PULL_UP, 945},
    {PULL_UP, 947},
    {PULL_UP, 948},
    {PULL_UP, 950},
    {PULL_UP, 951},
    {PULL_UP, 953},
    {PULL_UP, 954},
    {PULL_UP, 955},
    {PULL_UP, 956},
    {PULL_UP, 958},
    {PULL_UP, 960},
    {PULL_UP, 962},
    {PULL_UP, 964},
    {PULL_UP, 965},
    {PULL_UP, 968},
    {PULL_UP, 969},
    {PULL_UP, 970},
    {PULL_UP, 972},
    {PULL_UP, 974},
    {PULL_UP, 975},
    {PULL_UP, 976},
    {PULL_UP, 977},
    {PULL_UP, 979},
    {PULL_UP, 981},
    {PULL_UP, 984},
    {PULL_UP, 985},
    {PULL_UP, 986},
    {PULL_UP, 987},
    {PULL_UP, 991},
    {PULL_UP, 992},
    {PULL_UP, 995},
    {PULL_UP, 996},
    {PULL_UP, 998},
    {PULL_UP, 999},
    {PULL_UP, 1005},
    {PULL_UP, 1006},
    {PULL_UP, 1007},
    {PULL_UP, 1008},
    {PULL_UP, 1010},
    {PULL_UP, 1012},
    {PULL_UP, 1013},
    {PULL_UP, 1014},
    {PULL_UP, 1015},
    {PULL_UP, 1017},
    {PULL_UP, 1020},
    {PULL_UP, 1021},
    {PULL_UP, 1022},
    {PULL_UP, 1023},
    {PULL_UP, 1024},
    {PULL_UP, 1026},
    {PULL_UP, 1027},
    {PULL_UP, 1028},
    {PULL_UP, 1031},
    {PULL_UP, 1032},
    {PULL_UP, 1033},
    {PULL_UP, 1034},
    {PULL_UP, 1035},
    {PULL_UP, 1036},
    {PULL_UP, 1037},
    {PULL_UP, 1039},
    {PULL_UP, 1041},
    {PULL_UP, 1043},
    {PULL_UP, 1044},
    {PULL_UP, 1045},
    {PULL_UP, 1046},
    {PULL_UP, 1052},
    {PULL_UP, 1054},
    {PULL_UP, 1055},
    {PULL_UP, 1056},
    {PULL_UP, 1058},
    {PULL_UP, 1059},
    {PULL_UP, 1062},
    {PULL_UP, 1063},
    {PULL_UP, 1064},
    {PULL_UP, 1066},
    {PULL_UP, 1068},
    {PULL_UP, 1070},
    {PULL_UP, 1071},
    {PULL_UP, 1072},
    {PULL_UP, 1073},
    {PULL_UP, 1074},
    {PULL_UP, 1075},
    {PULL_UP, 1076},
    {PULL_UP, 1077},
    {PULL_UP, 1078},
    {PULL_UP, 1079},
    {PULL_UP, 1080},
    {PULL_UP, 1082},
    {PULL_UP, 1083},
    {PULL_UP, 1085},
    {PULL_UP, 1086},
    {PULL_UP, 1088},
    {PULL_UP, 1090},
    {PULL_UP, 1095},
    {PULL_UP, 1096},
    {PULL_UP, 1098},
    {PULL_UP, 1099},
    {PULL_UP, 1100},
    {PULL_UP, 1101},
    {PULL_UP, 1103},
    {PULL_UP, 1104},
    {PULL_UP, 1105},
    {PULL_UP, 1106},
    {PULL_UP, 1108},
    {PULL_UP, 1109},
    {PULL_UP, 1111},
    {PULL_UP, 1114},
    {PULL_UP, 1117},
    {PULL_UP, 1118},
    {PULL_UP, 1121},
    {PULL_UP, 1122},
    {PULL_UP, 1123},
    {PULL_UP, 1125},
    {PULL_UP, 1126},
    {PULL_UP, 1129},
    {PULL_UP, 1131},
    {PULL_UP, 1132},
    {PULL_UP, 1133},
    {PULL_UP, 1134},
    {PULL_UP, 1141},
    {PULL_UP, 1142},
    {PULL_UP, 1143},
    {PULL_UP, 1145},
    {PULL_UP, 1147},
    {PULL_UP, 1152},
    {PULL_UP, 1153},
    {PULL_UP, 1154},
    {PULL_UP, 1156},
    {PULL_UP, 1157},
    {PULL_UP, 1158},
    {PULL_UP, 1161},
    {PULL_UP, 1162},
    {PULL_UP, 1163},
    {PULL_UP, 1166},
    {PULL_UP, 1167},
    {PULL_UP, 1168},
    {PULL_UP, 1169},
    {PULL_UP, 1170},
    {PULL_UP, 1172},
    {PULL_UP, 1173},
    {PULL_UP, 1175},
    {PULL_UP, 1178},
    {PULL_UP, 1180},
    {PULL_UP, 1181},
    {PULL_UP, 1182},
    {PULL_UP, 1183},
    {PULL_UP, 1184},
    {PULL_UP, 1185},
    {PULL_UP, 1187},
    {PULL_UP, 1188},
    {PULL_UP, 1190},
    {PULL_UP, 1192},
    {PULL_UP, 1193},
    {PULL_UP, 1194},
    {PULL_UP, 1195},
    {PULL_UP, 1196},
    {PULL_UP, 1197},
    {PULL_UP, 1199},
    {PULL_UP, 1200},
    {PULL_UP, 1201},
    {PULL_UP, 1203},
    {PULL_UP, 1204},
    {PULL_UP, 1205},
    {PULL_UP, 1206},
    {PULL_UP, 1208},
    {PULL_UP, 1209},
    {PULL_UP, 1210},
    {PULL_UP, 1211},
    {PULL_UP, 1212},
    {PULL_UP, 1213},
    {PULL_UP, 1214},
    {PULL_UP, 1215},
    {PULL_UP, 1216},
    {PULL_UP, 1217},
    {PULL_UP, 1218},
    {PULL_UP, 1219},
    {PULL_UP, 1222},
    {PULL_UP, 1224},
    {PULL_UP, 1225},
    {PULL_UP, 1226},
    {PULL_UP, 1227},
    {PULL_UP, 1229},
    {PULL_UP, 1230},
    {PULL_UP, 1231},
    {PULL_UP, 1232},
    {PULL_UP, 1236},
    {PULL_UP, 1237},
    {PULL_UP, 1239},
    {PULL_UP, 1241},
    {PULL_UP, 1242},
    {PULL_UP, 1243},
    {PULL_UP, 1244},
    {PULL_UP, 1245},
    {PULL_UP, 1246},
    {PULL_UP, 1247},
    {PULL_UP, 1250},
    {PULL_UP, 1252},
    {PULL_UP, 1253},
    {PULL_UP, 1255},
    {PULL_UP, 1256},
    {PULL_UP, 1258},
    {PULL_UP, 1260},
    {PULL_UP, 1262},
    {PULL_UP, 1266},
    {PULL_UP, 1270},
    {PULL_UP, 1271},
    {PULL_UP, 1274},
    {PULL_UP, 1275},
    {PULL_UP, 1277},
    {PULL_UP, 1278},
    {PULL_UP, 1279},
    {PULL_UP, 1280},
    {PULL_UP, 1286},
    {PULL_UP, 1288},
    {PULL_UP, 1289},
    {PULL_UP, 1290},
    {PULL_UP, 1291},
    {PULL_UP, 1293},
    {PULL_UP, 1294},
    {PULL_UP, 1296},
    {PULL_UP, 1297},
    {PULL_UP, 1298},
    {PULL_UP, 1299},
    {PULL_UP, 1300},
    {PULL_UP, 1301},
    {PULL_UP, 1302},
    {PULL_UP, 1303},
    {PULL_UP, 1304},
    {PULL_UP, 1307},
    {PULL_UP, 1308},
    {PULL_UP, 1311},
    {PULL_UP, 1312},
    {PULL_UP, 1313},
    {PULL_UP, 1318},
    {PULL_UP, 1319},
    {PULL_UP, 1321},
    {PULL_UP, 1323},
    {PULL_UP, 1326},
    {PULL_UP, 1327},
    {PULL_UP, 1328},
    {PULL_UP, 1329},
    {PULL_UP, 1330},
    {PULL_UP, 1331},
    {PULL_UP, 1334},
    {PULL_UP, 1336},
    {PULL_UP, 1339},
    {PULL_UP, 1340},
    {PULL_UP, 1341},
    {PULL_UP, 1342},
    {PULL_UP, 1346},
    {PULL_UP, 1350},
    {PULL_UP, 1351},
    {PULL_UP, 1352},
    {PULL_UP, 1353},
    {PULL_UP, 1354},
    {PULL_UP, 1356},
    {PULL_UP, 1357},
    {PULL_UP, 1358},
    {PULL_UP, 1359},
    {PULL_UP, 1361},
    {PULL_UP, 1362},
    {PULL_UP, 1363},
    {PULL_UP, 1364},
    {PULL_UP, 1365},
    {PULL_UP, 1366},
    {PULL_UP, 1367},
    {PULL_UP, 1368},
    {PULL_UP, 1371},
    {PULL_UP, 1373},
    {PULL_UP, 1374},
    {PULL_UP, 1376},
    {PULL_UP, 1378},
    {PULL_UP, 1380},
    {PULL_UP, 1381},
    {PULL_UP, 1382},
    {PULL_UP, 1383},
    {PULL_UP, 1384},
    {PULL_UP, 1390},
    {PULL_UP, 1392},
    {PULL_UP, 1394},
    {PULL_UP, 1395},
    {PULL_UP, 1396},
    {PULL_UP, 1397},
    {PULL_UP, 1398},
    {PULL_UP, 1401},
    {PULL_UP, 1402},
    {PULL_UP, 1403},
    {PULL_UP, 1405},
    {PULL_UP, 1407},
    {PULL_UP, 1409},
    {PULL_UP, 1410},
    {PULL_UP, 1411},
    {PULL_UP, 1412},
    {PULL_UP, 1415},
    {PULL_UP, 1416},
    {PULL_UP, 1421},
    {PULL_UP, 1422},
    {PULL_UP, 1423},
    {PULL_UP, 1426},
    {PULL_UP, 1428},
    {PULL_UP, 1430},
    {PULL_UP, 1431},
    {PULL_UP, 1435},
    {PULL_UP, 1437},
    {PULL_UP, 1439},
    {PULL_UP, 1440},
    {PULL_UP, 1441},
    {PULL_UP, 1442},
    {PULL_UP, 1443},
    {PULL_UP, 1444},
    {PULL_UP, 1445},
    {PULL_UP, 1446},
    {PULL_UP, 1447},
    {PULL_UP, 1450},
    {PULL_UP, 1452},
    {PULL_UP, 1455},
    {PULL_UP, 1456},
    {PULL_UP, 1457},
    {PULL_UP, 1459},
    {PULL_UP, 1462},
    {PULL_UP, 1463},
    {PULL_UP, 1465},
    {PULL_UP, 1467},
    {PULL_UP, 1468},
    {PULL_UP, 1469},
    {PULL_UP, 1472},
    {PULL_UP, 1473},
    {PULL_UP, 1475},
    {PULL_UP, 1476},
    {PULL_UP, 1477},
    {PULL_UP, 1478},
    {PULL_UP, 1480},
    {PULL_UP, 1481},
    {PULL_UP, 1483},
    {PULL_UP, 1485},
    {PULL_UP, 1487},
    {PULL_UP, 1488},
    {PULL_UP, 1492},
    {PULL_UP, 1493},
    {PULL_UP, 1498},
    {PULL_UP, 1499},
    {PULL_UP, 1500},
    {PULL_UP, 1501},
    {PULL_UP, 1502},
    {PULL_UP, 1504},
    {PULL_UP, 1505},
    {PULL_UP, 1506},
    {PULL_UP, 1507},
    {PULL_UP, 1512},
    {PULL_UP, 1515},
    {PULL_UP, 1521},
    {PULL_UP, 1522},
    {PULL_UP, 1523},
    {PULL_UP, 1524},
    {PULL_UP, 1525},
    {PULL_UP, 1529},
    {PULL_UP, 1530},
    {PULL_UP, 1533},
    {PULL_UP, 1538},
    {PULL_UP, 1541},
    {PULL_UP, 1542},
    {PULL_UP, 1543},
    {PULL_UP, 1547},
    {PULL_UP, 1548},
    {PULL_UP, 1550},
    {PULL_UP, 1552},
    {PULL_UP, 1554},
    {PULL_UP, 1556},
    {PULL_UP, 1557},
    {PULL_UP, 1559},
    {PULL_UP, 1561},
    {PULL_UP, 1563},
    {PULL_UP, 1566},
    {PULL_UP, 1567},
    {PULL_UP, 1568},
    {PULL_UP, 1569},
    {PULL_UP, 1570},
    {PULL_UP, 1573},
    {PULL_UP, 1574},
    {PULL_UP, 1575},
    {PULL_UP, 1576},
    {PULL_UP, 1577},
    {PULL_UP, 1578},
    {PULL_UP, 1580},
    {PULL_UP, 1581},
    {PULL_UP, 1582},
    {PULL_UP, 1586},
    {PULL_UP, 1591},
    {PULL_UP, 1593},
    {PULL_UP, 1594},
    {PULL_UP, 1595},
    {PULL_UP, 1599},
    {PULL_UP, 1600},
    {PULL_UP, 1602},
    {PULL_UP, 1603},
    {PULL_UP, 1604},
    {PULL_UP, 1607},
    {PULL_UP, 1609},
    {PULL_UP, 1610},
    {PULL_UP, 1612},
    {PULL_UP, 1613},
    {PULL_UP, 1615},
    {PULL_UP, 1616},
    {PULL_UP, 1618},
    {PULL_UP, 1619},
    {PULL_UP, 1621},
    {PULL_UP, 1622},
    {PULL_UP, 1623},
    {PULL_UP, 1624},
    {PULL_UP, 1627},
    {PULL_UP, 1628},
    {PULL_UP, 1630},
    {PULL_UP, 1631},
    {PULL_UP, 1635},
    {PULL_UP, 1636},
    {PULL_UP, 1638},
    {PULL_UP, 1639},
    {PULL_UP, 1641},
    {PULL_UP, 1643},
    {PULL_UP, 1644},
    {PULL_UP, 1645},
    {PULL_UP, 1648},
    {PULL_UP, 1651},
    {PULL_UP, 1652},
    {PULL_UP, 1656},
    {PULL_UP, 1657},
    {PULL_UP, 1662},
    {PULL_UP, 1664},
    {PULL_UP, 1667},
    {PULL_UP, 1668},
    {PULL_UP, 1669},
    {PULL_UP, 1671},
    {PULL_UP, 1674},
    {PULL_UP, 1677},
    {PULL_UP, 1683},
    {PULL_UP, 1684},
    {PULL_UP, 1687},
    {PULL_UP, 1688},
    {PULL_UP, 1689},
    {PULL_UP, 1690},
    {PULL_UP, 1691},
    {PULL_UP, 1693},
    {PULL_UP, 1694},
    {PULL_UP, 1695},
    {PULL_UP, 1696},
    {PULL_UP, 1697},
    {PULL_UP, 1698},
    {PULL_UP, 1699},
    {PULL_UP, 1700},
    {PULL_UP, 1701},
    {PULL_UP, 1703}
};

const nx_t MOS6502_TRANSISTOR_GATES[][9] = {
    {0, 119, 337, 586, 775, 1196, 1459},
    {0, 233, 270, 638, 853, 956},
    {0, 456, 669, 1196},
    {0, 638, 1636},
    {1},
    {4, 165, 1214, 1378},
    {5},
    {6},
    {7},
    {8},
    {8, 592},
    {10, 233},
    {13},
    {15},
    {16},
    {17},
    {18, 1341},
    {21},
    {23},
    {23, 349},
    {24},
    {25},
    {26, 191, 682, 1366, 1557},
    {26, 191, 899, 1366, 1557},
    {26, 191, 960, 1114, 1366},
    {26, 191, 960, 1366, 1557},
    {26, 191, 1366, 1548, 1557},
    {26, 333, 694, 1114, 1304, 1313, 1366, 1517},
    {26, 333, 694, 1114, 1304, 1366, 1376, 1517},
    {26, 333, 985, 1114, 1304, 1313, 1366, 1517},
    {26, 333, 985, 1114, 1304, 1366, 1376},
    {26, 333, 985, 1114, 1312, 1366, 1517},
    {26, 595, 985, 1366, 1517, 1557},
    {26, 682, 1114},
    {26, 886, 985, 1114, 1304, 1366, 1517},
    {26, 886, 985, 1114, 1312, 1366, 1517},
    {26, 960, 985, 1366, 1557},
    {26, 960, 1170},
    {26, 985, 1366, 1548, 1557},
    {26, 1114, 1548},
    {26, 1170, 1548, 1557},
    {28},
    {30},
    {30, 803},
    {30, 837, 1162},
    {31},
    {32},
    {34},
    {35},
    {35, 316},
    {36, 551},
    {37},
    {38},
    {39},
    {40},
    {41},
    {42, 262},
    {42, 356},
    {42, 454},
    {42, 455},
    {42, 503},
    {42, 515},
    {42, 680},
    {42, 787},
    {42, 796},
    {42, 1016},
    {42, 1150},
    {42, 1458},
    {42, 1486},
    {42, 1490},
    {43},
    {44},
    {45},
    {46},
    {47},
    {48},
    {49},
    {51},
    {52, 683},
    {54, 932},
    {55, 245},
    {57, 487, 1192, 1410, 1501},
    {58},
    {59, 378, 1161, 1219, 1493},
    {60},
    {60, 731},
    {62},
    {62, 349},
    {63},
    {64},
    {65},
    {66, 177, 810},
    {66, 319, 663},
    {67},
    {68},
    {69},
    {70, 932, 1233},
    {72},
    {74},
    {75, 83, 242, 1524, 1639},
    {77},
    {77, 304},
    {77, 717},
    {78},
    {80},
    {81},
    {82},
    {82, 1318},
    {84},
    {85},
    {87},
    {88},
    {89},
    {89, 198, 831},
    {90},
    {91},
    {93},
    {94},
    {95},
    {95, 1660},
    {96},
    {96, 349},
    {97},
    {98},
    {100},
    {101},
    {102},
    {104},
    {104, 1506},
    {106},
    {107},
    {109},
    {112},
    {113},
    {114},
    {115},
    {116},
    {117, 879},
    {118},
    {120},
    {121, 639, 1132, 1206},
    {123},
    {124},
    {125},
    {126},
    {127},
    {128},
    {129},
    {130, 176, 254, 813, 1229, 1308, 1402},
    {132},
    {133, 465},
    {133, 1261},
    {134},
    {137},
    {138, 1605},
    {139},
    {141},
    {142},
    {143},
    {145, 551},
    {147},
    {147, 752},
    {149},
    {150, 245},
    {151},
    {152},
    {153},
    {153, 925},
    {154, 191, 886, 1304, 1313},
    {154, 191, 886, 1376},
    {154, 191, 1312},
    {154, 333, 694, 1101, 1114, 1312, 1366},
    {154, 333, 985, 1101, 1170, 1312, 1376},
    {154, 694, 886, 1101, 1114, 1304, 1313, 1366},
    {154, 694, 1101, 1114, 1312, 1366},
    {154, 886, 985, 1101, 1114, 1170, 1304},
    {154, 886, 985, 1101, 1114, 1304, 1366, 1376},
    {154, 886, 985, 1101, 1304, 1557},
    {154, 985, 1101, 1114, 1304, 1313, 1366},
    {155, 1208},
    {156},
    {157},
    {159},
    {160},
    {161},
    {161, 1239},
    {162, 553},
    {164},
    {168},
    {169},
    {170},
    {171},
    {172},
    {175},
    {178},
    {179},
    {179, 1430},
    {180},
    {181},
    {185},
    {187},
    {189, 233},
    {189, 253},
    {189, 853, 991, 1098, 1244},
    {190},
    {191, 333, 1304, 1313},
    {191, 333, 1304, 1376, 1517},
    {191, 333, 1312, 1313, 1517},
    {191, 333, 1312, 1376, 1517},
    {191, 682, 1101, 1366, 1557},
    {191, 886, 1304, 1313, 1517},
    {191, 886, 1304, 1376, 1517},
    {191, 886, 1312, 1313, 1517},
    {191, 886, 1376, 1517},
    {191, 899, 1101, 1366, 1557},
    {191, 899, 1366, 1557},
    {191, 960, 1101, 1366, 1557},
    {191, 960, 1366, 1557},
    {191, 1101, 1366, 1548, 1557},
    {191, 1517},
    {193},
    {194},
    {195},
    {196},
    {196, 245},
    {197},
    {197, 1190},
    {198, 837, 1034},
    {200},
    {201},
    {202},
    {203},
    {207},
    {211},
    {212},
    {213, 632},
    {213, 1671},
    {214},
    {215, 504, 652, 1244},
    {216, 278, 599, 895, 1367},
    {217},
    {218, 1024},
    {219},
    {220},
    {221},
    {221, 349},
    {222, 932, 1233},
    {223},
    {225, 932, 1233},
    {226},
    {228},
    {229},
    {229, 246, 325, 375, 382, 633, 774, 926, 1624},
    {229, 340},
    {230},
    {231},
    {232},
    {232, 1608},
    {233},
    {233, 956},
    {235, 1173, 1364},
    {238},
    {240},
    {241},
    {242, 906, 1098},
    {244},
    {245},
    {245, 343, 781},
    {245, 379},
    {245, 385, 704, 755, 848, 1046, 1098, 1245, 1364},
    {245, 399},
    {245, 547},
    {245, 681},
    {245, 721, 905, 1125},
    {245, 769, 823},
    {245, 795, 1020, 1296, 1410, 1563},
    {245, 852},
    {245, 915, 1119},
    {245, 948},
    {245, 981},
    {245, 1200},
    {245, 1695},
    {246},
    {248},
    {250},
    {250, 501, 943},
    {252, 932, 1233},
    {255},
    {256, 1041, 1538},
    {257},
    {261},
    {261, 915, 1122},
    {263, 932},
    {264, 1118},
    {266, 562},
    {267},
    {267, 612},
    {268},
    {268, 366, 545, 775, 1468, 1593},
    {269},
    {270, 638},
    {270, 853, 956, 991, 1271},
    {272, 435, 838, 956, 1570},
    {273},
    {275},
    {276},
    {279, 932, 1233},
    {280},
    {281},
    {282, 1505},
    {283, 657, 1463},
    {284},
    {285},
    {285, 349},
    {286},
    {287},
    {288},
    {289},
    {289, 912},
    {290, 425},
    {291},
    {293},
    {294},
    {296},
    {297, 939, 1143, 1645, 1689},
    {298, 1279},
    {299, 1485},
    {301},
    {303, 1278, 1353, 1415},
    {304},
    {305, 441, 522, 921, 1412, 1570},
    {306},
    {307},
    {307, 1683},
    {308},
    {310},
    {311},
    {313},
    {314},
    {314, 831, 1162},
    {315, 1671},
    {316},
    {317},
    {318},
    {320},
    {321},
    {324},
    {324, 1039, 1114, 1366},
    {324, 1607},
    {325},
    {326},
    {327},
    {330},
    {331},
    {331, 348, 435, 921, 1244, 1623},
    {332},
    {333},
    {333, 682, 985, 1101, 1312, 1313, 1366, 1557},
    {333, 682, 985, 1101, 1312, 1366, 1557},
    {333, 694, 1101, 1114, 1304, 1313, 1366, 1517},
    {333, 694, 1101, 1114, 1304, 1366, 1376, 1517},
    {333, 694, 1304},
    {333, 694, 1304, 1313},
    {333, 694, 1304, 1376, 1517},
    {333, 694, 1312},
    {333, 694, 1312, 1376},
    {333, 899, 985, 1101, 1312, 1313, 1366, 1557},
    {333, 899, 985, 1101, 1312, 1366, 1376, 1557},
    {333, 960, 985, 1101, 1114, 1312, 1313, 1366},
    {333, 960, 985, 1101, 1312, 1313, 1366, 1557},
    {333, 960, 985, 1101, 1312, 1366, 1376, 1557},
    {333, 985, 1101, 1114, 1304, 1366, 1376, 1517},
    {333, 985, 1101, 1114, 1312, 1366, 1376, 1517},
    {333, 985, 1101, 1170, 1312, 1376, 1517},
    {333, 985, 1101, 1304, 1376, 1517},
    {333, 985, 1101, 1312, 1366, 1376, 1517, 1557},
    {333, 985, 1101, 1312, 1366, 1376, 1548, 1557},
    {333, 985, 1101, 1312, 1366, 1376, 1557},
    {333, 985, 1170, 1304, 1313},
    {333, 985, 1170, 1304, 1376, 1517},
    {333, 1304, 1313},
    {334},
    {335},
    {338, 385, 704, 848, 1245, 1364},
    {340},
    {341},
    {341, 427},
    {343, 429, 1041},
    {343, 914},
    {344},
    {346},
    {348, 741},
    {349, 439},
    {349, 461},
    {349, 738},
    {349, 760},
    {349, 1077},
    {349, 1397},
    {349, 1435},
    {349, 1444},
    {349, 1594},
    {349, 1615},
    {349, 1699},
    {350, 1156},
    {351},
    {353},
    {354},
    {354, 702},
    {355},
    {357, 1066},
    {358},
    {360},
    {361},
    {362},
    {364},
    {365, 1066},
    {366},
    {368},
    {369},
    {372},
    {373},
    {374},
    {375},
    {375, 926},
    {377},
    {379},
    {380},
    {380, 1214},
    {382},
    {384, 1591},
    {386},
    {388},
    {388, 406},
    {389},
    {390},
    {393},
    {394},
    {396},
    {398},
    {400},
    {403},
    {404},
    {405, 534, 1072, 1651},
    {406},
    {407},
    {407, 1204},
    {408},
    {409},
    {410},
    {412},
    {413},
    {414},
    {417},
    {419},
    {420},
    {420, 510, 615, 925},
    {420, 1487},
    {422},
    {424},
    {427},
    {432},
    {433},
    {434},
    {435},
    {435, 638},
    {435, 1244},
    {436, 932, 1233},
    {438},
    {439},
    {440},
    {442, 456},
    {443},
    {444, 588},
    {448},
    {448, 601},
    {451},
    {457},
    {461},
    {462, 622},
    {462, 1197, 1700},
    {464},
    {465, 919},
    {466, 551},
    {470},
    {471},
    {472},
    {474},
    {475},
    {478},
    {480},
    {482, 571},
    {484},
    {486, 932, 1233},
    {488},
    {488, 824, 883, 980, 1097, 1287, 1454, 1484},
    {490},
    {492},
    {493},
    {493, 517},
    {494},
    {494, 1441},
    {496},
    {497},
    {499},
    {499, 693},
    {500, 922},
    {501},
    {506},
    {511},
    {513},
    {513, 702},
    {514},
    {516, 923, 1214, 1669},
    {517},
    {519},
    {520},
    {521},
    {523},
    {524},
    {524, 1658},
    {525},
    {528},
    {529},
    {530},
    {531},
    {532},
    {534},
    {534, 800, 1392},
    {534, 1568, 1586, 1603, 1651},
    {535},
    {536},
    {537, 776, 1163},
    {539},
    {542},
    {543, 773, 853, 956, 968, 1378},
    {544},
    {546},
    {547, 1514},
    {548},
    {549},
    {551},
    {551, 604},
    {551, 635},
    {551, 785},
    {551, 1061},
    {551, 1448},
    {551, 1482},
    {552},
    {554},
    {555, 873},
    {557},
    {559},
    {564},
    {564, 844},
    {565},
    {566},
    {567},
    {567, 1447},
    {568},
    {573},
    {574},
    {576},
    {579},
    {581},
    {582},
    {584},
    {584, 1227},
    {585},
    {587},
    {589, 1238},
    {590},
    {591},
    {592},
    {593},
    {594, 932, 1233},
    {596},
    {596, 1359},
    {601},
    {602},
    {603},
    {605},
    {605, 1561},
    {606, 839, 949, 1633},
    {607},
    {608},
    {609},
    {612},
    {613},
    {614},
    {615},
    {617},
    {619},
    {620},
    {622, 779, 941, 991},
    {623},
    {626},
    {627},
    {628},
    {629},
    {630},
    {631},
    {632},
    {632, 992},
    {633},
    {634},
    {636, 1341},
    {637, 1356, 1559},
    {638},
    {638, 956},
    {639},
    {639, 1613},
    {641},
    {641, 977},
    {642},
    {645},
    {646},
    {647},
    {651},
    {652},
    {654, 932, 1233},
    {655},
    {656},
    {658},
    {659},
    {660},
    {661},
    {662},
    {665, 778},
    {667},
    {668},
    {670},
    {672},
    {673},
    {674},
    {675},
    {676},
    {677},
    {678},
    {682},
    {682, 886, 985, 1101, 1114, 1170, 1312},
    {682, 886, 985, 1101, 1312, 1313, 1366, 1557},
    {682, 886, 985, 1101, 1312, 1366, 1376, 1557},
    {683},
    {684},
    {685},
    {689},
    {690},
    {691},
    {691, 892},
    {692},
    {693},
    {694, 886},
    {694, 886, 1101, 1114, 1304, 1313, 1366, 1517},
    {694, 886, 1101, 1114, 1312, 1366, 1517},
    {694, 886, 1304, 1376},
    {694, 886, 1312},
    {694, 886, 1312, 1376},
    {694, 1101, 1114, 1312, 1366, 1517},
    {696},
    {696, 1316},
    {698},
    {699},
    {700, 932, 1233},
    {701},
    {702},
    {704},
    {705},
    {706},
    {707},
    {707, 1301},
    {709},
    {709, 1364},
    {717},
    {718},
    {719},
    {722},
    {723},
    {724, 953},
    {727},
    {729},
    {731},
    {733},
    {735},
    {735, 1469},
    {736},
    {737},
    {738},
    {739},
    {740},
    {740, 1380},
    {742},
    {743},
    {744},
    {744, 1123},
    {745},
    {746},
    {746, 772},
    {747},
    {748, 1441},
    {749, 1066},
    {750, 1431},
    {751, 1364},
    {752},
    {753},
    {754, 932, 1233},
    {759},
    {760},
    {761},
    {761, 1687},
    {762},
    {762, 841},
    {762, 1687},
    {763},
    {764, 1677},
    {766},
    {767},
    {768},
    {770},
    {771},
    {772},
    {772, 923},
    {772, 1473},
    {772, 1643},
    {774},
    {774, 1523},
    {777, 974, 1644},
    {778},
    {778, 991, 1070},
    {781},
    {782, 960, 1114},
    {782, 1114, 1548},
    {783},
    {789},
    {790},
    {791, 932, 1233},
    {792},
    {794},
    {798},
    {800},
    {801},
    {802},
    {802, 1243},
    {804},
    {806},
    {808},
    {809},
    {810, 1142},
    {811},
    {812},
    {814},
    {815},
    {816},
    {817},
    {818},
    {819},
    {820, 1066},
    {821},
    {824},
    {825},
    {828},
    {829, 1134},
    {830},
    {831},
    {832},
    {833},
    {834},
    {835},
    {840},
    {841},
    {843},
    {843, 1193},
    {844},
    {845},
    {846},
    {848},
    {849},
    {850},
    {851},
    {853},
    {854},
    {856},
    {857},
    {858},
    {859},
    {860},
    {863},
    {864},
    {865},
    {867},
    {868, 1327},
    {869},
    {870},
    {876, 943, 1627},
    {881},
    {883},
    {884},
    {885, 1066},
    {886, 899, 985, 1101, 1312, 1313, 1366, 1557},
    {886, 899, 985, 1101, 1312, 1366, 1376, 1557},
    {886, 899, 985, 1101, 1312, 1366, 1557},
    {886, 960, 985, 1101, 1114, 1170, 1312, 1313},
    {886, 960, 985, 1101, 1114, 1312, 1313, 1366},
    {886, 985, 1101, 1114, 1170, 1312},
    {886, 985, 1101, 1114, 1170, 1312, 1517},
    {886, 985, 1101, 1114, 1170, 1312, 1548},
    {886, 985, 1101, 1114, 1312, 1366, 1376, 1517},
    {886, 985, 1101, 1304, 1313, 1517},
    {886, 985, 1101, 1304, 1376, 1517},
    {886, 985, 1101, 1304, 1517},
    {886, 985, 1101, 1312, 1366, 1557},
    {888},
    {889},
    {890},
    {891},
    {892},
    {893},
    {893, 1445},
    {896},
    {897},
    {898},
    {900},
    {907},
    {908},
    {908, 1059},
    {910},
    {912},
    {912, 996, 999, 1059, 1250},
    {914},
    {915},
    {915, 1334},
    {916},
    {923},
    {925},
    {926},
    {927},
    {929},
    {932},
    {932, 945, 1233},
    {932, 951},
    {932, 958, 1233},
    {932, 1032, 1233},
    {932, 1036, 1233},
    {932, 1102},
    {932, 1233, 1319},
    {932, 1233, 1499},
    {932, 1386},
    {934},
    {935, 1214, 1244, 1394},
    {936},
    {937},
    {940},
    {943},
    {944, 1066},
    {947},
    {952},
    {955},
    {956},
    {957},
    {960},
    {960, 985, 1101, 1114, 1312, 1313, 1366},
    {960, 985, 1101, 1312, 1366},
    {960, 1101, 1114, 1170},
    {960, 1101, 1170, 1557},
    {960, 1170, 1557},
    {960, 1557},
    {963},
    {964},
    {966},
    {966, 1155},
    {967},
    {969},
    {970},
    {971},
    {973},
    {975},
    {976},
    {977, 1354},
    {978},
    {979},
    {980},
    {982},
    {983},
    {984},
    {985, 1101, 1114, 1304, 1313, 1366, 1517},
    {985, 1101, 1114, 1312, 1313, 1366, 1517},
    {985, 1101, 1114, 1312, 1366},
    {985, 1101, 1114, 1312, 1366, 1376},
    {985, 1101, 1114, 1312, 1366, 1376, 1548},
    {985, 1101, 1312, 1313, 1366, 1517, 1557},
    {985, 1101, 1312, 1313, 1366, 1557},
    {985, 1101, 1312, 1548},
    {986},
    {988},
    {990},
    {992},
    {994},
    {995},
    {997},
    {999},
    {1000},
    {1004},
    {1006},
    {1007},
    {1008},
    {1009},
    {1010},
    {1011},
    {1012},
    {1013, 1259},
    {1014},
    {1015},
    {1017},
    {1018},
    {1021},
    {1022},
    {1023},
    {1025, 1120},
    {1027, 1227},
    {1030},
    {1031},
    {1033},
    {1034},
    {1037},
    {1038},
    {1040},
    {1043, 1122},
    {1044, 1321, 1339},
    {1045},
    {1049},
    {1050},
    {1051},
    {1052},
    {1053},
    {1056},
    {1057},
    {1059},
    {1063},
    {1065},
    {1066, 1649},
    {1066, 1670},
    {1067},
    {1068},
    {1072, 1603, 1651},
    {1073},
    {1075},
    {1077},
    {1085},
    {1086},
    {1087},
    {1089},
    {1091},
    {1093},
    {1094},
    {1096},
    {1097},
    {1099},
    {1100},
    {1100, 1165, 1418},
    {1101},
    {1101, 1114, 1170, 1548},
    {1103},
    {1104},
    {1109},
    {1110},
    {1111},
    {1112},
    {1113},
    {1115},
    {1116},
    {1117},
    {1121},
    {1123},
    {1124},
    {1126},
    {1127},
    {1128},
    {1130},
    {1130, 1626},
    {1131},
    {1132},
    {1133},
    {1134},
    {1136},
    {1137, 1297},
    {1138},
    {1140},
    {1141},
    {1145},
    {1147},
    {1148},
    {1149},
    {1152},
    {1153},
    {1154},
    {1154, 1329},
    {1155},
    {1158},
    {1159},
    {1162},
    {1164},
    {1172},
    {1172, 1624},
    {1174},
    {1176},
    {1179},
    {1181},
    {1182},
    {1183},
    {1188},
    {1189},
    {1190},
    {1193},
    {1197},
    {1198},
    {1199},
    {1202},
    {1203},
    {1205},
    {1206},
    {1206, 1552},
    {1207},
    {1209},
    {1210},
    {1211},
    {1212, 1550},
    {1213},
    {1216},
    {1218},
    {1220},
    {1221},
    {1222},
    {1224},
    {1225},
    {1226},
    {1227},
    {1228},
    {1230},
    {1231},
    {1232},
    {1234},
    {1234, 1414},
    {1236},
    {1239},
    {1240},
    {1241},
    {1242},
    {1243},
    {1244},
    {1246},
    {1247},
    {1248},
    {1250},
    {1251},
    {1253},
    {1254},
    {1255},
    {1256},
    {1257},
    {1258},
    {1262},
    {1267},
    {1268},
    {1269},
    {1270},
    {1272},
    {1273},
    {1274},
    {1276, 1673},
    {1277},
    {1280},
    {1281},
    {1282},
    {1284},
    {1285},
    {1287},
    {1288},
    {1289},
    {1290},
    {1292},
    {1298},
    {1299},
    {1299, 1302},
    {1300},
    {1301},
    {1302},
    {1305},
    {1307},
    {1309},
    {1310},
    {1311},
    {1312},
    {1313},
    {1315},
    {1316},
    {1317},
    {1318},
    {1320},
    {1322},
    {1325},
    {1326},
    {1329},
    {1330},
    {1333},
    {1340},
    {1341, 1344},
    {1341, 1587},
    {1342},
    {1343},
    {1346},
    {1351},
    {1355},
    {1362},
    {1363},
    {1364, 1534},
    {1366},
    {1368},
    {1374},
    {1375},
    {1376},
    {1377},
    {1380},
    {1381},
    {1382},
    {1383},
    {1385},
    {1390},
    {1391},
    {1392},
    {1393},
    {1395},
    {1397},
    {1398},
    {1399},
    {1400},
    {1401},
    {1402},
    {1405},
    {1407},
    {1409},
    {1411},
    {1413},
    {1414},
    {1416},
    {1417},
    {1418},
    {1419},
    {1420},
    {1421},
    {1422},
    {1423},
    {1424},
    {1428},
    {1429},
    {1432},
    {1434},
    {1435},
    {1437},
    {1439},
    {1441},
    {1442},
    {1443},
    {1444},
    {1446},
    {1446, 1462},
    {1449},
    {1452},
    {1453},
    {1454},
    {1457},
    {1460},
    {1462},
    {1465},
    {1466},
    {1469},
    {1471},
    {1473},
    {1480},
    {1483},
    {1484},
    {1487},
    {1492},
    {1494},
    {1497},
    {1498},
    {1502},
    {1503},
    {1503, 1516},
    {1504},
    {1506},
    {1508},
    {1509},
    {1510},
    {1511},
    {1513},
    {1514},
    {1515},
    {1516},
    {1517},
    {1518},
    {1520},
    {1521},
    {1522},
    {1523},
    {1525},
    {1526},
    {1530},
    {1532},
    {1533},
    {1541},
    {1542},
    {1543},
    {1545},
    {1546},
    {1547},
    {1548},
    {1551, 1562},
    {1552},
    {1554},
    {1555},
    {1556},
    {1557},
    {1558},
    {1560},
    {1561},
    {1563},
    {1566},
    {1568},
    {1572},
    {1574},
    {1576},
    {1577},
    {1580},
    {1581},
    {1582},
    {1583},
    {1584},
    {1588},
    {1589},
    {1590},
    {1592},
    {1594},
    {1595},
    {1600},
    {1601},
    {1603},
    {1604},
    {1606},
    {1607},
    {1608},
    {1609},
    {1610},
    {1611},
    {1613},
    {1614},
    {1615},
    {1616},
    {1618},
    {1620},
    {1621},
    {1624},
    {1626},
    {1629},
    {1630},
    {1632},
    {1634},
    {1641},
    {1643},
    {1646},
    {1650},
    {1651},
    {1652},
    {1653},
    {1654},
    {1655},
    {1656},
    {1657},
    {1658},
    {1659},
    {1660},
    {1662},
    {1663},
    {1671},
    {1676},
    {1678},
    {1679},
    {1680},
    {1681},
    {1683},
    {1687},
    {1692},
    {1693},
    {1694},
    {1698},
    {1699},
    {1700}
};

const transistor_t MOS6502_TRANSISTOR_DEFS[] = {
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[0], 7, 253, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1], 6, 269, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[2], 4, 551, 718},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[3], 3, 179, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[4], 1, 551, 881},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[5], 4, 11, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[6], 1, 144, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[7], 1, 279, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[7], 1, 649, 865},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[8], 1, 649, 1572},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[9], 1, 148, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[9], 1, 341, 1565},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[10], 2, 35, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[11], 2, 173, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[12], 1, 551, 871},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[13], 1, 38, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[14], 1, 359, 1080},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[14], 1, 423, 1539},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[14], 1, 463, 1682},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[14], 1, 467, 1348},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[15], 1, 551, 638},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[15], 1, 649, 1517},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[16], 2, 374, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[17], 1, 47, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[17], 1, 225, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[18], 1, 649, 1482},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[19], 2, 294, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[20], 1, 435, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[21], 1, 551, 666},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[22], 5, 456, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[22], 5, 487, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[23], 5, 551, 1156},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[24], 5, 551, 1493},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[25], 5, 551, 1192},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[26], 5, 59, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[26], 5, 338, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[27], 8, 242, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[28], 8, 551, 674},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[29], 8, 254, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[29], 8, 551, 1161},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[30], 7, 551, 1152},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[31], 7, 551, 1103},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[32], 6, 551, 1700},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[33], 3, 278, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[33], 3, 350, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[34], 7, 551, 1401},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[35], 7, 551, 1277},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[36], 5, 551, 1225},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[37], 3, 255, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[38], 5, 551, 652},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[39], 3, 57, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[39], 3, 442, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[40], 4, 551, 895},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[41], 1, 551, 559},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[42], 1, 131, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[42], 1, 551, 679},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[43], 2, 551, 1033},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[44], 3, 303, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[45], 1, 30, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[46], 1, 551, 1286},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[47], 1, 70, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[47], 1, 646, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[48], 1, 998, 1306},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[49], 2, 551, 727},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[50], 2, 551, 934},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[51], 1, 649, 1233},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[52], 1, 205, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[53], 1, 12, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[53], 1, 551, 1539},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 13, 1003},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 51, 86},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 311, 1642},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 403, 711},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 478, 1369},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 1084, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 1135, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 1406, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[55], 1, 642, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[56], 2, 551, 809},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[57], 2, 551, 1216},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[58], 2, 551, 617},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[59], 2, 551, 684},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[60], 2, 551, 1255},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[61], 2, 6, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[62], 2, 551, 1209},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[63], 2, 34, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[64], 2, 551, 1515},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[65], 2, 471, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[66], 2, 21, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[67], 2, 551, 1522},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[68], 2, 551, 821},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[69], 2, 551, 603},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[70], 1, 551, 1597},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[71], 1, 551, 806},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[72], 1, 551, 1489},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[73], 1, 551, 595},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 13, 1532},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 48, 478},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 51, 288},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 202, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 311, 576},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 403, 1650},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 496, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 937, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[75], 1, 493, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[76], 1, 551, 621},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 551, 1252},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[78], 2, 551, 781},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[79], 2, 551, 620},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[80], 2, 551, 712},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[81], 5, 551, 1096},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 142, 946},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 153, 247},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 274, 1613},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 292, 400},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 300, 1380},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 641, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 714, 1073},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[82], 1, 732, 1671},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[83], 5, 551, 1696},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[84], 1, 551, 1535},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[85], 2, 474, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[86], 1, 294, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[87], 2, 23, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[87], 2, 551, 1482},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[88], 1, 551, 1014},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[89], 1, 551, 643},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[90], 1, 446, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[91], 3, 495, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[92], 3, 14, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[93], 1, 327, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[94], 1, 551, 1034},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[95], 1, 551, 1106},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[96], 3, 551, 646},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[97], 1, 551, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[98], 1, 128, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[99], 5, 551, 1095},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[100], 1, 371, 643},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[100], 1, 611, 687},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[101], 2, 64, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[102], 2, 551, 1167},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[103], 1, 688, 901},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[104], 1, 551, 1178},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[105], 1, 210, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[105], 1, 551, 1303},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[106], 1, 517, 938},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[107], 2, 551, 1388},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[108], 1, 480, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[109], 1, 430, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[110], 1, 551, 1357},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[111], 1, 551, 947},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[112], 1, 76, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[113], 3, 551, 1415},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[114], 1, 551, 1242},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[114], 1, 566, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[115], 1, 417, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[116], 1, 551, 1013},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[117], 1, 525, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[118], 1, 309, 346},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[119], 2, 551, 641},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[120], 1, 649, 1309},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[121], 2, 551, 760},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[121], 2, 551, 1061},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[122], 1, 551, 1416},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[123], 1, 551, 1625},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[124], 1, 551, 1346},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[125], 1, 649, 1144},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[126], 1, 551, 1580},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[127], 1, 367, 402},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[128], 2, 548, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[129], 1, 372, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[130], 1, 551, 1646},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[131], 1, 693, 708},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[132], 1, 206, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[133], 1, 551, 1477},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[134], 1, 551, 1421},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[135], 1, 551, 1578},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[136], 1, 551, 1598},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[137], 2, 551, 1081},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[138], 1, 551, 1607},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[139], 1, 551, 1529},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[140], 4, 551, 562},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[141], 1, 140, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[142], 1, 551, 1496},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[143], 1, 112, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[144], 1, 134, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[144], 1, 416, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 551, 1573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 53, 397},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 164, 310},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 327, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 598, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 863, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 1176, 1396},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 1272, 1618},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[147], 1, 551, 631},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[148], 7, 551, 1437},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[149], 1, 551, 594},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[149], 1, 649, 1248},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[150], 2, 462, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[151], 2, 551, 919},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[152], 1, 416, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[153], 1, 208, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[154], 2, 167, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 13, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 51, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 53, 403},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 164, 478},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 311, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 990, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 1148, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 1272, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[156], 1, 163, 422},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[156], 1, 551, 1552},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 551, 615},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 551, 685},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 551, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[158], 1, 1026, 1265},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[159], 2, 551, 1375},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[160], 1, 551, 959},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[161], 2, 551, 753},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[162], 1, 2, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[163], 2, 551, 1327},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[164], 1, 551, 1085},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[165], 1, 74, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[165], 1, 128, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[166], 1, 551, 1010},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[167], 2, 420, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[168], 5, 297, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[169], 4, 551, 813},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[169], 4, 551, 1143},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[170], 3, 551, 1229},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[171], 7, 551, 1645},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[172], 7, 551, 1627},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[173], 8, 551, 777},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[174], 6, 551, 1308},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[175], 7, 551, 939},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[176], 8, 551, 1644},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[177], 6, 551, 1689},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[178], 7, 551, 1463},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[179], 2, 551, 1079},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[180], 1, 62, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[181], 1, 308, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[182], 1, 551, 958},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[182], 1, 649, 792},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[183], 1, 551, 936},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[184], 1, 551, 1479},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[185], 2, 551, 894},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[186], 2, 407, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[187], 1, 551, 1123},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[188], 1, 551, 678},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[189], 1, 551, 1474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[190], 1, 207, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[190], 1, 551, 1614},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[191], 1, 551, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[192], 1, 551, 560},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[192], 1, 551, 1569},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[193], 1, 551, 1183},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[193], 1, 551, 1240},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[193], 1, 649, 1179},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[194], 1, 551, 713},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[195], 1, 437, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[196], 2, 551, 1600},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[197], 1, 551, 1690},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[198], 1, 551, 1512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[199], 1, 551, 682},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[200], 1, 217, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[201], 2, 500, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[202], 2, 25, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[203], 5, 551, 1118},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[204], 1, 22, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[205], 4, 143, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[206], 5, 551, 1402},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[207], 5, 399, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[208], 5, 551, 1485},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[209], 5, 551, 1245},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[210], 5, 551, 1339},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[211], 5, 551, 778},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[212], 5, 551, 1604},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[213], 4, 551, 567},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[214], 5, 551, 1196},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[215], 4, 551, 1367},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[216], 5, 83, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[217], 4, 551, 1505},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[218], 5, 551, 1410},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[219], 2, 551, 1326},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[220], 1, 551, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[221], 1, 195, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[222], 1, 245, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[222], 1, 419, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[223], 1, 551, 930},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[223], 1, 551, 1404},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[224], 2, 551, 772},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[225], 1, 289, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[225], 1, 551, 1467},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[226], 2, 56, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[227], 3, 551, 1353},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 13, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 51, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 311, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 478, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 551, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 551, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[228], 1, 551, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[229], 1, 551, 1107},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[230], 1, 448, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[231], 1, 363, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[231], 1, 383, 905},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[231], 1, 460, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[232], 1, 551, 728},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[233], 1, 756, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[234], 1, 930, 1100},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[235], 2, 551, 1591},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[236], 2, 510, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[237], 1, 408, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[237], 1, 551, 688},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[238], 4, 551, 1695},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[239], 5, 343, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[240], 1, 129, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[240], 1, 631, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[241], 2, 248, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[242], 1, 96, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[243], 1, 551, 1341},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[244], 1, 36, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[245], 2, 514, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[246], 3, 551, 850},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[247], 1, 551, 1574},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[248], 3, 47, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[249], 1, 403, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[250], 1, 551, 769},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[251], 1, 551, 577},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[252], 9, 551, 1683},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[253], 2, 551, 1301},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[254], 1, 561, 1193},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[255], 1, 170, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[255], 1, 207, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[255], 1, 649, 1614},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[256], 1, 332, 1464},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[257], 2, 551, 1073},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[258], 1, 78, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[258], 1, 179, 1139},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[259], 2, 551, 1409},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[260], 3, 551, 1201},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[261], 1, 551, 1022},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[261], 1, 649, 1004},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[262], 1, 558, 793},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[263], 1, 537, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[264], 3, 551, 1342},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 27, 883},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 140, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 206, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 488, 1194},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 644, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 1097, 1701},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 1286, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 1454, 1477},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 2, 1028},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 12, 1080},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 16, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 368, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 391, 467},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 423, 1438},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 463, 1596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 551, 1109},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 551, 1422},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 551, 1697},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 902, 1275},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[266], 1, 1074, 1347},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[267], 3, 188, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[268], 2, 551, 906},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[269], 9, 551, 1630},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[270], 2, 551, 1133},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[271], 2, 551, 1168},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[272], 2, 551, 1446},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[273], 4, 551, 1173},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[274], 3, 551, 1260},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[275], 6, 551, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[276], 2, 551, 1364},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[277], 3, 184, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[278], 2, 551, 1142},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[279], 2, 45, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[280], 2, 551, 870},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[281], 2, 177, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[282], 1, 161, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[283], 1, 349, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[283], 1, 551, 1017},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[284], 1, 551, 1672},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[285], 3, 276, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[286], 3, 551, 733},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[287], 1, 1092, 1095},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[287], 1, 1335, 1696},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[288], 3, 133, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[289], 1, 551, 1475},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[290], 1, 475, 1081},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[291], 3, 551, 1691},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[292], 2, 519, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[293], 2, 79, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[294], 2, 329, 1019},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[295], 1, 551, 1408},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[295], 1, 911, 1525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[295], 1, 1071, 1672},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[295], 1, 1427, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[296], 2, 551, 1104},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[297], 1, 551, 1047},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[298], 6, 551, 1445},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[299], 1, 551, 941},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[300], 2, 551, 764},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[301], 5, 551, 1197},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[302], 5, 103, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[303], 1, 551, 1618},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[304], 1, 551, 1469},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[305], 1, 450, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[306], 3, 551, 865},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 71, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 205, 883},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 476, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 483, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 488, 1628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 715, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 824, 1440},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[307], 1, 965, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[308], 1, 882, 1021},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[309], 2, 551, 1211},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[310], 3, 551, 608},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[311], 1, 551, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[311], 1, 551, 1023},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[311], 1, 649, 1526},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[312], 1, 649, 785},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[313], 2, 551, 789},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[314], 1, 551, 986},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[315], 1, 551, 1145},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[315], 1, 649, 1545},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[316], 1, 551, 1059},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[317], 1, 56, 1384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[317], 1, 204, 352},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[318], 2, 551, 801},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[319], 2, 551, 948},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[320], 1, 551, 954},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[321], 1, 551, 1021},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[322], 1, 649, 1333},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[323], 1, 551, 838},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[324], 5, 249, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[325], 2, 551, 842},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[326], 2, 551, 661},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[327], 1, 181, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[328], 4, 551, 612},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[329], 1, 371, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[330], 6, 364, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[331], 1, 324, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[332], 1, 551, 847},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[333], 2, 551, 826},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[334], 1, 551, 984},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[334], 1, 734, 845},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[335], 1, 551, 752},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[336], 1, 551, 874},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[337], 1, 412, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[338], 1, 551, 1426},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[339], 3, 551, 1278},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[340], 2, 551, 961},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[341], 1, 551, 1306},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[342], 1, 244, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[342], 1, 551, 840},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[343], 1, 649, 1474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[344], 1, 1096, 1536},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 53, 63},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 114, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 164, 607},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 301, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 565, 1272},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 834, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 978, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[345], 1, 1136, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[346], 1, 191, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[347], 4, 551, 995},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[348], 2, 551, 1121},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 551, 1154},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[350], 1, 551, 798},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[351], 1, 147, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[352], 1, 117, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[352], 1, 551, 1403},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 502, 1288},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 551, 1265},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 726, 1095},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 1288, 1379},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 1585, 1696},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[354], 6, 551, 1336},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[355], 1, 111, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[355], 1, 477, 1441},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[355], 1, 551, 1027},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[356], 1, 551, 831},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[356], 1, 551, 886},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[357], 8, 348, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[358], 7, 551, 795},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[359], 8, 176, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[359], 8, 551, 1524},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[360], 8, 165, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[361], 3, 551, 1543},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[362], 4, 551, 1521},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[363], 5, 551, 974},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[364], 3, 539, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[364], 3, 551, 683},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[365], 4, 551, 1447},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[366], 8, 366, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[367], 8, 522, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[367], 8, 551, 767},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[368], 8, 551, 741},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[369], 8, 482, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[370], 8, 551, 704},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[371], 8, 4, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[372], 8, 551, 1212},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[373], 7, 299, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[373], 7, 551, 1457},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[374], 6, 283, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[375], 8, 268, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[376], 8, 551, 571},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[377], 7, 256, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[378], 5, 551, 1582},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[379], 6, 551, 657},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[380], 3, 511, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[381], 1, 551, 943},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[382], 1, 536, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[383], 6, 296, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[384], 1, 20, 577},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[384], 1, 550, 1062},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[385], 1, 1456, 1666},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[386], 2, 551, 1086},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[387], 3, 504, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[388], 2, 331, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[389], 1, 551, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[390], 1, 551, 977},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[391], 2, 551, 1373},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[392], 2, 551, 635},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[392], 2, 551, 1594},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[393], 2, 7, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[394], 2, 285, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[394], 2, 551, 785},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[395], 2, 551, 1309},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[396], 2, 145, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[396], 2, 551, 1444},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[397], 2, 461, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[397], 2, 466, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[398], 2, 551, 604},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[398], 2, 551, 1699},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[399], 2, 551, 1065},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[400], 2, 41, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[401], 2, 36, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[401], 2, 221, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[402], 2, 369, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[403], 2, 551, 587},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[404], 1, 551, 585},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[404], 1, 649, 1680},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[405], 1, 214, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[406], 1, 551, 1694},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[406], 1, 649, 1448},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[407], 2, 551, 1117},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[408], 1, 395, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[409], 2, 551, 800},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 247, 673},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 274, 332},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 292, 472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 300, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 346, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 714, 1302},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 832, 946},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 1052, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[411], 1, 551, 1218},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[412], 1, 124, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[413], 1, 551, 923},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[414], 1, 215, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[415], 2, 534, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 551, 681},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[417], 1, 1074, 1160},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[418], 1, 172, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[419], 1, 65, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[419], 1, 551, 833},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[419], 1, 649, 1460},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[420], 1, 229, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[421], 1, 551, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[422], 1, 1481, 1685},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[423], 2, 551, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[424], 1, 227, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[425], 1, 551, 1029},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[426], 1, 551, 876},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[427], 2, 543, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[428], 1, 388, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[429], 2, 961, 1354},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[430], 1, 551, 1244},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[431], 1, 551, 805},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[432], 2, 550, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[433], 1, 544, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[434], 1, 397, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[435], 1, 11, 1544},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[436], 1, 317, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[437], 1, 101, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[437], 1, 649, 1676},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[438], 1, 551, 825},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[439], 1, 141, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[439], 1, 551, 907},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[440], 1, 551, 1648},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[441], 1, 551, 927},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[442], 4, 298, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[443], 1, 340, 805},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[443], 1, 469, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[444], 1, 551, 1134},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[445], 2, 551, 1243},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[446], 1, 122, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 120, 373},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 408, 1127},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 614, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 647, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 676, 1343},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 891, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 1011, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 1284, 1592},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[448], 1, 551, 920},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[449], 1, 533, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[450], 1, 328, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 551, 1599},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[452], 1, 355, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[452], 1, 551, 1330},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[452], 1, 649, 1281},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[453], 1, 245, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[454], 1, 551, 942},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[454], 1, 551, 1370},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[455], 4, 384, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[456], 2, 291, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[457], 1, 111, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[457], 1, 494, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[458], 1, 484, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[459], 1, 551, 1666},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 95, 676},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 120, 232},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 408, 966},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 696, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 1267, 1414},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 1284, 1516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 1419, 1626},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[460], 1, 1611, 1658},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 71, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 120, 1440},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 205, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 408, 483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 476, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 676, 715},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 965, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 1284, 1628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[462], 1, 50, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[462], 1, 551, 1042},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 136, 498},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 362, 1001},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 551, 1536},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 896, 1661},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[464], 2, 551, 803},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[465], 2, 551, 804},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[466], 3, 321, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[467], 1, 551, 746},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[467], 1, 745, 1404},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[468], 1, 41, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[469], 1, 313, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[469], 1, 412, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[469], 1, 533, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[470], 2, 258, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[471], 1, 551, 722},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[472], 2, 551, 810},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[473], 1, 551, 1249},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[474], 2, 551, 1199},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[475], 1, 551, 1028},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[476], 1, 551, 1263},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[477], 1, 466, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[478], 2, 551, 1684},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[479], 3, 10, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[480], 1, 32, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[481], 2, 551, 1271},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[482], 2, 551, 1572},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[483], 1, 649, 1223},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[484], 1, 551, 945},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[484], 1, 649, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[485], 1, 551, 639},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[486], 1, 551, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[487], 1, 199, 621},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[488], 1, 251, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[489], 1, 431, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[490], 2, 551, 815},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[491], 1, 551, 651},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[491], 1, 551, 1141},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[491], 1, 649, 1620},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[492], 3, 432, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[493], 1, 418, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[493], 1, 551, 780},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[493], 1, 551, 1188},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[494], 8, 551, 736},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[495], 1, 551, 1396},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[496], 1, 237, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[497], 1, 551, 1640},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[498], 2, 551, 735},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[499], 1, 1185, 1372},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[500], 2, 171, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[501], 1, 551, 1250},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[502], 1, 267, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[503], 1, 22, 1553},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[504], 2, 190, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[505], 2, 551, 868},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[506], 1, 183, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[507], 1, 152, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[508], 1, 551, 914},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[509], 1, 134, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[509], 1, 551, 662},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[510], 2, 126, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[511], 1, 649, 934},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[512], 4, 551, 1184},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[513], 1, 866, 1640},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[513], 1, 1388, 1638},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[514], 1, 551, 791},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[514], 1, 649, 1315},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[515], 1, 551, 1213},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[516], 1, 551, 738},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[517], 1, 387, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[518], 1, 551, 1540},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[519], 2, 551, 1613},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[520], 1, 58, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[520], 1, 551, 1241},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 53, 729},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 160, 1456},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 260, 849},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 445, 967},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 671, 1124},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 719, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 998, 1220},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 1475, 1634},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 551, 1194},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[523], 1, 551, 1628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[524], 1, 359, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[525], 1, 326, 872},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[526], 1, 224, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[527], 3, 361, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[528], 5, 551, 1279},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[529], 1, 551, 1312},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[530], 1, 193, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[530], 1, 649, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[531], 3, 264, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 551, 1661},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 53, 1155},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 164, 524},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 990, 1503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 1130, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 1138, 1234},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 1176, 1660},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 1272, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[533], 1, 1320, 1608},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[534], 6, 551, 1331},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[535], 1, 8, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[536], 1, 505, 836},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[537], 2, 551, 953},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[538], 1, 367, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 551, 1328},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 88, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 102, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 157, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 551, 797},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 551, 1159},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 551, 1282},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[540], 1, 551, 1652},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[541], 2, 172, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[542], 2, 551, 642},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[543], 2, 81, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[544], 2, 551, 994},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[545], 2, 551, 932},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[546], 2, 551, 1333},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[547], 1, 551, 761},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[548], 1, 527, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[549], 2, 551, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[550], 1, 551, 650},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[551], 1, 169, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[551], 1, 318, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[551], 1, 551, 1015},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[552], 1, 551, 1389},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[553], 2, 551, 1498},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 551, 1465},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 247, 832},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 274, 472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 292, 1052},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 300, 1302},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 332, 714},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 346, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 673, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[555], 1, 946, 1609},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[556], 1, 665, 1042},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[557], 2, 551, 989},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[558], 1, 551, 861},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[559], 1, 551, 829},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[560], 1, 551, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[560], 1, 649, 812},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[561], 1, 551, 912},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[562], 1, 295, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[563], 1, 551, 1006},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[564], 1, 551, 900},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[565], 1, 526, 1002},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[566], 2, 551, 1203},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[567], 1, 551, 1680},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[568], 1, 236, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[568], 1, 551, 981},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[569], 2, 551, 873},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[570], 1, 551, 1246},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[571], 1, 551, 717},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[572], 1, 551, 1264},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[572], 1, 605, 1345},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[573], 1, 277, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[574], 3, 551, 1248},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[575], 1, 551, 648},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[576], 2, 381, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[577], 1, 1180, 1528},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[577], 1, 1195, 1249},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[578], 1, 551, 574},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[579], 1, 252, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[579], 1, 649, 733},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[580], 1, 445, 1637},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[581], 2, 551, 1147},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[582], 4, 551, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[583], 1, 551, 970},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[584], 1, 449, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[585], 1, 551, 1128},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[585], 1, 649, 668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[586], 1, 551, 911},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[587], 1, 351, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[588], 1, 382, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[589], 1, 315, 1686},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[590], 1, 551, 654},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[590], 1, 649, 1174},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[591], 1, 314, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[592], 1, 551, 1319},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[592], 1, 649, 1678},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[593], 4, 150, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[594], 1, 280, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[594], 1, 551, 1307},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[595], 1, 430, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[596], 1, 551, 664},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[597], 1, 551, 956},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[598], 1, 551, 1293},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[599], 1, 596, 1107},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 28, 569},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 106, 411},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 151, 243},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 360, 730},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 458, 1494},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 518, 1292},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 699, 1617},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 816, 855},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[601], 1, 135, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[601], 1, 551, 875},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[602], 2, 551, 851},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[603], 1, 551, 707},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[604], 1, 551, 1324},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[605], 2, 551, 670},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[606], 3, 551, 1350},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[607], 1, 465, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[607], 1, 551, 1160},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[608], 2, 199, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[609], 1, 422, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[609], 1, 551, 928},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[610], 2, 551, 1206},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[611], 1, 551, 1298},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[612], 2, 551, 632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[613], 1, 551, 887},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[613], 1, 551, 1266},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[614], 1, 386, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 3, 1681},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 80, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 180, 686},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 277, 1087},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 328, 1385},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 610, 1198},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 713, 1417},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 987, 1513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[616], 1, 551, 774},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[617], 1, 192, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[618], 1, 551, 1687},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[619], 3, 551, 1174},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[620], 1, 529, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[621], 1, 551, 1677},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[622], 1, 551, 853},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[623], 1, 551, 917},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[624], 1, 551, 1131},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[625], 1, 551, 1214},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[626], 1, 551, 739},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[626], 1, 649, 1399},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[627], 2, 551, 1289},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[628], 1, 551, 879},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[629], 1, 146, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[630], 1, 551, 1548},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[631], 1, 551, 1507},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[632], 1, 213, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[632], 1, 428, 1012},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[632], 1, 551, 708},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[633], 1, 551, 1567},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[634], 1, 226, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[635], 1, 551, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[636], 1, 551, 1579},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[637], 1, 551, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[638], 1, 337, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[639], 7, 551, 1570},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[640], 8, 551, 1296},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[640], 8, 551, 1550},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[641], 8, 551, 1593},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[642], 1, 249, 583},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[643], 1, 321, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[643], 1, 436, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[644], 1, 1332, 1506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[645], 1, 551, 863},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[646], 1, 551, 1462},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[647], 1, 975, 1537},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[648], 2, 551, 858},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[649], 1, 551, 611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[650], 1, 551, 1553},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[651], 2, 52, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[652], 8, 75, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[653], 7, 551, 1063},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[654], 4, 320, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[655], 3, 551, 1232},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[656], 4, 241, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[657], 6, 551, 1378},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[658], 1, 447, 673},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[659], 2, 551, 1671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[660], 1, 551, 1348},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[660], 1, 551, 1438},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[661], 1, 551, 1483},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[662], 3, 542, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[663], 1, 551, 1189},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 18, 463},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 24, 1028},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 31, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 37, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 42, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 46, 415},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 49, 1334},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 68, 1169},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 73, 1294},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 86, 861},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 93, 1631},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 94, 1357},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 100, 1129},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 108, 1149},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 122, 243},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 156, 780},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 166, 827},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 184, 398},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 184, 750},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 184, 1560},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 209, 1433},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 219, 1667},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 220, 1201},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 223, 1082},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 224, 695},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 234, 1622},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 237, 1369},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 245, 893},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 245, 1257},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 245, 1261},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 245, 1605},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 245, 1659},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 251, 1337},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 259, 1429},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 295, 1606},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 319, 948},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 326, 667},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 339, 563},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 344, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 387, 1135},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 405, 716},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 411, 1005},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 423, 636},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 425, 1551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 452, 814},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 458, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 459, 1642},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 467, 1587},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 489, 508},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 518, 1529},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 521, 1455},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 527, 591},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 551, 830},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 551, 1233},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 555, 637},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 558, 619},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 569, 1035},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 582, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 589, 1323},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 618, 747},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 645, 1478},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 658, 1362},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 663, 1697},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 690, 1275},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 697, 1648},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 711, 1578},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 712, 1322},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 730, 1500},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 776, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 783, 842},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 788, 864},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 818, 1453},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 836, 1534},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 845, 1377},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 855, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 871, 1495},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 874, 1647},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 903, 1259},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 905, 1391},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 917, 1360},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 920, 1654},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 924, 1617},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 950, 1251},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1003, 1105},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1055, 1406},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1072, 1571},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1076, 1120},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1078, 1510},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1080, 1344},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1084, 1291},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1137, 1350},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1168, 1514},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1171, 1586},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1201, 1509},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1252, 1283},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1260, 1562},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1273, 1358},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1276, 1364},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1400, 1664},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 1432, 1507},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[665], 1, 379, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[666], 1, 551, 609},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[666], 1, 551, 668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[666], 1, 649, 1128},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[667], 1, 211, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[668], 1, 421, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[669], 2, 551, 904},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[670], 1, 551, 915},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[671], 2, 551, 1076},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[672], 1, 302, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[673], 1, 551, 622},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 549, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[675], 1, 551, 1703},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[676], 1, 551, 1440},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[677], 2, 17, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[677], 2, 551, 1517},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[678], 1, 551, 998},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[679], 1, 5, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[680], 1, 671, 1535},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 27, 937},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 48, 1286},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 140, 576},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 202, 1194},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 206, 288},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 496, 1477},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 644, 1532},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 1650, 1701},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[682], 1, 538, 601},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[682], 1, 551, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[683], 2, 551, 1528},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[684], 1, 551, 1253},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[685], 1, 238, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[686], 1, 649, 789},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[687], 1, 551, 1399},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[687], 1, 649, 1151},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[688], 1, 551, 1311},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[689], 2, 551, 1227},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[690], 1, 551, 644},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[691], 1, 551, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[692], 1, 260, 1191},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[693], 2, 551, 1610},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[694], 1, 551, 1576},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[694], 1, 640, 1169},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[695], 1, 558, 572},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[696], 2, 551, 1158},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[697], 1, 551, 1099},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[698], 2, 551, 1019},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[699], 2, 551, 1603},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[700], 2, 551, 933},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[701], 2, 551, 1334},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[702], 1, 230, 959},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[702], 1, 551, 1045},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[702], 1, 703, 731},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[703], 1, 551, 1007},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[704], 3, 551, 1057},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[705], 1, 284, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[706], 1, 649, 1061},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[707], 1, 551, 844},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[708], 2, 19, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[709], 1, 425, 460},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[710], 2, 551, 1428},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[711], 2, 551, 1044},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[712], 1, 551, 1290},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[712], 1, 649, 910},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[713], 2, 272, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[714], 1, 551, 860},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[714], 1, 551, 1405},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[714], 1, 649, 1589},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[715], 1, 551, 1205},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[716], 1, 551, 1542},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[717], 1, 648, 1575},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[718], 1, 551, 1701},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[719], 1, 551, 793},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[719], 1, 551, 1527},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[719], 1, 551, 1531},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[720], 2, 158, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[721], 2, 551, 1439},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[722], 2, 546, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[723], 1, 551, 1146},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[724], 2, 551, 1239},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[725], 3, 551, 835},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[726], 1, 29, 50},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[727], 3, 551, 597},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 429, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 807, 1125},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[729], 3, 270, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[730], 3, 551, 669},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[731], 1, 105, 724},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[732], 1, 81, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[733], 1, 551, 1323},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[734], 3, 551, 1315},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 53, 556},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 164, 725},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 512, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 650, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 758, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 990, 1237},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 1176, 1512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 1272, 1472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[736], 1, 477, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[737], 1, 326, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[738], 1, 551, 1622},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[739], 1, 204, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[740], 1, 99, 1193},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[740], 1, 551, 1069},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[741], 2, 551, 744},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[742], 1, 1090, 1489},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[743], 1, 551, 1181},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[744], 1, 481, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[745], 1, 409, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[745], 1, 551, 1032},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[746], 2, 551, 1362},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[747], 1, 27, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 91, 1647},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 286, 1495},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 424, 508},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 660, 1433},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 697, 1051},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 759, 827},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 898, 1283},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 1116, 1337},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[749], 1, 439, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[750], 1, 1263, 1623},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[751], 1, 551, 1236},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[752], 1, 227, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[753], 1, 376, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[753], 1, 551, 1452},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[754], 1, 551, 987},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[755], 2, 551, 659},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[756], 1, 528, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[756], 1, 551, 1036},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[757], 1, 347, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[757], 1, 551, 1398},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[757], 1, 551, 1664},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[758], 1, 101, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[758], 1, 396, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[758], 1, 551, 1676},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[759], 1, 551, 1669},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[760], 2, 551, 802},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[761], 1, 42, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[762], 1, 551, 837},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[763], 1, 551, 925},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 65, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 551, 1460},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[765], 1, 551, 1621},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[766], 1, 449, 935},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 244, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[768], 1, 425, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[769], 1, 551, 1436},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[770], 2, 257, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[771], 1, 383, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[772], 1, 551, 964},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[773], 1, 265, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[774], 1, 551, 1359},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 551, 1698},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 95, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 232, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 488, 1516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 696, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 883, 1626},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 966, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 980, 1414},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[776], 1, 1484, 1658},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[777], 1, 271, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[778], 1, 440, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[778], 1, 551, 1347},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 86, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 488, 1135},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 711, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 824, 1003},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 883, 1084},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 1287, 1642},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 1369, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 1406, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[780], 1, 415, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[781], 1, 9, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[782], 1, 551, 867},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[783], 1, 551, 715},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[784], 1, 345, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[785], 1, 551, 892},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[786], 1, 551, 1077},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 53, 1385},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 80, 1272},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 164, 1087},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 180, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 990, 1417},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 1176, 1513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 1198, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[787], 1, 1387, 1681},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[788], 1, 551, 1565},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[789], 2, 551, 901},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[790], 1, 551, 623},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 73, 1655},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 118, 234},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 306, 716},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 339, 1285},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 376, 1066},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 535, 1171},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 695, 916},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 1360, 1590},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[791], 1, 1571, 1601},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[792], 3, 507, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[793], 1, 551, 1674},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[794], 1, 473, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[794], 1, 551, 788},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[795], 1, 310, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[796], 2, 551, 1568},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[797], 8, 551, 775},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[798], 8, 0, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[799], 7, 441, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[800], 8, 305, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[801], 8, 551, 1075},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[802], 6, 551, 755},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[802], 6, 551, 1041},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[803], 7, 551, 586},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[804], 7, 551, 1363},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[805], 8, 130, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[806], 6, 551, 1219},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[807], 6, 551, 1639},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[808], 5, 551, 1321},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[809], 6, 551, 848},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 551, 1351},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 71, 614},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 205, 891},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 373, 1440},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 476, 647},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 483, 1127},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 715, 1343},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 965, 1011},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[811], 1, 1592, 1628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[812], 1, 551, 841},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[813], 1, 551, 1624},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[814], 1, 551, 1345},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[814], 1, 551, 1537},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[814], 1, 551, 1662},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[815], 1, 551, 1274},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[816], 2, 551, 1098},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[817], 1, 551, 968},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 211, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 551, 706},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[819], 1, 551, 705},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[820], 1, 551, 1153},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[821], 1, 551, 1564},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[822], 1, 826, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[822], 1, 1467, 1519},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[823], 2, 197, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 22, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 247, 954},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 271, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 274, 481},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 292, 643},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 300, 526},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 367, 946},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[824], 1, 714, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[825], 1, 352, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[826], 5, 551, 1318},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[827], 1, 551, 807},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[828], 1, 551, 1043},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[829], 2, 551, 818},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[830], 1, 551, 1101},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[831], 1, 138, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[832], 1, 551, 1111},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[832], 1, 551, 1686},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[833], 1, 551, 1685},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[834], 1, 551, 1231},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[835], 1, 551, 1596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1, 1674},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 11, 54},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 13, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 14, 290},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 15, 469},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 17, 547},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 19, 890},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 20, 982},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 26, 916},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 28, 169},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 29, 554},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 30, 1040},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 33, 819},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 39, 1556},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 43, 89},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 44, 1691},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 51, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 53, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 55, 815},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 61, 1670},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 63, 556},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 65, 106},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 66, 444},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 66, 1025},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 67, 714},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 72, 923},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 79, 1317},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 84, 431},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 85, 360},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 87, 516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 91, 355},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 92, 749},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 97, 1688},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 98, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 103, 1207},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 110, 944},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 113, 1384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 114, 512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 115, 710},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 118, 694},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 120, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 125, 1467},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 131, 1305},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 137, 816},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 144, 729},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 149, 435},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 151, 1089},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 158, 1038},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 160, 1635},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 162, 329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 164, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 167, 997},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 168, 1106},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 173, 590},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 178, 541},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 179, 262},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 185, 1355},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 187, 1090},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 188, 451},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 191, 306},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 194, 933},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 196, 323},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 204, 1050},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 207, 1494},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 210, 568},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 212, 1361},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 239, 1629},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 247, 689},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 249, 334},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 258, 721},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 261, 790},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 261, 1673},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 263, 1026},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 269, 1150},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 273, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 274, 884},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 286, 627},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 292, 1471},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 300, 1112},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 301, 1512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 302, 573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 311, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 314, 1588},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 322, 1124},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 330, 1067},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 335, 624},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 336, 1268},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 342, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 353, 720},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 356, 786},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 357, 1303},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 365, 1064},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 370, 1649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 374, 929},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 377, 1051},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 381, 1633},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 385, 606},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 389, 1167},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 390, 946},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 392, 787},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 394, 815},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 403, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 404, 1293},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 408, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 410, 1184},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 413, 972},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 424, 651},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 426, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 437, 503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 438, 507},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 443, 1703},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 454, 835},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 455, 608},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 457, 869},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 464, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 468, 839},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 478, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 479, 530},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 485, 1497},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 488, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 490, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 491, 593},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 492, 560},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 495, 1692},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 498, 1420},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 500, 1583},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 506, 1118},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 509, 1393},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 515, 1342},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 520, 1481},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 523, 580},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 531, 853},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 535, 1304},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 551, 734},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 551, 872},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 551, 877},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 551, 882},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 551, 1566},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 552, 600},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 553, 799},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 565, 1472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 570, 581},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 578, 823},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 588, 1074},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 596, 1458},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 602, 688},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 607, 725},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 613, 1567},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 621, 751},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 625, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 634, 699},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 676},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 883},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1272},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1284},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 649, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 650, 978},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 655, 1195},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 660, 988},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 666, 737},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 668, 898},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 670, 698},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 672, 1668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 675, 1211},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 677, 1163},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 680, 1575},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 687, 1325},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 692, 1546},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 719, 1328},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 742, 1180},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 743, 1178},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 758, 1136},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 759, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 765, 963},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 768, 862},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 770, 796},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 771, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 811, 1638},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 820, 1569},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 822, 849},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 834, 1237},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 853, 1000},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 856, 947},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 859, 1612},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 860, 1116},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 880, 1093},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 885, 1266},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 886, 1655},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 887, 1269},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 888, 1197},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 918, 1220},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 923, 957},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 941, 1490},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 949, 1070},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 956, 1254},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 962, 1584},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 967, 1599},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 971, 1669},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1009, 1684},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1013, 1679},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1016, 1630},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1018, 1175},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1034, 1424},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1053, 1690},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1054, 1113},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1058, 1165},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1062, 1310},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1079, 1663},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1088, 1091},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1095, 1386},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1099, 1511},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1102, 1696},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1110, 1211},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1114, 1601},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1115, 1446},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1119, 1336},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1122, 1413},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1143, 1418},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1157, 1202},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1164, 1217},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1170, 1285},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1187, 1466},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1214, 1555},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1238, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1240, 1292},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1331, 1508},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1373, 1558},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1376, 1590},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1434, 1462},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1437, 1486},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1518, 1619},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1573, 1634},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[836], 1, 1627, 1653},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[837], 3, 551, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[838], 2, 551, 1024},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[839], 3, 551, 792},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[840], 3, 409, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[841], 3, 528, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[842], 2, 159, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[843], 3, 551, 1678},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[844], 3, 551, 889},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[845], 2, 132, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[846], 1, 110, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[846], 1, 551, 1187},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[847], 4, 380, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[848], 1, 551, 1635},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[849], 1, 551, 1382},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[850], 1, 551, 1140},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[850], 1, 634, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[851], 1, 363, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[852], 2, 551, 1651},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[853], 1, 551, 1431},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[854], 1, 649, 664},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[855], 1, 200, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[855], 1, 551, 1616},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 401, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 551, 1314},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[857], 1, 551, 1082},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[858], 1, 551, 779},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[859], 7, 551, 921},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[860], 5, 155, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[860], 5, 551, 1563},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[861], 4, 551, 1046},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[862], 4, 216, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[863], 3, 282, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[864], 2, 201, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[865], 1, 551, 1473},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[866], 1, 551, 845},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[867], 1, 312, 1609},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[868], 2, 142, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[869], 1, 414, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[870], 1, 468, 993},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[871], 1, 551, 725},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[872], 1, 551, 1129},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 524, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1130},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1155},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1234},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1608},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 551, 1660},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[874], 1, 341, 1264},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[875], 1, 551, 1157},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[876], 2, 551, 1407},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[877], 1, 551, 557},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[878], 1, 137, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[878], 1, 551, 1030},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[879], 1, 240, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[879], 1, 551, 575},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[879], 1, 551, 1455},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[880], 1, 551, 723},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 551, 1425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[882], 1, 877, 964},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[883], 7, 378, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[884], 7, 545, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[885], 5, 551, 782},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[885], 5, 551, 1039},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[886], 6, 551, 1501},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[887], 7, 551, 1412},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[887], 7, 551, 1468},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[888], 7, 551, 1459},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[889], 6, 551, 1538},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[890], 4, 551, 1020},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[891], 1, 551, 627},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[891], 1, 551, 1504},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[891], 1, 649, 952},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[892], 1, 551, 1223},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[893], 1, 551, 843},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[894], 1, 135, 271},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[895], 1, 92, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[895], 1, 551, 710},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[896], 1, 551, 656},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[897], 1, 551, 1177},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[897], 1, 551, 1492},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[898], 1, 307, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[899], 1, 551, 1200},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 120, 327},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 310, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 397, 408},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 598, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 676, 1396},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 756, 1284},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 863, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 1228, 1618},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[901], 1, 551, 570},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[902], 1, 99, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[903], 1, 228, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[903], 1, 842, 1496},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[904], 1, 551, 1262},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[905], 1, 551, 1491},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 325, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[907], 1, 551, 992},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[907], 1, 913, 1407},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[908], 2, 551, 1058},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[909], 1, 551, 556},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[910], 1, 169, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[910], 1, 318, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[911], 1, 349, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 551, 610},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[913], 1, 293, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[913], 1, 551, 637},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[914], 1, 551, 1004},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[915], 1, 551, 1526},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[915], 1, 649, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[916], 2, 551, 709},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[917], 2, 266, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[918], 1, 208, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 76, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 434, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 488, 1352},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 679, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 883, 1108},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 980, 1426},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 1403, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[920], 1, 989, 1390},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[921], 1, 551, 1352},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[922], 1, 189, 236},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[923], 1, 501, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[924], 1, 450, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[925], 2, 69, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[926], 3, 551, 1541},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[927], 1, 731, 1069},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 53, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 164, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 488, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 824, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 883, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 980, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 1176, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 1272, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[929], 1, 123, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[930], 1, 551, 1411},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[931], 1, 304, 1564},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[931], 1, 551, 1295},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[932], 1, 551, 686},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[933], 1, 551, 812},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 95, 1602},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 232, 347},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 418, 1516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 453, 696},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 473, 1626},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 575, 1414},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 616, 966},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 1365, 1658},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[935], 1, 551, 1519},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[936], 1, 362, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[937], 1, 649, 1375},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[938], 2, 551, 1442},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[939], 2, 551, 1392},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[940], 1, 505, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[941], 1, 476, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[942], 3, 551, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[943], 1, 551, 794},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[943], 1, 551, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[944], 1, 551, 1026},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[945], 1, 649, 1065},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[946], 1, 551, 1089},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[946], 1, 551, 1641},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[946], 1, 649, 846},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[947], 1, 551, 1456},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[948], 1, 491, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[949], 1, 265, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[950], 1, 551, 965},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[951], 1, 250, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[952], 1, 551, 702},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[953], 1, 385, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[954], 1, 551, 616},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[954], 1, 551, 1210},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[954], 1, 551, 1667},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[955], 1, 551, 762},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[956], 1, 551, 1451},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[957], 3, 551, 1595},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[958], 1, 26, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[959], 4, 551, 599},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[960], 1, 551, 880},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[961], 1, 551, 1525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[962], 1, 136, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[963], 1, 287, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[964], 1, 428, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[964], 1, 499, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[965], 1, 551, 756},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[966], 1, 551, 1643},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[967], 1, 551, 1275},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[968], 1, 551, 766},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[969], 1, 551, 1448},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[969], 1, 649, 932},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[970], 1, 551, 985},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[971], 1, 551, 1191},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[972], 1, 551, 1340},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 551, 758},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[974], 1, 551, 926},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[975], 1, 146, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[976], 1, 182, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[977], 2, 400, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[978], 1, 470, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[978], 1, 551, 988},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[978], 1, 551, 1657},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[979], 1, 748, 928},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[980], 1, 516, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[981], 1, 203, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[982], 1, 551, 1126},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[983], 2, 261, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[984], 1, 316, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[985], 1, 649, 1324},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[986], 1, 551, 1620},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[986], 1, 649, 651},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[987], 1, 551, 1545},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[988], 1, 445, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[989], 1, 209, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[990], 1, 551, 724},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[991], 1, 336, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[992], 1, 104, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[992], 1, 551, 931},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[992], 1, 551, 1338},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[993], 1, 551, 1665},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[994], 2, 551, 1549},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[995], 1, 312, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[996], 1, 558, 653},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 354, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 513, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[998], 1, 198, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[999], 1, 551, 564},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1000], 1, 469, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1000], 1, 894, 1612},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1001], 2, 406, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 1, 1272},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 53, 1202},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 84, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 97, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 164, 581},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 443, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 768, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 1176, 1629},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1003], 1, 427, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1004], 1, 649, 878},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1005], 1, 551, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1006], 1, 434, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1007], 1, 551, 1179},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1007], 1, 649, 1240},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1008], 1, 551, 640},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1008], 1, 618, 1235},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1009], 1, 329, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1009], 1, 551, 692},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1009], 1, 551, 1354},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1010], 1, 551, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 1436, 1475},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1012], 1, 551, 1636},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1013], 1, 551, 1175},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1014], 1, 551, 1195},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1015], 1, 551, 976},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1016], 1, 526, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1017], 1, 551, 991},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1018], 1, 540, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1018], 1, 551, 1450},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1019], 2, 551, 808},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1020], 1, 551, 1547},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1021], 1, 222, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1021], 1, 649, 850},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1022], 1, 183, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1023], 1, 551, 1208},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1024], 2, 323, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1025], 1, 483, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1026], 1, 542, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1026], 1, 551, 700},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1027], 1, 85, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1027], 1, 551, 1656},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1027], 1, 626, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1028], 1, 551, 1530},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 13, 644},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 27, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 51, 206},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 140, 311},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 403, 1701},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 478, 1286},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 1194, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 1477, 1632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1030], 1, 163, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1031], 1, 551, 1049},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1032], 1, 551, 628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1033], 1, 551, 854},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1034], 1, 174, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1034], 1, 551, 1002},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1035], 1, 551, 924},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1036], 1, 551, 1092},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1037], 1, 295, 1702},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1038], 1, 551, 1001},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1039], 1, 186, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1040], 2, 153, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1041], 1, 137, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1041], 1, 551, 979},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1041], 1, 649, 1030},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1042], 1, 509, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1042], 1, 1172, 1479},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1043], 1, 551, 878},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1044], 1, 58, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1045], 1, 551, 566},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1046], 1, 551, 561},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1046], 1, 551, 703},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1047], 1, 551, 583},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1048], 1, 551, 1395},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1048], 1, 649, 1221},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1049], 1, 551, 1139},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1049], 1, 922, 1389},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 53, 1157},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 164, 570},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 239, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 431, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 862, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 1138, 1688},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 1272, 1674},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 1320, 1703},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1051], 1, 551, 1190},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1052], 1, 551, 1435},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1053], 1, 551, 572},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1054], 1, 551, 1235},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1054], 1, 551, 1383},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1055], 1, 551, 1499},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1055], 1, 649, 889},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1056], 1, 139, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1057], 1, 551, 600},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1058], 1, 551, 630},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1059], 1, 40, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1059], 1, 551, 1423},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1060], 1, 551, 1005},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1061], 1, 551, 579},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1062], 1, 459, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1063], 1, 551, 1487},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1063], 1, 1111, 1491},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1064], 1, 551, 1561},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1065], 1, 551, 1615},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1066], 1, 624, 1047},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1067], 2, 551, 1297},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1068], 1, 551, 1054},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1069], 1, 551, 1224},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1069], 1, 649, 1049},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1070], 1, 395, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1071], 1, 551, 1374},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1072], 1, 551, 1035},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1073], 1, 551, 1366},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1074], 1, 452, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1074], 1, 551, 1581},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1074], 1, 551, 1602},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1075], 1, 773, 1029},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1076], 1, 551, 1668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1077], 1, 551, 910},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1078], 1, 175, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1079], 1, 551, 913},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1080], 1, 551, 584},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1080], 1, 1293, 1470},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1080], 1, 1311, 1598},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1081], 2, 551, 629},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1082], 1, 377, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1082], 1, 551, 817},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1083], 1, 20, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1083], 1, 421, 1368},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1084], 1, 551, 740},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1085], 1, 551, 1693},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1086], 1, 280, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1087], 1, 649, 994},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1088], 1, 71, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1089], 1, 551, 799},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1090], 1, 551, 1162},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1090], 1, 551, 1304},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1091], 1, 551, 1376},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 144, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 322, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 488, 1573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 822, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 883, 1328},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 918, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 1287, 1635},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 1454, 1599},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1093], 1, 447, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1094], 1, 551, 897},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1095], 1, 551, 938},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1096], 1, 60, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1097], 1, 457, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1098], 1, 551, 592},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1099], 1, 551, 1544},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1100], 1, 551, 1481},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1100], 1, 1523, 1665},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1101], 1, 355, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1101], 1, 551, 1281},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1102], 1, 61, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1102], 1, 551, 580},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1103], 1, 322, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1104], 2, 551, 1556},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1105], 2, 185, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1106], 1, 392, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1107], 1, 246, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1108], 1, 107, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1108], 1, 649, 1646},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1109], 1, 433, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1109], 1, 551, 1443},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1110], 1, 391, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1110], 1, 551, 1682},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1111], 1, 108, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1112], 1, 551, 969},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1113], 2, 330, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1114], 1, 551, 1170},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1115], 1, 479, 904},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1116], 1, 281, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1116], 1, 293, 342},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1117], 1, 485, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1117], 1, 551, 1064},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1118], 1, 497, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1119], 1, 66, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1120], 1, 116, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1120], 1, 551, 1470},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1121], 1, 551, 1094},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1121], 1, 649, 702},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1122], 1, 82, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1123], 1, 618, 1186},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1124], 1, 551, 972},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1125], 1, 551, 993},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1126], 1, 551, 1217},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1127], 1, 551, 1586},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1128], 1, 551, 1068},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1129], 1, 551, 1221},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1130], 1, 7, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1131], 1, 295, 1451},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1132], 1, 551, 1151},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1133], 1, 551, 1397},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1134], 1, 551, 765},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1135], 1, 393, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1136], 1, 551, 1589},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1136], 1, 649, 860},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1137], 1, 77, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1137], 1, 141, 1295},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1138], 1, 551, 1430},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1139], 1, 377, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1139], 1, 551, 1300},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1139], 1, 649, 817},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1140], 1, 551, 1559},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1141], 1, 186, 832},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1142], 1, 551, 1688},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1143], 1, 541, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1144], 1, 551, 1702},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1145], 1, 551, 1500},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1146], 1, 551, 1478},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1147], 1, 512, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 597, 770},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1149], 1, 40, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1150], 1, 551, 784},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1151], 1, 203, 425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1152], 1, 551, 1163},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1153], 1, 551, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1154], 1, 551, 852},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1155], 1, 369, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1156], 1, 551, 1394},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1157], 1, 1476, 1625},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1158], 1, 121, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1158], 1, 551, 1372},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1159], 1, 551, 1294},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1160], 1, 433, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1161], 1, 145, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1162], 1, 551, 720},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1163], 2, 551, 1122},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 3, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 120, 610},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 277, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 328, 408},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 676, 987},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 686, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 713, 1284},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 1228, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1165], 1, 551, 1108},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1166], 1, 551, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1167], 1, 453, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1167], 1, 551, 1358},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1167], 1, 551, 1554},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1168], 1, 551, 1361},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1169], 1, 446, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1170], 1, 551, 902},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1171], 1, 551, 1472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1172], 1, 551, 1055},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1173], 1, 538, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1174], 1, 551, 598},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1175], 1, 551, 1427},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1176], 1, 551, 701},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1176], 1, 649, 1189},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1177], 1, 551, 634},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1177], 1, 551, 940},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1177], 1, 649, 1140},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1178], 1, 551, 950},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1178], 1, 551, 1365},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1179], 1, 954, 1370},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1180], 1, 259, 1579},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1181], 1, 231, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1182], 1, 551, 1291},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1183], 1, 551, 905},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1184], 1, 239, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1185], 1, 551, 1675},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1186], 2, 551, 1380},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1187], 1, 551, 952},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1187], 1, 627, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1188], 1, 402, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1189], 1, 551, 1280},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1190], 1, 105, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1191], 1, 90, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 551, 1186},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1193], 1, 33, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1194], 1, 154, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1195], 1, 551, 754},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1195], 1, 649, 1057},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1196], 1, 1302, 1675},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1197], 1, 551, 1258},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1198], 1, 551, 1105},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1199], 1, 489, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1200], 1, 502, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1200], 1, 551, 726},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1201], 1, 432, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1201], 1, 486, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1202], 1, 509, 1146},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1202], 1, 1088, 1549},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1203], 1, 401, 1160},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1203], 1, 578, 1314},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1204], 1, 649, 1425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 551, 918},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1206], 1, 275, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 358, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1208], 1, 551, 1070},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1209], 1, 551, 862},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1210], 1, 551, 1230},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1210], 1, 551, 1335},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 86, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 120, 1003},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 408, 711},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 676, 1642},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 1084, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 1135, 1284},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 1228, 1406},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 1369, 1611},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1212], 1, 551, 1204},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1213], 1, 551, 1226},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1213], 1, 649, 854},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1214], 1, 119, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1215], 2, 375, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1216], 1, 481, 540},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1216], 1, 551, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1217], 1, 836, 1531},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1218], 1, 551, 1078},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1219], 1, 551, 960},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1220], 1, 551, 1114},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1221], 1, 551, 1031},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1222], 1, 218, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1223], 1, 551, 1637},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1224], 1, 551, 624},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1225], 1, 551, 951},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1226], 1, 551, 1072},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1227], 1, 370, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1227], 1, 551, 1619},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1228], 1, 358, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1228], 1, 551, 1533},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1229], 1, 784, 1169},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1230], 1, 139, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1230], 1, 551, 1256},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1231], 1, 426, 798},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1231], 1, 532, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1232], 1, 1476, 1527},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1233], 1, 551, 1379},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1233], 1, 551, 1585},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1234], 1, 551, 1577},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1235], 1, 3, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1236], 1, 551, 653},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1237], 1, 345, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1238], 1, 551, 1313},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1239], 1, 551, 633},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1240], 1, 635, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1241], 1, 295, 1597},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1242], 1, 551, 578},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1243], 1, 551, 1557},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1244], 1, 405, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1245], 1, 551, 828},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1246], 1, 89, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1247], 1, 551, 694},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1248], 1, 551, 1464},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1249], 1, 551, 1332},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1249], 1, 615, 1338},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1249], 1, 931, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1250], 1, 260, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1251], 1, 551, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1252], 1, 551, 1222},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1253], 1, 649, 728},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1254], 1, 514, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1255], 1, 200, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1256], 1, 551, 691},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1257], 1, 192, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1258], 1, 551, 1237},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1259], 1, 551, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1260], 1, 182, 1052},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1261], 1, 551, 1502},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1262], 1, 551, 786},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1263], 1, 166, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1264], 1, 127, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1265], 1, 551, 846},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1265], 1, 649, 1089},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1266], 1, 836, 1408},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 174, 300},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 247, 942},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 274, 1450},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 292, 304},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 693, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 714, 1441},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 875, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1267], 1, 946, 1506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1268], 1, 551, 999},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1269], 1, 551, 563},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1270], 1, 551, 1631},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1271], 1, 551, 745},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1272], 1, 551, 763},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1273], 1, 333, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1274], 1, 85, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1274], 1, 551, 626},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1275], 1, 470, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1275], 1, 649, 988},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1276], 1, 472, 1540},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1277], 1, 551, 1247},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1278], 1, 309, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1279], 1, 148, 605},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1280], 1, 551, 955},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1281], 1, 109, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1281], 1, 551, 1012},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1282], 1, 551, 1144},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 53, 144},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 164, 822},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 322, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 918, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 990, 1573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 1176, 1635},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 1272, 1599},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1283], 1, 1328, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1284], 1, 551, 903},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 3, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 53, 328},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 164, 277},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 610, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 686, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 713, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 987, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1285], 1, 1272, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1286], 1, 551, 962},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1287], 1, 551, 996},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1287], 1, 847, 908},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1288], 1, 233, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1289], 1, 235, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1290], 1, 259, 1177},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1291], 1, 551, 1381},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1291], 1, 649, 1094},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1292], 1, 551, 822},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1293], 1, 604, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1294], 1, 551, 1037}
};

#endif /* INCLUDE_MOS6502_LAYOUT_H */
