# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../zed68k.srcs/sources_1/imports/RTL/TG68K_Pack.vhd" \
"../../../../zed68k.srcs/sources_1/imports/RTL/TG68KdotC_Kernel.vhd" \
"../../../../zed68k.srcs/sources_1/imports/RTL/TG68_minimal.vhd" \
"../../../../zed68k.srcs/sources_1/imports/RTL/TG68K_ALU.vhd" \

vhdl xil_defaultlib  \
"../../../../zed68k.srcs/sim_1/new/cpu68k_tb.vhd" \

# Do not sort compile order
nosort
