{
  "Top": "nnet",
  "RtlTop": "nnet",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "dataflow nnet {} {}",
      "unroll conv_layer1\/conv_layer1_label6 {} {}",
      "unroll conv_layer1\/conv_layer1_label7 {} {}",
      "unroll conv_layer1\/conv_layer1_label8 {} {}",
      "unroll conv_layer1\/conv_layer1_label2 {} {}",
      "pipeline conv_layer1\/conv_layer1_label9 {{II 8}} {}",
      "unroll conv_layer2\/conv_layer2_label10 {} {}",
      "unroll conv_layer2\/conv_layer2_label11 {} {}",
      "pipeline conv_layer2\/conv_layer2_label12 {} {}",
      "unroll conv_layer2\/conv_layer2_label13 {} {}",
      "unroll conv_layer2\/conv_layer2_label4 {} {}",
      "unroll conv_layer2\/conv_layer2_label3 {} {}",
      "unroll conv_layer1\/conv_layer1_label0 {} {}",
      "unroll conv_layer1\/conv_layer1_label1 {} {}",
      "unroll pool_layer1\/pool_layer1_label14 {} {}",
      "unroll pool_layer1\/pool_layer1_label15 {} {}",
      "unroll pool_layer1\/pool_layer1_label16 {} {}",
      "unroll pool_layer1\/pool_layer1_label17 {} {}",
      "unroll pool_layer1\/pool_layer1_label18 {} {}",
      "unroll pool_layer1\/pool_layer1_label19 {} {}",
      "unroll pool_layer1\/pool_layer1_label20 {} {}",
      "unroll pool_layer1\/pool_layer1_label21 {} {}",
      "pipeline pool_layer1\/pool_layer1_label6 {{II 232}} {}",
      "unroll pool_layer1\/pool_layer1_label22 {} {}",
      "unroll pool_layer1\/pool_layer1_label23 {} {}",
      "pipeline pool_layer1\/pool_layer1_label7 {} {}",
      "unroll pool_layer2\/pool_layer2_label24 {} {}",
      "unroll pool_layer2\/pool_layer2_label25 {} {}",
      "unroll pool_layer2\/pool_layer2_label26 {} {}",
      "unroll pool_layer2\/pool_layer2_label27 {} {}",
      "pipeline pool_layer2\/pool_layer2_label8 {} {}",
      "unroll pool_layer2\/pool_layer2_label29 {} {}",
      "unroll pool_layer2\/pool_layer2_label16 {} {}",
      "pipeline pool_layer2\/pool_layer2_label9 {} {}",
      "unroll fc_layer1\/fc_layer1_label30 {} {}",
      "pipeline fc_layer1\/fc_layer1_label12 {{II 122}} {}",
      "unroll fc_layer2\/fc_layer2_label31 {} {}",
      "pipeline fc_layer2\/fc_layer2_label13 {{II 86}} {}",
      "unroll fc_layer3\/fc_layer3_label32 {} {}",
      "pipeline fc_layer3\/fc_layer3_label10 {{II 10}} {}",
      "unroll pool_layer1\/pool_layer1_label33 {} {}",
      "unroll pool_layer1\/pool_layer1_label34 {} {}",
      "unroll pool_layer1\/pool_layer1_label35 {} {}",
      "unroll pool_layer2\/pool_layer2_label36 {} {}",
      "unroll pool_layer2\/pool_layer2_label37 {} {}",
      "unroll pool_layer2\/pool_layer2_label38 {} {}",
      "unroll pool_layer2\/pool_layer2_label39 {} {}",
      "unroll fc_layer1\/fc_layer1_label40 {} {}",
      "unroll fc_layer2\/fc_layer2_label41 {} {}",
      "unroll fc_layer3\/fc_layer3_label42 {} {}",
      "unroll pool_layer2\/pool_layer2_label0 {} {}",
      "pipeline pool_layer2\/pool_layer2_label28 {} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "70532",
    "Uncertainty": "1.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nnet",
    "Version": "1.0",
    "DisplayName": "Nnet",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["nnet.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_layer1.vhd",
      "impl\/vhdl\/conv_layer1_conv_cud.vhd",
      "impl\/vhdl\/conv_layer2.vhd",
      "impl\/vhdl\/conv_layer2_conv_d0M.vhd",
      "impl\/vhdl\/conv_layer2_conv_d1M.vhd",
      "impl\/vhdl\/conv_layer2_conv_d2M.vhd",
      "impl\/vhdl\/conv_layer2_conv_d3M.vhd",
      "impl\/vhdl\/conv_layer2_conv_d4N.vhd",
      "impl\/vhdl\/conv_layer2_conv_d5N.vhd",
      "impl\/vhdl\/conv_layer2_conv_d6N.vhd",
      "impl\/vhdl\/conv_layer2_conv_d7N.vhd",
      "impl\/vhdl\/conv_layer2_conv_d8N.vhd",
      "impl\/vhdl\/conv_layer2_conv_d9N.vhd",
      "impl\/vhdl\/conv_layer2_conv_dXL.vhd",
      "impl\/vhdl\/conv_layer2_conv_dYM.vhd",
      "impl\/vhdl\/conv_layer2_conv_dZM.vhd",
      "impl\/vhdl\/conv_layer2_conv_eaO.vhd",
      "impl\/vhdl\/conv_layer2_conv_ebO.vhd",
      "impl\/vhdl\/conv_layer2_conv_ecO.vhd",
      "impl\/vhdl\/conv_layer2_conv_edO.vhd",
      "impl\/vhdl\/conv_layer2_conv_eeO.vhd",
      "impl\/vhdl\/conv_layer2_conv_efO.vhd",
      "impl\/vhdl\/conv_layer2_conv_egO.vhd",
      "impl\/vhdl\/conv_layer2_conv_ehP.vhd",
      "impl\/vhdl\/conv_layer2_conv_eiP.vhd",
      "impl\/vhdl\/conv_layer2_conv_ejP.vhd",
      "impl\/vhdl\/conv_layer2_conv_ekP.vhd",
      "impl\/vhdl\/conv_layer2_conv_elP.vhd",
      "impl\/vhdl\/conv_layer2_conv_emP.vhd",
      "impl\/vhdl\/conv_layer2_conv_enQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_eoQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_epQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_eqQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_erQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_esQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_etR.vhd",
      "impl\/vhdl\/fc_layer1.vhd",
      "impl\/vhdl\/fc_layer1_fc_layeh6b.vhd",
      "impl\/vhdl\/fc_layer1_output_V.vhd",
      "impl\/vhdl\/fc_layer2.vhd",
      "impl\/vhdl\/fc_layer2_fc_layeh8b.vhd",
      "impl\/vhdl\/fc_layer2_output_V.vhd",
      "impl\/vhdl\/fc_layer3.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeh9b.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeiab.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeibb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeicb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeidb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeieb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeifb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeigb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeihb.vhd",
      "impl\/vhdl\/fc_layer3_fc_layeiib.vhd",
      "impl\/vhdl\/fc_layer3_output_V.vhd",
      "impl\/vhdl\/fifo_w16_d1_A.vhd",
      "impl\/vhdl\/Loop_1_proc138.vhd",
      "impl\/vhdl\/Loop_1_proc138_imbkb.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b0s.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b1s.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b2s.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b3s.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b4t.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b5t.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b6t.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b7t.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1b8t.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bSr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bTr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bUr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bVr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bWr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bXr.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bYs.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1bZs.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1h7b.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1ijb.vhd",
      "impl\/vhdl\/nnet_mac_muladd_1ikb.vhd",
      "impl\/vhdl\/nnet_mul_mul_16s_bOq.vhd",
      "impl\/vhdl\/nnet_mul_mul_16s_bPq.vhd",
      "impl\/vhdl\/nnet_mul_mul_16s_bQq.vhd",
      "impl\/vhdl\/nnet_mul_mul_16s_bRq.vhd",
      "impl\/vhdl\/pool_layer1.vhd",
      "impl\/vhdl\/pool_layer2.vhd",
      "impl\/vhdl\/nnet.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_layer1.v",
      "impl\/verilog\/conv_layer1_conv_cud.v",
      "impl\/verilog\/conv_layer2.v",
      "impl\/verilog\/conv_layer2_conv_d0M.v",
      "impl\/verilog\/conv_layer2_conv_d0M_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d1M.v",
      "impl\/verilog\/conv_layer2_conv_d1M_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d2M.v",
      "impl\/verilog\/conv_layer2_conv_d2M_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d3M.v",
      "impl\/verilog\/conv_layer2_conv_d3M_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d4N.v",
      "impl\/verilog\/conv_layer2_conv_d4N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d5N.v",
      "impl\/verilog\/conv_layer2_conv_d5N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d6N.v",
      "impl\/verilog\/conv_layer2_conv_d6N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d7N.v",
      "impl\/verilog\/conv_layer2_conv_d7N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d8N.v",
      "impl\/verilog\/conv_layer2_conv_d8N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_d9N.v",
      "impl\/verilog\/conv_layer2_conv_d9N_rom.dat",
      "impl\/verilog\/conv_layer2_conv_dXL.v",
      "impl\/verilog\/conv_layer2_conv_dXL_rom.dat",
      "impl\/verilog\/conv_layer2_conv_dYM.v",
      "impl\/verilog\/conv_layer2_conv_dYM_rom.dat",
      "impl\/verilog\/conv_layer2_conv_dZM.v",
      "impl\/verilog\/conv_layer2_conv_dZM_rom.dat",
      "impl\/verilog\/conv_layer2_conv_eaO.v",
      "impl\/verilog\/conv_layer2_conv_eaO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_ebO.v",
      "impl\/verilog\/conv_layer2_conv_ebO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_ecO.v",
      "impl\/verilog\/conv_layer2_conv_ecO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_edO.v",
      "impl\/verilog\/conv_layer2_conv_edO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_eeO.v",
      "impl\/verilog\/conv_layer2_conv_eeO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_efO.v",
      "impl\/verilog\/conv_layer2_conv_efO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_egO.v",
      "impl\/verilog\/conv_layer2_conv_egO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_ehP.v",
      "impl\/verilog\/conv_layer2_conv_ehP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_eiP.v",
      "impl\/verilog\/conv_layer2_conv_eiP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_ejP.v",
      "impl\/verilog\/conv_layer2_conv_ejP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_ekP.v",
      "impl\/verilog\/conv_layer2_conv_ekP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_elP.v",
      "impl\/verilog\/conv_layer2_conv_elP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_emP.v",
      "impl\/verilog\/conv_layer2_conv_emP_rom.dat",
      "impl\/verilog\/conv_layer2_conv_enQ.v",
      "impl\/verilog\/conv_layer2_conv_enQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_eoQ.v",
      "impl\/verilog\/conv_layer2_conv_eoQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_epQ.v",
      "impl\/verilog\/conv_layer2_conv_epQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_eqQ.v",
      "impl\/verilog\/conv_layer2_conv_eqQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_erQ.v",
      "impl\/verilog\/conv_layer2_conv_erQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_esQ.v",
      "impl\/verilog\/conv_layer2_conv_esQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_etR.v",
      "impl\/verilog\/conv_layer2_conv_etR_rom.dat",
      "impl\/verilog\/fc_layer1.v",
      "impl\/verilog\/fc_layer1_fc_layeh6b.v",
      "impl\/verilog\/fc_layer1_fc_layeh6b_rom.dat",
      "impl\/verilog\/fc_layer1_output_V.v",
      "impl\/verilog\/fc_layer2.v",
      "impl\/verilog\/fc_layer2_fc_layeh8b.v",
      "impl\/verilog\/fc_layer2_fc_layeh8b_rom.dat",
      "impl\/verilog\/fc_layer2_output_V.v",
      "impl\/verilog\/fc_layer3.v",
      "impl\/verilog\/fc_layer3_fc_layeh9b.v",
      "impl\/verilog\/fc_layer3_fc_layeh9b_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeiab.v",
      "impl\/verilog\/fc_layer3_fc_layeiab_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeibb.v",
      "impl\/verilog\/fc_layer3_fc_layeibb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeicb.v",
      "impl\/verilog\/fc_layer3_fc_layeicb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeidb.v",
      "impl\/verilog\/fc_layer3_fc_layeidb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeieb.v",
      "impl\/verilog\/fc_layer3_fc_layeieb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeifb.v",
      "impl\/verilog\/fc_layer3_fc_layeifb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeigb.v",
      "impl\/verilog\/fc_layer3_fc_layeigb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeihb.v",
      "impl\/verilog\/fc_layer3_fc_layeihb_rom.dat",
      "impl\/verilog\/fc_layer3_fc_layeiib.v",
      "impl\/verilog\/fc_layer3_fc_layeiib_rom.dat",
      "impl\/verilog\/fc_layer3_output_V.v",
      "impl\/verilog\/fifo_w16_d1_A.v",
      "impl\/verilog\/Loop_1_proc138.v",
      "impl\/verilog\/Loop_1_proc138_imbkb.v",
      "impl\/verilog\/Loop_1_proc138_imbkb_rom.dat",
      "impl\/verilog\/nnet_mac_muladd_1b0s.v",
      "impl\/verilog\/nnet_mac_muladd_1b1s.v",
      "impl\/verilog\/nnet_mac_muladd_1b2s.v",
      "impl\/verilog\/nnet_mac_muladd_1b3s.v",
      "impl\/verilog\/nnet_mac_muladd_1b4t.v",
      "impl\/verilog\/nnet_mac_muladd_1b5t.v",
      "impl\/verilog\/nnet_mac_muladd_1b6t.v",
      "impl\/verilog\/nnet_mac_muladd_1b7t.v",
      "impl\/verilog\/nnet_mac_muladd_1b8t.v",
      "impl\/verilog\/nnet_mac_muladd_1bSr.v",
      "impl\/verilog\/nnet_mac_muladd_1bTr.v",
      "impl\/verilog\/nnet_mac_muladd_1bUr.v",
      "impl\/verilog\/nnet_mac_muladd_1bVr.v",
      "impl\/verilog\/nnet_mac_muladd_1bWr.v",
      "impl\/verilog\/nnet_mac_muladd_1bXr.v",
      "impl\/verilog\/nnet_mac_muladd_1bYs.v",
      "impl\/verilog\/nnet_mac_muladd_1bZs.v",
      "impl\/verilog\/nnet_mac_muladd_1h7b.v",
      "impl\/verilog\/nnet_mac_muladd_1ijb.v",
      "impl\/verilog\/nnet_mac_muladd_1ikb.v",
      "impl\/verilog\/nnet_mul_mul_16s_bOq.v",
      "impl\/verilog\/nnet_mul_mul_16s_bPq.v",
      "impl\/verilog\/nnet_mul_mul_16s_bQq.v",
      "impl\/verilog\/nnet_mul_mul_16s_bRq.v",
      "impl\/verilog\/pool_layer1.v",
      "impl\/verilog\/pool_layer2.v",
      "impl\/verilog\/nnet.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "fc3_out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 12",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "fc3_out_V_V_din": {
      "dir": "out",
      "width": "16"
    },
    "fc3_out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "fc3_out_V_V_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "fc3_out_V_V": {
      "interfaceRef": "fc3_out_V_V",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nnet",
      "Instances": [
        {
          "ModuleName": "fc_layer1",
          "InstanceName": "fc_layer1_U0"
        },
        {
          "ModuleName": "pool_layer1",
          "InstanceName": "pool_layer1_U0"
        },
        {
          "ModuleName": "pool_layer2",
          "InstanceName": "pool_layer2_U0"
        },
        {
          "ModuleName": "fc_layer2",
          "InstanceName": "fc_layer2_U0"
        },
        {
          "ModuleName": "conv_layer1",
          "InstanceName": "conv_layer1_U0"
        },
        {
          "ModuleName": "conv_layer2",
          "InstanceName": "conv_layer2_U0"
        },
        {
          "ModuleName": "fc_layer3",
          "InstanceName": "fc_layer3_U0"
        },
        {
          "ModuleName": "Loop_1_proc138",
          "InstanceName": "Loop_1_proc138_U0"
        }
      ]
    },
    "Metrics": {
      "Loop_1_proc138": {
        "Latency": {
          "LatencyBest": "2049",
          "LatencyAvg": "2049",
          "LatencyWorst": "2049",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "6.89"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "26",
          "LUT": "87",
          "DSP48E": "0"
        }
      },
      "conv_layer1": {
        "Latency": {
          "LatencyBest": "6940",
          "LatencyAvg": "6940",
          "LatencyWorst": "6940",
          "PipelineII": "6940",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "13.91"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "L_conv_layer1_label9",
            "TripCount": "841",
            "Latency": "6737",
            "PipelineII": "8",
            "PipelineDepth": "18"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "114",
          "FF": "5329",
          "LUT": "2216"
        }
      },
      "pool_layer1": {
        "Latency": {
          "LatencyBest": "6729",
          "LatencyAvg": "6729",
          "LatencyWorst": "6729",
          "PipelineII": "6729",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "11.23"
        },
        "Loops": [{
            "Name": "L_pool_layer1_label6",
            "TripCount": "28",
            "Latency": "6496",
            "PipelineII": "232",
            "PipelineDepth": "233"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "5989",
          "LUT": "13785",
          "DSP48E": "0"
        }
      },
      "conv_layer2": {
        "Latency": {
          "LatencyBest": "5666",
          "LatencyAvg": "8201",
          "LatencyWorst": "10736",
          "PipelineIIMin": "5666",
          "PipelineIIMax": "10736",
          "PipelineII": "5666 ~ 10736",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "12.42"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "L_conv_layer2_label5",
            "TripCount": "169",
            "LatencyMin": "5408",
            "LatencyMax": "10478",
            "Latency": "5408 ~ 10478",
            "PipelineII": "",
            "PipelineDepthMin": "32",
            "PipelineDepthMax": "62",
            "PipelineDepth": "32 ~ 62",
            "Loops": [{
                "Name": "conv_layer2_label12",
                "TripCount": "16",
                "Latency": "28",
                "PipelineII": "1",
                "PipelineDepth": "14"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "32",
          "FF": "5881",
          "LUT": "1053"
        }
      },
      "pool_layer2": {
        "Latency": {
          "LatencyBest": "2705",
          "LatencyAvg": "2705",
          "LatencyWorst": "2705",
          "PipelineII": "2705",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "11.23"
        },
        "Loops": [{
            "Name": "L_pool_layer2_label28",
            "TripCount": "12",
            "Latency": "2496",
            "PipelineII": "208",
            "PipelineDepth": "209"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "5299",
          "LUT": "11934",
          "DSP48E": "0"
        }
      },
      "fc_layer1": {
        "Latency": {
          "LatencyBest": "70515",
          "LatencyAvg": "70515",
          "LatencyWorst": "70515",
          "PipelineII": "70515",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "10.69"
        },
        "Loops": [
          {
            "Name": "fc_layer1_label12",
            "TripCount": "576",
            "Latency": "70272",
            "PipelineII": "122",
            "PipelineDepth": "122"
          },
          {
            "Name": "fc_layer1_label15",
            "TripCount": "120",
            "Latency": "240",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "81",
          "DSP48E": "120",
          "FF": "3083",
          "LUT": "5528"
        }
      },
      "fc_layer2": {
        "Latency": {
          "LatencyBest": "10491",
          "LatencyAvg": "10491",
          "LatencyWorst": "10491",
          "PipelineII": "10491",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "10.69"
        },
        "Loops": [
          {
            "Name": "fc_layer2_label13",
            "TripCount": "120",
            "Latency": "10320",
            "PipelineII": "86",
            "PipelineDepth": "86"
          },
          {
            "Name": "fc_layer2_label11",
            "TripCount": "84",
            "Latency": "168",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "12",
          "DSP48E": "84",
          "FF": "2190",
          "LUT": "3632"
        }
      },
      "fc_layer3": {
        "Latency": {
          "LatencyBest": "863",
          "LatencyAvg": "863",
          "LatencyWorst": "863",
          "PipelineII": "863",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "10.01"
        },
        "Loops": [
          {
            "Name": "fc_layer3_label10",
            "TripCount": "84",
            "Latency": "840",
            "PipelineII": "10",
            "PipelineDepth": "10"
          },
          {
            "Name": "fc_layer3_label14",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "10",
          "FF": "440",
          "LUT": "502"
        }
      },
      "nnet": {
        "Latency": {
          "LatencyBest": "70532",
          "LatencyAvg": "70532",
          "LatencyWorst": "70532",
          "PipelineII": "70516",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "13.00",
          "Uncertainty": "1.62",
          "Estimate": "13.91"
        },
        "Area": {
          "BRAM_18K": "95",
          "DSP48E": "360",
          "FF": "28279",
          "LUT": "38941"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-14 14:04:39 EEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4.1"
  }
}
