INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module wide_pair
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
