// Seed: 3454926932
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6
);
  parameter id_8 = 1;
  wor  id_9;
  wire id_10;
  assign id_9 = -1 == -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd46
) (
    output tri0 id_0,
    input supply1 _id_1,
    input uwire _id_2,
    input wire id_3,
    input tri id_4
);
  wire [id_1 : id_2] id_6, id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
  ;
endmodule
