// Seed: 3204755886
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  type_3(
      1'b0, (id_1 && id_2)
  );
  logic id_2;
endmodule
