<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN	"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"> 
 <html xmlns="http://www.w3.org/1999/xhtml">
 <head> <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
 <title>Database State Summary Page</title>
 <script type = "text/javascript" src="file:///usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/report/summarypage.js"></script>
<link rel="stylesheet" type="text/css" href="file:///usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/report/projectstatuspage.css" />
 </head>
 
 <body>
 <style type = 'text/css'>
<!--
background { color: #F5F5F5; } 
 		.errortext{ color: #FF0000; }
		.running{ color: #9933FF; }
		.complete{ color: #008000; }
		.state{ width:100% ; }
		.th{ background-color: ActiveCaption; }
		b{ font-weight: bold; }
		-->
		</style>
 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
  <tr><th class="sp" colspan="3"align="left">External Tools</th></tr>

<tbody> <tr> <th class="summaryTitle" align="center" > Tool Name </th> <th class="summaryTitle" align="center" > Suggested Version</th>		<th class="summaryTitle" align="center" > Empty Environment Variables</th>	</tr>
<tr> <td class = "summaryTitle" align="center" >Formality</td> <td class="summaryTitle" align="center" >2020.09-SP5</td><td class = "summaryTitle" align="center" >FORMALITY</td></tr>
<tr> <td class = "summaryTitle" align="center" >VC Formal</td> <td class="summaryTitle" align="center" >2020.12-SP2-6</td><td class = "summaryTitle" align="center" >VC_STATIC_HOME</td></tr>
<tr> <td class = "summaryTitle" align="center" >Design Compiler</td> <td class="summaryTitle" align="center" >2020.09-SP5</td><td class = "summaryTitle" align="center" >DC_ROOT</td></tr>
<tr> <td class = "summaryTitle" align="center" >Design Ware</td> <td class="summaryTitle" align="center" >2020.09-SP5-5</td><td class = "summaryTitle" align="center" >SYNOPSYS</td></tr>

</tbody> 
  </table></br> <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
  <tr><th class="sp" colspan="8"align="left">Board Device Information (defaults)</th></tr>
  
 <tbody> <tr> <th class="summaryTitle" align="left" > Device </th> <td class="sp" colspan="7"> proto: Synopsys HAPS-100 : XCVU19P</td> </tr>
 <tr><th class="summaryTitle" align="left"> LUTs </th> <td class="sp"><dfn style="font-size:inherit">0</dfn></td>  <th class="summaryTitle" align="left">Registers</th><td class="sp" >0</td> <th class="summaryTitle" align="left">BRAMs</th><td class="sp" >0</td> <th class="summaryTitle" align="left">DSPs</th><td class="sp" >0</td></tr>

</tbody> 
  </table>
</br> <table  width = "100%" border="1" cellspacing= "0" cellpadding= "0">
 <tr><th class="sp" colspan="5"align="left">State: m0 (map)</th > </tr>

<tbody> <tr> <th class="summaryTitle" align="center" width="15%"> Type (count) </th> <th class="summaryTitle" align="center" width="20%" > Reason </th> 		<th class="summaryTitle" align="center" width="20%" >Impact On Design </th> <th class="summaryTitle" align="center" width="35%"> Suggestions </th> <th class="summaryTitle" align="center" width="15%">Report Link</th></tr>
  <tr><td class="summaryTitle" align="left" > Negative Slack: -0.06ns </td><td class="sp" valign="top"> Negative slack indicates that the timing requirement of the design has not been met. </td><td class="sp" valign="top"> 
        Negative slack imposes higher requirements at different stages, especially during mapping and place and route. This significantly increases runtime and the <br>
        overall turnaround time(TaT). With negative slack, the design might not meet timing; this can cause functional issues on the hardware.
       </td><td class="sp" valign="top"> 
        * Review constraints and make sure not to overconstrain the clocks.<br>
        * Review the clock constraints and clock groups.Define unrelated clocks with set_clock_groups -asynchronous.<br>
        * Check the constraint checker report to identify missing or unapplied constraints.<br>
        * After system route, check that timing has been met. If it has not, review results from the partition and system route stages to identify where improvements can be made.<br>
        * To improve performance, set the synthesis_strategy option to routability or advanced.<br>
        Refer to the "report constraint_check", "Defining Clocks", and "Defining Clock Groups" sections in online help.
      </td> <td class ="summaryTitle" align="left" > <a href="LogReport| m0 (map)|./synlog/FB1_uD_fpga_mapper.srr">Timing Report</a></td> </tr>

</tbody> 
  </table>
</br>
</body> 
 </html>