<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   4000, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  22719, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  15171, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  14396, user inline pragmas are applied</column>
            <column name="">(4) simplification,  13436, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 519423 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  21949, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  21952, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  22789, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  23071, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  22689, loop and instruction simplification</column>
            <column name="">(2) parallelization,  22262, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  22262, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  22262, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">,  22387, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:373" col2="4000" col3="13436" col4="23071" col5="22262" col6="22387">
                    <row id="13" col0="load_A" col1="code_generated.cpp:12" col2="335" col3="99" col4="1730" col5="1729" col6="1747"/>
                    <row id="10" col0="load_u2" col1="code_generated.cpp:37" col2="292" col3="92" col4="143" col5="142" col6="160"/>
                    <row id="16" col0="load_e1" col1="code_generated.cpp:60" col2="292" col3="92" col4="923" col5="922" col6="940"/>
                    <row id="14" col0="load_e2" col1="code_generated.cpp:83" col2="292" col3="92" col4="923" col5="922" col6="940"/>
                    <row id="6" col0="load_u1" col1="code_generated.cpp:106" col2="292" col3="92" col4="143" col5="142" col6="160"/>
                    <row id="7" col0="load_y" col1="code_generated.cpp:129" col2="292" col3="92" col4="143" col5="142" col6="160"/>
                    <row id="1" col0="load_x" col1="code_generated.cpp:152" col2="292" col3="92" col4="923" col5="922" col6="940"/>
                    <row id="12" col0="load_z" col1="code_generated.cpp:175" col2="292" col3="92" col4="923" col5="922" col6="940"/>
                    <row id="4" col0="load_w" col1="code_generated.cpp:198" col2="292" col3="92" col4="143" col5="142" col6="160"/>
                    <row id="11" col0="task0" col1="code_generated.cpp:296" col2="78" col3="4408" col4="4074" col5="3274" col6="3274"/>
                    <row id="15" col0="task1" col1="code_generated.cpp:315" col2="69" col3="3607" col4="3641" col5="3241" col6="3241"/>
                    <row id="2" col0="task2" col1="code_generated.cpp:334" col2="42" col3="1406" col4="2213" col5="1813" col6="1813"/>
                    <row id="3" col0="task3" col1="code_generated.cpp:347" col2="94" col3="2819" col4="2503" col5="2103" col6="2103"/>
                    <row id="5" col0="store_A" col1="code_generated.cpp:221" col2="335" col3="99" col4="934" col5="934" col6="918"/>
                    <row id="8" col0="store_x" col1="code_generated.cpp:247" col2="292" col3="92" col4="527" col5="127" col6="111"/>
                    <row id="9" col0="store_w" col1="code_generated.cpp:271" col2="292" col3="92" col4="143" col5="143" col6="127"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

