// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_dout,
        data_V_data_V_empty_n,
        data_V_data_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] data_V_data_V_dout;
input   data_V_data_V_empty_n;
output   data_V_data_V_read;
output  [9:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [9:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [9:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [9:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [9:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [9:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [9:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [9:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [9:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [9:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [9:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [9:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [9:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [9:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [9:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [9:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX_2;
reg   [31:0] sX_2;
reg   [31:0] pY_2;
reg   [31:0] sY_2;
reg   [7:0] kernel_data_V_1_1;
reg   [7:0] kernel_data_V_1_2;
reg   [7:0] kernel_data_V_1_4;
reg   [7:0] kernel_data_V_1_5;
reg   [7:0] kernel_data_V_1_7;
reg   [7:0] kernel_data_V_1_8;
reg    data_V_data_V_blk_n;
wire    ap_CS_fsm_state3;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln78_reg_988;
reg   [0:0] and_ln272_2_reg_1041;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
wire   [0:0] icmp_ln78_fu_257_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] add_ln78_fu_263_p2;
reg   [9:0] add_ln78_reg_992;
reg   [7:0] tmp_data_0_V_reg_997;
reg   [7:0] kernel_data_V_1_6_ret_reg_1002;
wire    ap_CS_fsm_state4;
reg   [7:0] kernel_data_V_1_3_ret_reg_1008;
reg   [7:0] kernel_data_V_1_1_ret_reg_1014;
reg   [7:0] kernel_data_V_1_5_ret_reg_1021;
reg   [7:0] kernel_data_V_1_7_ret_reg_1029;
reg   [7:0] kernel_data_V_1_8_ret_reg_1035;
wire   [0:0] and_ln272_2_fu_443_p2;
reg   [6:0] lshr_ln_reg_1045;
reg   [6:0] lshr_ln708_s_reg_1050;
reg   [4:0] tmp_46_reg_1055;
wire   [0:0] icmp_ln293_fu_479_p2;
reg   [0:0] icmp_ln293_reg_1060;
wire   [31:0] select_ln308_fu_503_p3;
reg   [31:0] select_ln308_reg_1064;
wire   [0:0] icmp_ln297_fu_523_p2;
reg   [0:0] icmp_ln297_reg_1069;
wire   [31:0] select_ln303_fu_547_p3;
reg   [31:0] select_ln303_reg_1073;
reg   [8:0] trunc_ln708_239_reg_1078;
wire    ap_CS_fsm_state5;
reg   [7:0] tmp_45_reg_1083;
reg   [7:0] tmp_47_reg_1088;
reg   [7:0] trunc_ln708_243_reg_1093;
reg   [4:0] tmp_48_reg_1098;
reg   [7:0] trunc_ln708_245_reg_1103;
reg   [6:0] lshr_ln708_4_reg_1108;
reg   [7:0] trunc_ln708_246_reg_1114;
wire   [8:0] add_ln703_200_fu_817_p2;
reg   [8:0] add_ln703_200_reg_1119;
wire   [7:0] acc_1_V_fu_833_p2;
reg   [7:0] acc_1_V_reg_1124;
wire   [7:0] add_ln703_213_fu_839_p2;
reg   [7:0] add_ln703_213_reg_1129;
reg    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_start;
wire    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_done;
wire    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_ready;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_0;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_1;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_2;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_3;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_4;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_5;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_6;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_7;
wire   [7:0] call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_8;
reg   [9:0] indvar_flatten_reg_220;
reg    ap_block_state1;
wire    io_acc_block_signal_op173;
reg    ap_predicate_op173_write_state6;
reg    ap_block_state6;
reg   [31:0] storemerge_i_i_reg_231;
wire   [31:0] add_ln306_fu_485_p2;
wire   [31:0] add_ln301_fu_529_p2;
wire   [9:0] acc_4_V_fu_871_p1;
wire   [30:0] tmp_170_fu_395_p4;
wire   [30:0] tmp_171_fu_415_p4;
wire   [0:0] icmp_ln272_fu_375_p2;
wire   [0:0] icmp_ln272_1_fu_385_p2;
wire   [0:0] icmp_ln272_4_fu_405_p2;
wire   [0:0] icmp_ln272_5_fu_425_p2;
wire   [0:0] and_ln272_1_fu_437_p2;
wire   [0:0] and_ln272_fu_431_p2;
wire   [31:0] add_ln308_fu_497_p2;
wire   [31:0] add_ln303_fu_541_p2;
wire   [9:0] shl_ln_fu_567_p3;
wire   [10:0] zext_ln1118_1_fu_574_p1;
wire   [10:0] zext_ln1118_fu_564_p1;
wire   [10:0] add_ln1118_fu_578_p2;
wire   [7:0] tmp_fu_584_p4;
wire   [10:0] sub_ln1118_fu_598_p2;
wire  signed [11:0] sext_ln1118_fu_604_p1;
wire   [11:0] zext_ln1116_fu_561_p1;
wire   [11:0] sub_ln1118_1_fu_608_p2;
wire   [9:0] shl_ln1118_1_fu_627_p3;
wire   [10:0] zext_ln1118_3_fu_634_p1;
wire   [10:0] zext_ln1118_2_fu_624_p1;
wire   [10:0] add_ln1118_1_fu_638_p2;
wire   [6:0] lshr_ln708_1_fu_657_p4;
wire   [9:0] shl_ln1118_2_fu_673_p3;
wire   [10:0] zext_ln1118_5_fu_680_p1;
wire   [10:0] zext_ln1118_4_fu_670_p1;
wire   [10:0] add_ln1118_2_fu_684_p2;
wire   [4:0] lshr_ln708_2_fu_700_p4;
wire   [10:0] sub_ln1118_2_fu_713_p2;
wire   [6:0] lshr_ln708_3_fu_738_p4;
wire   [9:0] shl_ln1118_3_fu_754_p3;
wire   [10:0] zext_ln1118_7_fu_761_p1;
wire   [10:0] zext_ln1118_6_fu_751_p1;
wire   [10:0] add_ln1118_3_fu_765_p2;
wire   [9:0] shl_ln1118_4_fu_790_p3;
wire   [10:0] zext_ln1118_9_fu_797_p1;
wire   [10:0] sub_ln1118_3_fu_801_p2;
wire   [8:0] zext_ln708_2_fu_594_p1;
wire   [5:0] zext_ln708_4_fu_654_p1;
wire   [5:0] add_ln703_203_fu_823_p2;
wire   [7:0] zext_ln708_5_fu_666_p1;
wire   [7:0] zext_ln703_1_fu_829_p1;
wire   [7:0] zext_ln708_7_fu_709_p1;
wire   [7:0] zext_ln708_9_fu_747_p1;
wire   [7:0] zext_ln708_1_fu_850_p1;
wire   [7:0] acc_9_V_fu_882_p2;
wire  signed [9:0] sext_ln703_fu_893_p1;
wire   [9:0] zext_ln708_fu_856_p1;
wire   [8:0] zext_ln708_3_fu_859_p1;
wire   [8:0] acc_2_V_fu_903_p2;
wire   [8:0] zext_ln708_6_fu_862_p1;
wire   [8:0] acc_11_V_fu_918_p2;
wire   [5:0] zext_ln708_8_fu_868_p1;
wire   [5:0] tmp_data_0_V_4_fu_929_p2;
wire   [9:0] zext_ln703_4_fu_940_p1;
wire  signed [9:0] sext_ln708_fu_853_p1;
wire   [7:0] acc_12_V_fu_950_p2;
wire  signed [8:0] sext_ln703_140_fu_879_p1;
wire   [8:0] acc_8_V_fu_960_p2;
wire   [8:0] zext_ln1118_8_fu_876_p1;
wire  signed [8:0] sext_ln708_1_fu_865_p1;
wire   [8:0] acc_14_V_fu_971_p2;
wire    ap_CS_fsm_state7;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 pX_2 = 32'd0;
#0 sX_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 kernel_data_V_1_1 = 8'd0;
#0 kernel_data_V_1_2 = 8'd0;
#0 kernel_data_V_1_4 = 8'd0;
#0 kernel_data_V_1_5 = 8'd0;
#0 kernel_data_V_1_7 = 8'd0;
#0 kernel_data_V_1_8 = 8'd0;
end

shift_line_buffer_array_ap_ufixed_1u_config2_s call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_ready),
    .in_elem_data_V_read(tmp_data_0_V_reg_997),
    .kernel_window_1_V_read(kernel_data_V_1_1),
    .kernel_window_2_V_read(kernel_data_V_1_2),
    .kernel_window_4_V_read(kernel_data_V_1_4),
    .kernel_window_5_V_read(kernel_data_V_1_5),
    .kernel_window_7_V_read(kernel_data_V_1_7),
    .kernel_window_8_V_read(kernel_data_V_1_8),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_8),
    .ap_ce(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln78_reg_988 == 1'd0))) begin
        indvar_flatten_reg_220 <= add_ln78_reg_992;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_220 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((icmp_ln293_fu_479_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln293_fu_479_p2 == 1'd0)) begin
            pX_2 <= add_ln306_fu_485_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln293_fu_479_p2 == 1'd1))) begin
        if ((icmp_ln297_fu_523_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln297_fu_523_p2 == 1'd0)) begin
            pY_2 <= add_ln301_fu_529_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln293_reg_1060 == 1'd0) & (icmp_ln78_reg_988 == 1'd0))) begin
        sX_2 <= select_ln308_reg_1064;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln293_fu_479_p2 == 1'd1))) begin
        sX_2 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln297_fu_523_p2 == 1'd1) & (icmp_ln293_fu_479_p2 == 1'd1))) begin
        storemerge_i_i_reg_231 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln293_reg_1060 == 1'd1) & (icmp_ln297_reg_1069 == 1'd0) & (icmp_ln78_reg_988 == 1'd0))) begin
        storemerge_i_i_reg_231 <= select_ln303_reg_1073;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        acc_1_V_reg_1124 <= acc_1_V_fu_833_p2;
        add_ln703_200_reg_1119 <= add_ln703_200_fu_817_p2;
        add_ln703_213_reg_1129 <= add_ln703_213_fu_839_p2;
        lshr_ln708_4_reg_1108 <= {{kernel_data_V_1_8_ret_reg_1035[7:1]}};
        tmp_45_reg_1083 <= {{add_ln1118_1_fu_638_p2[10:3]}};
        tmp_47_reg_1088 <= {{add_ln1118_2_fu_684_p2[10:3]}};
        tmp_48_reg_1098 <= {{kernel_data_V_1_6_ret_reg_1002[7:3]}};
        trunc_ln708_239_reg_1078 <= {{sub_ln1118_1_fu_608_p2[11:3]}};
        trunc_ln708_243_reg_1093 <= {{sub_ln1118_2_fu_713_p2[10:3]}};
        trunc_ln708_245_reg_1103 <= {{add_ln1118_3_fu_765_p2[10:3]}};
        trunc_ln708_246_reg_1114 <= {{sub_ln1118_3_fu_801_p2[10:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln78_reg_992 <= add_ln78_fu_263_p2;
        icmp_ln78_reg_988 <= icmp_ln78_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        and_ln272_2_reg_1041 <= and_ln272_2_fu_443_p2;
        icmp_ln293_reg_1060 <= icmp_ln293_fu_479_p2;
        kernel_data_V_1_1 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_3;
        kernel_data_V_1_1_ret_reg_1014 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_3;
        kernel_data_V_1_2 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_4;
        kernel_data_V_1_3_ret_reg_1008 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_1;
        kernel_data_V_1_4 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_5;
        kernel_data_V_1_5 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_6;
        kernel_data_V_1_5_ret_reg_1021 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_6;
        kernel_data_V_1_6_ret_reg_1002 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_2;
        kernel_data_V_1_7 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_7;
        kernel_data_V_1_7_ret_reg_1029 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_7;
        kernel_data_V_1_8 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_8;
        kernel_data_V_1_8_ret_reg_1035 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln293_fu_479_p2 == 1'd1))) begin
        icmp_ln297_reg_1069 <= icmp_ln297_fu_523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln272_2_fu_443_p2))) begin
        lshr_ln708_s_reg_1050 <= {{call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_4[7:1]}};
        lshr_ln_reg_1045 <= {{call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_0[7:1]}};
        tmp_46_reg_1055 <= {{call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_return_5[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln293_reg_1060 == 1'd1) & (icmp_ln78_reg_988 == 1'd0))) begin
        sY_2 <= storemerge_i_i_reg_231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln293_fu_479_p2 == 1'd1) & (icmp_ln297_fu_523_p2 == 1'd0))) begin
        select_ln303_reg_1073 <= select_ln303_fu_547_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln293_fu_479_p2 == 1'd0))) begin
        select_ln308_reg_1064 <= select_ln308_fu_503_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_data_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_0_V_reg_997 <= data_V_data_V_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_V_data_V_blk_n = data_V_data_V_empty_n;
    end else begin
        data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_data_V_read = 1'b1;
    end else begin
        data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op173_write_state6 == 1'b1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln78_fu_257_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((data_V_data_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if ((~((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_11_V_fu_918_p2 = ($signed(zext_ln708_6_fu_862_p1) + $signed(9'd511));

assign acc_12_V_fu_950_p2 = (trunc_ln708_245_reg_1103 + 8'd2);

assign acc_14_V_fu_971_p2 = ($signed(zext_ln1118_8_fu_876_p1) + $signed(sext_ln708_1_fu_865_p1));

assign acc_1_V_fu_833_p2 = (zext_ln708_5_fu_666_p1 + zext_ln703_1_fu_829_p1);

assign acc_2_V_fu_903_p2 = ($signed(zext_ln708_3_fu_859_p1) + $signed(9'd511));

assign acc_4_V_fu_871_p1 = lshr_ln708_4_reg_1108;

assign acc_8_V_fu_960_p2 = ($signed(sext_ln703_140_fu_879_p1) + $signed(9'd510));

assign acc_9_V_fu_882_p2 = (zext_ln708_1_fu_850_p1 + 8'd1);

assign add_ln1118_1_fu_638_p2 = (zext_ln1118_3_fu_634_p1 + zext_ln1118_2_fu_624_p1);

assign add_ln1118_2_fu_684_p2 = (zext_ln1118_5_fu_680_p1 + zext_ln1118_4_fu_670_p1);

assign add_ln1118_3_fu_765_p2 = (zext_ln1118_7_fu_761_p1 + zext_ln1118_6_fu_751_p1);

assign add_ln1118_fu_578_p2 = (zext_ln1118_1_fu_574_p1 + zext_ln1118_fu_564_p1);

assign add_ln301_fu_529_p2 = (pY_2 + 32'd1);

assign add_ln303_fu_541_p2 = (sY_2 + 32'd1);

assign add_ln306_fu_485_p2 = (pX_2 + 32'd1);

assign add_ln308_fu_497_p2 = (sX_2 + 32'd1);

assign add_ln703_200_fu_817_p2 = ($signed(zext_ln708_2_fu_594_p1) + $signed(9'd506));

assign add_ln703_203_fu_823_p2 = (zext_ln708_4_fu_654_p1 + 6'd2);

assign add_ln703_213_fu_839_p2 = (zext_ln708_7_fu_709_p1 + zext_ln708_9_fu_747_p1);

assign add_ln78_fu_263_p2 = (indvar_flatten_reg_220 + 10'd1);

assign and_ln272_1_fu_437_p2 = (icmp_ln272_5_fu_425_p2 & icmp_ln272_4_fu_405_p2);

assign and_ln272_2_fu_443_p2 = (and_ln272_fu_431_p2 & and_ln272_1_fu_437_p2);

assign and_ln272_fu_431_p2 = (icmp_ln272_fu_375_p2 & icmp_ln272_1_fu_385_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state6 = ((io_acc_block_signal_op173 == 1'b0) & (ap_predicate_op173_write_state6 == 1'b1));
end

always @ (*) begin
    ap_predicate_op173_write_state6 = ((1'd1 == and_ln272_2_reg_1041) & (icmp_ln78_reg_988 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln272_1_fu_385_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln272_4_fu_405_p2 = (($signed(tmp_170_fu_395_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_5_fu_425_p2 = (($signed(tmp_171_fu_415_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_375_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_479_p2 = ((pX_2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_523_p2 = ((pY_2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_257_p2 = ((indvar_flatten_reg_220 == 10'd784) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op173 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign lshr_ln708_1_fu_657_p4 = {{kernel_data_V_1_5_ret_reg_1021[7:1]}};

assign lshr_ln708_2_fu_700_p4 = {{kernel_data_V_1_5_ret_reg_1021[7:3]}};

assign lshr_ln708_3_fu_738_p4 = {{kernel_data_V_1_6_ret_reg_1002[7:1]}};

assign res_V_data_0_V_din = tmp_data_0_V_4_fu_929_p2;

assign res_V_data_10_V_din = acc_4_V_fu_871_p1;

assign res_V_data_11_V_din = $signed(acc_11_V_fu_918_p2);

assign res_V_data_12_V_din = acc_12_V_fu_950_p2;

assign res_V_data_13_V_din = ($signed(zext_ln703_4_fu_940_p1) + $signed(sext_ln708_fu_853_p1));

assign res_V_data_14_V_din = $signed(acc_14_V_fu_971_p2);

assign res_V_data_15_V_din = 10'd0;

assign res_V_data_1_V_din = acc_1_V_reg_1124;

assign res_V_data_2_V_din = $signed(acc_2_V_fu_903_p2);

assign res_V_data_3_V_din = 10'd0;

assign res_V_data_4_V_din = acc_4_V_fu_871_p1;

assign res_V_data_5_V_din = ($signed(sext_ln703_fu_893_p1) + $signed(zext_ln708_fu_856_p1));

assign res_V_data_6_V_din = 10'd0;

assign res_V_data_7_V_din = 10'd1022;

assign res_V_data_8_V_din = $signed(acc_8_V_fu_960_p2);

assign res_V_data_9_V_din = acc_9_V_fu_882_p2;

assign select_ln303_fu_547_p3 = ((icmp_ln272_1_fu_385_p2[0:0] === 1'b1) ? 32'd2 : add_ln303_fu_541_p2);

assign select_ln308_fu_503_p3 = ((icmp_ln272_fu_375_p2[0:0] === 1'b1) ? 32'd2 : add_ln308_fu_497_p2);

assign sext_ln1118_fu_604_p1 = $signed(sub_ln1118_fu_598_p2);

assign sext_ln703_140_fu_879_p1 = $signed(trunc_ln708_246_reg_1114);

assign sext_ln703_fu_893_p1 = $signed(add_ln703_200_reg_1119);

assign sext_ln708_1_fu_865_p1 = $signed(trunc_ln708_243_reg_1093);

assign sext_ln708_fu_853_p1 = $signed(trunc_ln708_239_reg_1078);

assign shl_ln1118_1_fu_627_p3 = {{kernel_data_V_1_3_ret_reg_1008}, {2'd0}};

assign shl_ln1118_2_fu_673_p3 = {{kernel_data_V_1_5_ret_reg_1021}, {2'd0}};

assign shl_ln1118_3_fu_754_p3 = {{kernel_data_V_1_7_ret_reg_1029}, {2'd0}};

assign shl_ln1118_4_fu_790_p3 = {{kernel_data_V_1_8_ret_reg_1035}, {2'd0}};

assign shl_ln_fu_567_p3 = {{kernel_data_V_1_1_ret_reg_1014}, {2'd0}};

assign start_out = real_start;

assign sub_ln1118_1_fu_608_p2 = ($signed(sext_ln1118_fu_604_p1) - $signed(zext_ln1116_fu_561_p1));

assign sub_ln1118_2_fu_713_p2 = (11'd0 - zext_ln1118_5_fu_680_p1);

assign sub_ln1118_3_fu_801_p2 = (11'd0 - zext_ln1118_9_fu_797_p1);

assign sub_ln1118_fu_598_p2 = (11'd0 - zext_ln1118_1_fu_574_p1);

assign tmp_170_fu_395_p4 = {{pY_2[31:1]}};

assign tmp_171_fu_415_p4 = {{pX_2[31:1]}};

assign tmp_data_0_V_4_fu_929_p2 = (zext_ln708_8_fu_868_p1 + 6'd1);

assign tmp_fu_584_p4 = {{add_ln1118_fu_578_p2[10:3]}};

assign zext_ln1116_fu_561_p1 = kernel_data_V_1_1_ret_reg_1014;

assign zext_ln1118_1_fu_574_p1 = shl_ln_fu_567_p3;

assign zext_ln1118_2_fu_624_p1 = kernel_data_V_1_3_ret_reg_1008;

assign zext_ln1118_3_fu_634_p1 = shl_ln1118_1_fu_627_p3;

assign zext_ln1118_4_fu_670_p1 = kernel_data_V_1_5_ret_reg_1021;

assign zext_ln1118_5_fu_680_p1 = shl_ln1118_2_fu_673_p3;

assign zext_ln1118_6_fu_751_p1 = kernel_data_V_1_7_ret_reg_1029;

assign zext_ln1118_7_fu_761_p1 = shl_ln1118_3_fu_754_p3;

assign zext_ln1118_8_fu_876_p1 = lshr_ln708_4_reg_1108;

assign zext_ln1118_9_fu_797_p1 = shl_ln1118_4_fu_790_p3;

assign zext_ln1118_fu_564_p1 = kernel_data_V_1_1_ret_reg_1014;

assign zext_ln703_1_fu_829_p1 = add_ln703_203_fu_823_p2;

assign zext_ln703_4_fu_940_p1 = add_ln703_213_reg_1129;

assign zext_ln708_1_fu_850_p1 = lshr_ln_reg_1045;

assign zext_ln708_2_fu_594_p1 = tmp_fu_584_p4;

assign zext_ln708_3_fu_859_p1 = tmp_45_reg_1083;

assign zext_ln708_4_fu_654_p1 = tmp_46_reg_1055;

assign zext_ln708_5_fu_666_p1 = lshr_ln708_1_fu_657_p4;

assign zext_ln708_6_fu_862_p1 = tmp_47_reg_1088;

assign zext_ln708_7_fu_709_p1 = lshr_ln708_2_fu_700_p4;

assign zext_ln708_8_fu_868_p1 = tmp_48_reg_1098;

assign zext_ln708_9_fu_747_p1 = lshr_ln708_3_fu_738_p4;

assign zext_ln708_fu_856_p1 = lshr_ln708_s_reg_1050;

endmodule //conv_2d_cl_array_array_ap_fixed_16u_config2_s
