vhdl work "two_input_or.vhd"
vhdl work "half_adder.vhd"
vhdl work "full_adder.vhd"
