
*** Running vivado
    with args -log Top_VGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_VGA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_VGA.tcl -notrace
Command: synth_design -top Top_VGA -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_VGA' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:34' bound to instance 'PLL' of component 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:295]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-113] binding component instance 'clk0buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:60]
INFO: [Synth 8-113] binding component instance 'clk1buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:61]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clock' to cell 'PLLE2_BASE' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
INFO: [Synth 8-3491] module 'sync_vga' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:34' bound to instance 'SYNCVGA' of component 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:305]
INFO: [Synth 8-638] synthesizing module 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized1' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized1' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sync_vga' (3#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
INFO: [Synth 8-3491] module 'pinta_barras' declared at 'R:/Desktop/SED2/VGA/pinta_barras.vhd:13' bound to instance 'PINTAc' of component 'pinta_barras' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:319]
INFO: [Synth 8-638] synthesizing module 'pinta_barras' [R:/Desktop/SED2/VGA/pinta_barras.vhd:43]
WARNING: [Synth 8-614] signal 'dinMapaGreen' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinMapa' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinMapaBlue' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ScolsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'pacman_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'SfilsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'pacman_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'btns' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinb' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ScolsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'SfilsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'pixel' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ghost_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ghost_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ding' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinr' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'pinta_barras' (4#1) [R:/Desktop/SED2/VGA/pinta_barras.vhd:43]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'hdmi_rgb2tmds' declared at 'R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:4' bound to instance 'HDMI' of component 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:349]
INFO: [Synth 8-638] synthesizing module 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'hdmi_tmds_encoder' [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tmds_encoder' (5#1) [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hdmi_serializer' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
	Parameter SERIES6 bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf' to cell 'OBUFDS' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:26]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_serializer' (6#1) [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rgb2tmds' (7#1) [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
INFO: [Synth 8-3491] module 'PosicionPACman' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:36' bound to instance 'CELDAPACMAN' of component 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:370]
INFO: [Synth 8-638] synthesizing module 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized3' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized3' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized5' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized5' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized7' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized7' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont500ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized9' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized9' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PosicionPACman' (8#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
INFO: [Synth 8-3491] module 'RotacionPSJ' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:34' bound to instance 'RTCPSJ' of component 'RotacionPSJ' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:384]
INFO: [Synth 8-638] synthesizing module 'RotacionPSJ' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:54]
WARNING: [Synth 8-614] signal 'sbtns' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'PSJ' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'filas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'columnas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'RotacionPSJ' (9#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:54]
INFO: [Synth 8-3491] module 'MEghost' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:34' bound to instance 'CeldaGHOST' of component 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:402]
INFO: [Synth 8-638] synthesizing module 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:147]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:161]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'MEghost' (10#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
INFO: [Synth 8-3491] module 'ROM1b_1f_imagenes16_16x16_bn' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:28' bound to instance 'MemoriaPSJ' of component 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:416]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' (11#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:28' bound to instance 'MemoriaPSJblue' of component 'ROM1b_1f_blue_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:424]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_imagenes16_16x16' (12#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:28' bound to instance 'MemoriaPSJgreen' of component 'ROM1b_1f_green_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:433]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_imagenes16_16x16' (13#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_red_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:28' bound to instance 'cMemoriaPSJred' of component 'ROM1b_1f_red_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:441]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_red_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_red_imagenes16_16x16' (14#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:28' bound to instance 'MemoriaMap' of component 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:454]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_racetrack_1' (15#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:28' bound to instance 'MemoriaMapGreen' of component 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:461]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_racetrack_1' (16#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:28' bound to instance 'MemoriaMapBlue' of component 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:468]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_racetrack_1' (17#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_VGA' (18#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1118.285 ; gain = 7.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.285 ; gain = 7.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.285 ; gain = 7.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1124.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'datan[1]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'datan[2]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1254.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'e_act_reg' in module 'MEghost'
WARNING: [Synth 8-327] inferring latch for variable 'PSJ_reg' [R:/Desktop/SED2/VGA/pinta_barras.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg' [R:/Desktop/SED2/VGA/pinta_barras.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'sbtns_reg' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'drres_reg' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    dig1 |                               00 |                               00
                    dig4 |                               01 |                               11
                    dig3 |                               10 |                               10
                    dig2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'e_act_reg' using encoding 'sequential' in module 'MEghost'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 13    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 40    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------+--------------------------+---------------+----------------+
|Module Name               | RTL Object               | Depth x Width | Implemented As | 
+--------------------------+--------------------------+---------------+----------------+
|PosicionPACman            | pista[0]                 | 32x26         | LUT            | 
|ROM1b_1f_racetrack_1      | filaimg[0]               | 32x26         | LUT            | 
|ROM1b_1f_blue_racetrack_1 | filaimg[0]               | 32x26         | LUT            | 
|PosicionPACman            | pista[0]                 | 32x26         | LUT            | 
|Top_VGA                   | MemoriaPSJ/dout_reg      | 256x16        | Block RAM      | 
|Top_VGA                   | MemoriaPSJblue/dout_reg  | 256x16        | Block RAM      | 
|Top_VGA                   | MemoriaPSJgreen/dout_reg | 256x16        | Block RAM      | 
|Top_VGA                   | MemoriaMap/filaimg[0]    | 32x26         | LUT            | 
+--------------------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1254.344 ; gain = 143.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1301.070 ; gain = 189.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MemoriaPSJ/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MemoriaPSJblue/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MemoriaPSJgreen/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cMemoriaPSJred/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    12|
|3     |LUT1       |     7|
|4     |LUT2       |    48|
|5     |LUT3       |    17|
|6     |LUT4       |    47|
|7     |LUT5       |    88|
|8     |LUT6       |   134|
|9     |MUXF7      |    11|
|10    |MUXF8      |     2|
|11    |OSERDESE2  |     8|
|13    |PLLE2_BASE |     1|
|14    |RAMB18E1   |     4|
|18    |FDCE       |    93|
|19    |FDRE       |    77|
|20    |LD         |    14|
|21    |IBUF       |     6|
|22    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1311.164 ; gain = 64.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.164 ; gain = 200.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1312.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 14 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1319.027 ; gain = 207.922
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'R:/Desktop/SED2/VGA/VGA.runs/synth_1/Top_VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_VGA_utilization_synth.rpt -pb Top_VGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 09:21:22 2024...
