/**
* @file rbusH3DDMA_rgb2yuv_dither_4xxto4xxReg.h
* RBus systemc program.
*
* @author RS_MM2_SD
* @email jason9.ccc@realtek.com
 * @date 2016/6/7
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_REG_H_
#define _RBUS_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_REG_H_

#include "rbus_types.h"



//  H3DDMA_RGB2YUV_DITHER_4XXTO4XX Register Address
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1                        0x18025A00
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg_addr               "0xB8025A00"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg                    0xB8025A00
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_inst_addr              "0x0000"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg(data)          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg                (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_dither_bit_sel_shift   (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select_shift (9)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select_shift (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode_shift (7)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_table_select_shift (5)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_enable_shift (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_value_sign_shift   (3)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_mode_shift (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_v_modulation_shift (1)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_h_modulation_shift (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_dither_bit_sel_mask    (0x00000400)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select_mask (0x00000200)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select_mask (0x00000100)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode_mask (0x00000080)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_table_select_mask (0x00000060)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_enable_mask (0x00000010)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_value_sign_mask    (0x00000008)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_mode_mask (0x00000004)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_v_modulation_mask  (0x00000002)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_h_modulation_mask  (0x00000001)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_dither_bit_sel(data)   (0x00000400&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select(data) (0x00000200&((data)<<9))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select(data) (0x00000100&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode(data) (0x00000080&((data)<<7))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_table_select(data) (0x00000060&((data)<<5))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_temporal_enable(data) (0x00000010&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_value_sign(data)   (0x00000008&((data)<<3))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_dithering_mode(data) (0x00000004&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_v_modulation(data) (0x00000002&((data)<<1))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_ch2_h_modulation(data) (0x00000001&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_dither_bit_sel(data) ((0x00000400&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_field_odd_temporal_offset_select(data) ((0x00000200&(data))>>9)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_field_even_temporal_offset_select(data) ((0x00000100&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_temporal_offset_separate_mode(data) ((0x00000080&(data))>>7)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_dithering_table_select(data) ((0x00000060&(data))>>5)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_temporal_enable(data) ((0x00000010&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_value_sign(data) ((0x00000008&(data))>>3)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_dithering_mode(data) ((0x00000004&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_v_modulation(data) ((0x00000002&(data))>>1)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_CTRL1_get_ch2_h_modulation(data) (0x00000001&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15                  0x18025A04
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg_addr         "0xB8025A04"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg              0xB8025A04
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_inst_addr        "0x0001"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_15_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_14_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_13_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_12_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_11_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_10_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_9_shift    (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_8_shift    (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_7_shift    (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_6_shift    (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_5_shift    (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_4_shift    (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_3_shift    (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_2_shift    (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_1_shift    (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_0_shift    (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_15_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_14_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_13_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_12_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_11_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_10_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_9_mask     (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_8_mask     (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_7_mask     (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_6_mask     (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_5_mask     (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_4_mask     (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_3_mask     (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_2_mask     (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_1_mask     (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_0_mask     (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_15(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_14(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_13(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_12(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_11(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_10(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_9(data)    (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_8(data)    (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_7(data)    (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_6(data)    (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_5(data)    (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_4(data)    (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_3(data)    (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_2(data)    (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_1(data)    (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_seq_r_0(data)    (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_15(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_14(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_13(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_12(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_11(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_10(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_9(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_8(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_7(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_6(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_5(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_4(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_3(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_2(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_1(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_00_15_get_seq_r_0(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31                  0x18025A08
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg_addr         "0xB8025A08"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg              0xB8025A08
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_inst_addr        "0x0002"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_31_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_30_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_29_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_28_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_27_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_26_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_25_shift   (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_24_shift   (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_23_shift   (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_22_shift   (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_21_shift   (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_20_shift   (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_19_shift   (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_18_shift   (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_17_shift   (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_16_shift   (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_31_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_30_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_29_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_28_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_27_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_26_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_25_mask    (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_24_mask    (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_23_mask    (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_22_mask    (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_21_mask    (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_20_mask    (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_19_mask    (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_18_mask    (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_17_mask    (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_16_mask    (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_31(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_30(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_29(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_28(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_27(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_26(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_25(data)   (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_24(data)   (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_23(data)   (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_22(data)   (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_21(data)   (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_20(data)   (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_19(data)   (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_18(data)   (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_17(data)   (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_seq_r_16(data)   (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_31(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_30(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_29(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_28(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_27(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_26(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_25(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_24(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_23(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_22(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_21(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_20(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_19(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_18(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_17(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_R_16_31_get_seq_r_16(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07                  0x18025A0C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg_addr         "0xB8025A0C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg              0xB8025A0C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_inst_addr        "0x0003"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_15_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_14_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_13_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_12_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_11_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_10_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_9_shift    (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_8_shift    (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_7_shift    (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_6_shift    (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_5_shift    (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_4_shift    (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_3_shift    (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_2_shift    (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_1_shift    (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_0_shift    (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_15_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_14_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_13_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_12_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_11_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_10_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_9_mask     (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_8_mask     (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_7_mask     (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_6_mask     (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_5_mask     (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_4_mask     (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_3_mask     (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_2_mask     (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_1_mask     (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_0_mask     (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_15(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_14(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_13(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_12(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_11(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_10(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_9(data)    (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_8(data)    (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_7(data)    (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_6(data)    (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_5(data)    (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_4(data)    (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_3(data)    (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_2(data)    (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_1(data)    (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_seq_g_0(data)    (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_15(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_14(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_13(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_12(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_11(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_10(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_9(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_8(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_7(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_6(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_5(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_4(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_3(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_2(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_1(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_00_07_get_seq_g_0(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31                  0x18025A10
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg_addr         "0xB8025A10"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg              0xB8025A10
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_inst_addr        "0x0004"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_31_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_30_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_29_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_28_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_27_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_26_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_25_shift   (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_24_shift   (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_23_shift   (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_22_shift   (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_21_shift   (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_20_shift   (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_19_shift   (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_18_shift   (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_17_shift   (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_16_shift   (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_31_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_30_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_29_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_28_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_27_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_26_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_25_mask    (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_24_mask    (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_23_mask    (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_22_mask    (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_21_mask    (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_20_mask    (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_19_mask    (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_18_mask    (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_17_mask    (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_16_mask    (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_31(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_30(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_29(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_28(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_27(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_26(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_25(data)   (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_24(data)   (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_23(data)   (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_22(data)   (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_21(data)   (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_20(data)   (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_19(data)   (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_18(data)   (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_17(data)   (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_seq_g_16(data)   (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_31(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_30(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_29(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_28(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_27(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_26(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_25(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_24(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_23(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_22(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_21(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_20(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_19(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_18(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_17(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_G_16_31_get_seq_g_16(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15                  0x18025A14
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg_addr         "0xB8025A14"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg              0xB8025A14
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_inst_addr        "0x0005"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_15_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_14_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_13_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_12_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_11_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_10_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_9_shift    (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_8_shift    (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_7_shift    (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_6_shift    (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_5_shift    (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_4_shift    (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_3_shift    (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_2_shift    (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_1_shift    (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_0_shift    (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_15_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_14_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_13_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_12_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_11_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_10_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_9_mask     (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_8_mask     (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_7_mask     (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_6_mask     (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_5_mask     (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_4_mask     (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_3_mask     (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_2_mask     (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_1_mask     (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_0_mask     (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_15(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_14(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_13(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_12(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_11(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_10(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_9(data)    (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_8(data)    (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_7(data)    (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_6(data)    (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_5(data)    (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_4(data)    (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_3(data)    (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_2(data)    (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_1(data)    (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_seq_b_0(data)    (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_15(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_14(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_13(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_12(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_11(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_10(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_9(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_8(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_7(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_6(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_5(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_4(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_3(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_2(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_1(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_00_15_get_seq_b_0(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31                  0x18025A18
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg_addr         "0xB8025A18"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg              0xB8025A18
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_inst_addr        "0x0006"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg(data)    (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_31_shift   (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_30_shift   (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_29_shift   (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_28_shift   (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_27_shift   (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_26_shift   (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_25_shift   (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_24_shift   (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_23_shift   (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_22_shift   (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_21_shift   (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_20_shift   (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_19_shift   (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_18_shift   (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_17_shift   (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_16_shift   (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_31_mask    (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_30_mask    (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_29_mask    (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_28_mask    (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_27_mask    (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_26_mask    (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_25_mask    (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_24_mask    (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_23_mask    (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_22_mask    (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_21_mask    (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_20_mask    (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_19_mask    (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_18_mask    (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_17_mask    (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_16_mask    (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_31(data)   (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_30(data)   (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_29(data)   (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_28(data)   (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_27(data)   (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_26(data)   (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_25(data)   (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_24(data)   (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_23(data)   (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_22(data)   (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_21(data)   (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_20(data)   (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_19(data)   (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_18(data)   (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_17(data)   (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_seq_b_16(data)   (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_31(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_30(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_29(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_28(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_27(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_26(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_25(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_24(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_23(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_22(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_21(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_20(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_19(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_18(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_17(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_SEQ_B_16_31_get_seq_b_16(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00                     0x18025A1C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg_addr            "0xB8025A1C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg                 0xB8025A1C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_inst_addr           "0x0007"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_tab1_r_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_00_get_tab1_r_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02                     0x18025A20
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg_addr            "0xB8025A20"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg                 0xB8025A20
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_inst_addr           "0x0008"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_tab1_r_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_R_02_get_tab1_r_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00                     0x18025A24
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg_addr            "0xB8025A24"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg                 0xB8025A24
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_inst_addr           "0x0009"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_tab1_g_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_00_get_tab1_g_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02                     0x18025A28
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg_addr            "0xB8025A28"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg                 0xB8025A28
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_inst_addr           "0x000A"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_tab1_g_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_G_02_get_tab1_g_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00                     0x18025A2C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg_addr            "0xB8025A2C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg                 0xB8025A2C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_inst_addr           "0x000B"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_tab1_b_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_00_get_tab1_b_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02                     0x18025A30
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg_addr            "0xB8025A30"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg                 0xB8025A30
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_inst_addr           "0x000C"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_tab1_b_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB1_B_02_get_tab1_b_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1                     0x18025A34
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg_addr            "0xB8025A34"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg                 0xB8025A34
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_inst_addr           "0x000D"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_15_shift (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_14_shift (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_13_shift (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_12_shift (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_11_shift (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_10_shift (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_9_shift (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_8_shift (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_7_shift (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_6_shift (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_5_shift (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_4_shift (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_3_shift (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_2_shift (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_1_shift (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_0_shift (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_15_mask (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_14_mask (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_13_mask (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_12_mask (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_11_mask (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_10_mask (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_9_mask (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_8_mask (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_7_mask (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_6_mask (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_5_mask (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_4_mask (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_3_mask (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_2_mask (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_1_mask (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_0_mask (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_15(data) (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_14(data) (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_13(data) (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_12(data) (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_11(data) (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_10(data) (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_9(data) (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_8(data) (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_7(data) (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_6(data) (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_5(data) (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_4(data) (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_3(data) (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_2(data) (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_1(data) (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_tab1_temp_offset_0(data) (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_15(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_14(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_13(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_12(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_11(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_10(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_9(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_8(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_7(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_6(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_5(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_4(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_3(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_2(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_1(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB1_get_tab1_temp_offset_0(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00                     0x18025A38
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg_addr            "0xB8025A38"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg                 0xB8025A38
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_inst_addr           "0x000E"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_tab2_r_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_00_get_tab2_r_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02                     0x18025A3C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg_addr            "0xB8025A3C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg                 0xB8025A3C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_inst_addr           "0x000F"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_tab2_r_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_R_02_get_tab2_r_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00                     0x18025A40
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg_addr            "0xB8025A40"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg                 0xB8025A40
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_inst_addr           "0x0010"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_tab2_g_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_00_get_tab2_g_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02                     0x18025A44
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg_addr            "0xB8025A44"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg                 0xB8025A44
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_inst_addr           "0x0011"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_tab2_g_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_G_02_get_tab2_g_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00                     0x18025A48
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg_addr            "0xB8025A48"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg                 0xB8025A48
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_inst_addr           "0x0012"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_13_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_12_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_11_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_10_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_03_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_02_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_01_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_00_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_13_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_12_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_11_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_10_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_03_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_02_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_01_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_00_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_13(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_12(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_11(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_10(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_03(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_02(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_01(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_tab2_b_00(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_13(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_12(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_11(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_10(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_03(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_02(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_01(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_00_get_tab2_b_00(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02                     0x18025A4C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg_addr            "0xB8025A4C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg                 0xB8025A4C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_inst_addr           "0x0013"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_33_shift     (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_32_shift     (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_31_shift     (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_30_shift     (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_23_shift     (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_22_shift     (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_21_shift     (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_20_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_33_mask      (0xF0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_32_mask      (0x0F000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_31_mask      (0x00F00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_30_mask      (0x000F0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_23_mask      (0x0000F000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_22_mask      (0x00000F00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_21_mask      (0x000000F0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_20_mask      (0x0000000F)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_33(data)     (0xF0000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_32(data)     (0x0F000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_31(data)     (0x00F00000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_30(data)     (0x000F0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_23(data)     (0x0000F000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_22(data)     (0x00000F00&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_21(data)     (0x000000F0&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_tab2_b_20(data)     (0x0000000F&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_33(data) ((0xF0000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_32(data) ((0x0F000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_31(data) ((0x00F00000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_30(data) ((0x000F0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_23(data) ((0x0000F000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_22(data) ((0x00000F00&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_21(data) ((0x000000F0&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_TB2_B_02_get_tab2_b_20(data) (0x0000000F&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2                     0x18025A50
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg_addr            "0xB8025A50"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg                 0xB8025A50
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_inst_addr           "0x0014"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_15_shift (30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_14_shift (28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_13_shift (26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_12_shift (24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_11_shift (22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_10_shift (20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_9_shift (18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_8_shift (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_7_shift (14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_6_shift (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_5_shift (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_4_shift (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_3_shift (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_2_shift (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_1_shift (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_0_shift (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_15_mask (0xC0000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_14_mask (0x30000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_13_mask (0x0C000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_12_mask (0x03000000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_11_mask (0x00C00000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_10_mask (0x00300000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_9_mask (0x000C0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_8_mask (0x00030000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_7_mask (0x0000C000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_6_mask (0x00003000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_5_mask (0x00000C00)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_4_mask (0x00000300)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_3_mask (0x000000C0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_2_mask (0x00000030)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_1_mask (0x0000000C)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_0_mask (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_15(data) (0xC0000000&((data)<<30))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_14(data) (0x30000000&((data)<<28))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_13(data) (0x0C000000&((data)<<26))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_12(data) (0x03000000&((data)<<24))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_11(data) (0x00C00000&((data)<<22))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_10(data) (0x00300000&((data)<<20))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_9(data) (0x000C0000&((data)<<18))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_8(data) (0x00030000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_7(data) (0x0000C000&((data)<<14))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_6(data) (0x00003000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_5(data) (0x00000C00&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_4(data) (0x00000300&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_3(data) (0x000000C0&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_2(data) (0x00000030&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_1(data) (0x0000000C&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_tab2_temp_offset_0(data) (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_15(data) ((0xC0000000&(data))>>30)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_14(data) ((0x30000000&(data))>>28)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_13(data) ((0x0C000000&(data))>>26)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_12(data) ((0x03000000&(data))>>24)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_11(data) ((0x00C00000&(data))>>22)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_10(data) ((0x00300000&(data))>>20)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_9(data) ((0x000C0000&(data))>>18)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_8(data) ((0x00030000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_7(data) ((0x0000C000&(data))>>14)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_6(data) ((0x00003000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_5(data) ((0x00000C00&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_4(data) ((0x00000300&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_3(data) ((0x000000C0&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_2(data) ((0x00000030&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_1(data) ((0x0000000C&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_DITHER_Temp_TB2_get_tab2_temp_offset_0(data) (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL                        0x18025A80
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg_addr               "0xB8025A80"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg                    0xB8025A80
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_inst_addr              "0x0015"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg(data)          (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg                (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_bits_shift     (13)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_enable_shift   (12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_rgb_in_offset_shift    (11)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_2x_gain_shift      (10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_y_gain_shift       (9)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_matrix_bypass_shift    (8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_uv_off_shift       (7)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_uv_out_offset_shift (6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_r_in_offset_shift  (5)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_rgb_shift          (4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_sign_shift         (3)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_en_rgb2yuv_shift       (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_bits_mask      (0x0000E000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_enable_mask    (0x00001000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_rgb_in_offset_mask     (0x00000800)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_2x_gain_mask       (0x00000400)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_y_gain_mask        (0x00000200)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_matrix_bypass_mask     (0x00000100)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_uv_off_mask        (0x00000080)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_uv_out_offset_mask (0x00000040)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_r_in_offset_mask   (0x00000020)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_rgb_mask           (0x00000010)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_sign_mask          (0x00000008)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_en_rgb2yuv_mask        (0x00000003)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_bits(data)     (0x0000E000&((data)<<13))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_err_dif_enable(data)   (0x00001000&((data)<<12))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_rgb_in_offset(data)    (0x00000800&((data)<<11))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_2x_gain(data)      (0x00000400&((data)<<10))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_y_gain(data)       (0x00000200&((data)<<9))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_matrix_bypass(data)    (0x00000100&((data)<<8))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_uv_off(data)       (0x00000080&((data)<<7))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_uv_out_offset(data) (0x00000040&((data)<<6))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_set_r_in_offset(data)  (0x00000020&((data)<<5))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_rgb(data)          (0x00000010&((data)<<4))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_sel_sign(data)         (0x00000008&((data)<<3))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_en_rgb2yuv(data)       (0x00000003&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_err_dif_bits(data) ((0x0000E000&(data))>>13)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_err_dif_enable(data) ((0x00001000&(data))>>12)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_rgb_in_offset(data) ((0x00000800&(data))>>11)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_sel_2x_gain(data)  ((0x00000400&(data))>>10)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_sel_y_gain(data)   ((0x00000200&(data))>>9)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_matrix_bypass(data) ((0x00000100&(data))>>8)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_sel_uv_off(data)   ((0x00000080&(data))>>7)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_set_uv_out_offset(data) ((0x00000040&(data))>>6)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_set_r_in_offset(data) ((0x00000020&(data))>>5)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_sel_rgb(data)      ((0x00000010&(data))>>4)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_sel_sign(data)     ((0x00000008&(data))>>3)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_CTRL_get_en_rgb2yuv(data)   (0x00000003&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12                0x18025A84
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg_addr       "0xB8025A84"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg            0xB8025A84
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_inst_addr      "0x0016"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg(data)  (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg        (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m12_shift      (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m11_shift      (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m12_mask       (0x7FFF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m11_mask       (0x00007FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m12(data)      (0x7FFF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_m11(data)      (0x00007FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_get_m12(data)  ((0x7FFF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M11_M12_get_m11(data)  (0x00007FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21                0x18025A88
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg_addr       "0xB8025A88"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg            0xB8025A88
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_inst_addr      "0x0017"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg(data)  (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg        (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m21_shift      (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m13_shift      (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m21_mask       (0x7FFF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m13_mask       (0x00007FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m21(data)      (0x7FFF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_m13(data)      (0x00007FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_get_m21(data)  ((0x7FFF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M13_M21_get_m13(data)  (0x00007FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23                0x18025A8C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg_addr       "0xB8025A8C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg            0xB8025A8C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_inst_addr      "0x0018"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg(data)  (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg        (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m23_shift      (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m22_shift      (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m23_mask       (0x7FFF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m22_mask       (0x00007FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m23(data)      (0x7FFF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_m22(data)      (0x00007FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_get_m23(data)  ((0x7FFF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M22_M23_get_m22(data)  (0x00007FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32                0x18025A90
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg_addr       "0xB8025A90"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg            0xB8025A90
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_inst_addr      "0x0019"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg(data)  (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg        (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m32_shift      (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m31_shift      (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m32_mask       (0x7FFF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m31_mask       (0x00007FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m32(data)      (0x7FFF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_m31(data)      (0x00007FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_get_m32(data)  ((0x7FFF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M31_M32_get_m31(data)  (0x00007FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain              0x18025A94
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg_addr     "0xB8025A94"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg          0xB8025A94
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_inst_addr    "0x001A"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg(data) (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg      (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_y_gain_shift (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_m33_shift    (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_y_gain_mask  (0x01FF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_m33_mask     (0x00007FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_y_gain(data) (0x01FF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_m33(data)    (0x00007FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_get_y_gain(data) ((0x01FF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_M33_YGain_get_m33(data) (0x00007FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo                     0x18025A98
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg_addr            "0xB8025A98"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg                 0xB8025A98
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_inst_addr           "0x001B"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg(data)       (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg             (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_odd_shift        (16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_even_shift       (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_odd_mask         (0x1FFF0000)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_even_mask        (0x00001FFF)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_odd(data)        (0x1FFF0000&((data)<<16))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_yo_even(data)       (0x00001FFF&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_get_yo_odd(data)    ((0x1FFF0000&(data))>>16)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_RGB2YUV_TAB1_Yo_get_yo_even(data)   (0x00001FFF&(data))

#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL                       0x18025A9C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg_addr              "0xB8025A9C"
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg                   0xB8025A9C
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_inst_addr             "0x001C"
#define  set_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg(data)         (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg)=data)
#define  get_H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg               (*((volatile unsigned int*)H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_reg))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_cr_dly_cb_shift       (2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_dup_shift             (1)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_en_422to444_shift     (0)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_cr_dly_cb_mask        (0x00000004)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_dup_mask              (0x00000002)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_en_422to444_mask      (0x00000001)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_cr_dly_cb(data)       (0x00000004&((data)<<2))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_dup(data)             (0x00000002&((data)<<1))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_en_422to444(data)     (0x00000001&(data))
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_get_cr_dly_cb(data)   ((0x00000004&(data))>>2)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_get_dup(data)         ((0x00000002&(data))>>1)
#define  H3DDMA_RGB2YUV_DITHER_4XXTO4XX_HDMI_422to444_CTRL_get_en_422to444(data) (0x00000001&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======H3DDMA_RGB2YUV_DITHER_4XXTO4XX register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:21;
        RBus_UInt32  dither_bit_sel:1;
        RBus_UInt32  ch2_field_odd_temporal_offset_select:1;
        RBus_UInt32  ch2_field_even_temporal_offset_select:1;
        RBus_UInt32  ch2_temporal_offset_separate_mode:1;
        RBus_UInt32  ch2_dithering_table_select:2;
        RBus_UInt32  ch2_temporal_enable:1;
        RBus_UInt32  ch2_value_sign:1;
        RBus_UInt32  ch2_dithering_mode:1;
        RBus_UInt32  ch2_v_modulation:1;
        RBus_UInt32  ch2_h_modulation:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_r_15:2;
        RBus_UInt32  seq_r_14:2;
        RBus_UInt32  seq_r_13:2;
        RBus_UInt32  seq_r_12:2;
        RBus_UInt32  seq_r_11:2;
        RBus_UInt32  seq_r_10:2;
        RBus_UInt32  seq_r_9:2;
        RBus_UInt32  seq_r_8:2;
        RBus_UInt32  seq_r_7:2;
        RBus_UInt32  seq_r_6:2;
        RBus_UInt32  seq_r_5:2;
        RBus_UInt32  seq_r_4:2;
        RBus_UInt32  seq_r_3:2;
        RBus_UInt32  seq_r_2:2;
        RBus_UInt32  seq_r_1:2;
        RBus_UInt32  seq_r_0:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_r_00_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_r_31:2;
        RBus_UInt32  seq_r_30:2;
        RBus_UInt32  seq_r_29:2;
        RBus_UInt32  seq_r_28:2;
        RBus_UInt32  seq_r_27:2;
        RBus_UInt32  seq_r_26:2;
        RBus_UInt32  seq_r_25:2;
        RBus_UInt32  seq_r_24:2;
        RBus_UInt32  seq_r_23:2;
        RBus_UInt32  seq_r_22:2;
        RBus_UInt32  seq_r_21:2;
        RBus_UInt32  seq_r_20:2;
        RBus_UInt32  seq_r_19:2;
        RBus_UInt32  seq_r_18:2;
        RBus_UInt32  seq_r_17:2;
        RBus_UInt32  seq_r_16:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_r_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_g_15:2;
        RBus_UInt32  seq_g_14:2;
        RBus_UInt32  seq_g_13:2;
        RBus_UInt32  seq_g_12:2;
        RBus_UInt32  seq_g_11:2;
        RBus_UInt32  seq_g_10:2;
        RBus_UInt32  seq_g_9:2;
        RBus_UInt32  seq_g_8:2;
        RBus_UInt32  seq_g_7:2;
        RBus_UInt32  seq_g_6:2;
        RBus_UInt32  seq_g_5:2;
        RBus_UInt32  seq_g_4:2;
        RBus_UInt32  seq_g_3:2;
        RBus_UInt32  seq_g_2:2;
        RBus_UInt32  seq_g_1:2;
        RBus_UInt32  seq_g_0:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_g_00_07_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_g_31:2;
        RBus_UInt32  seq_g_30:2;
        RBus_UInt32  seq_g_29:2;
        RBus_UInt32  seq_g_28:2;
        RBus_UInt32  seq_g_27:2;
        RBus_UInt32  seq_g_26:2;
        RBus_UInt32  seq_g_25:2;
        RBus_UInt32  seq_g_24:2;
        RBus_UInt32  seq_g_23:2;
        RBus_UInt32  seq_g_22:2;
        RBus_UInt32  seq_g_21:2;
        RBus_UInt32  seq_g_20:2;
        RBus_UInt32  seq_g_19:2;
        RBus_UInt32  seq_g_18:2;
        RBus_UInt32  seq_g_17:2;
        RBus_UInt32  seq_g_16:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_g_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_b_15:2;
        RBus_UInt32  seq_b_14:2;
        RBus_UInt32  seq_b_13:2;
        RBus_UInt32  seq_b_12:2;
        RBus_UInt32  seq_b_11:2;
        RBus_UInt32  seq_b_10:2;
        RBus_UInt32  seq_b_9:2;
        RBus_UInt32  seq_b_8:2;
        RBus_UInt32  seq_b_7:2;
        RBus_UInt32  seq_b_6:2;
        RBus_UInt32  seq_b_5:2;
        RBus_UInt32  seq_b_4:2;
        RBus_UInt32  seq_b_3:2;
        RBus_UInt32  seq_b_2:2;
        RBus_UInt32  seq_b_1:2;
        RBus_UInt32  seq_b_0:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_b_00_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_b_31:2;
        RBus_UInt32  seq_b_30:2;
        RBus_UInt32  seq_b_29:2;
        RBus_UInt32  seq_b_28:2;
        RBus_UInt32  seq_b_27:2;
        RBus_UInt32  seq_b_26:2;
        RBus_UInt32  seq_b_25:2;
        RBus_UInt32  seq_b_24:2;
        RBus_UInt32  seq_b_23:2;
        RBus_UInt32  seq_b_22:2;
        RBus_UInt32  seq_b_21:2;
        RBus_UInt32  seq_b_20:2;
        RBus_UInt32  seq_b_19:2;
        RBus_UInt32  seq_b_18:2;
        RBus_UInt32  seq_b_17:2;
        RBus_UInt32  seq_b_16:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_b_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_r_13:4;
        RBus_UInt32  tab1_r_12:4;
        RBus_UInt32  tab1_r_11:4;
        RBus_UInt32  tab1_r_10:4;
        RBus_UInt32  tab1_r_03:4;
        RBus_UInt32  tab1_r_02:4;
        RBus_UInt32  tab1_r_01:4;
        RBus_UInt32  tab1_r_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_r_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_r_33:4;
        RBus_UInt32  tab1_r_32:4;
        RBus_UInt32  tab1_r_31:4;
        RBus_UInt32  tab1_r_30:4;
        RBus_UInt32  tab1_r_23:4;
        RBus_UInt32  tab1_r_22:4;
        RBus_UInt32  tab1_r_21:4;
        RBus_UInt32  tab1_r_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_r_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_g_13:4;
        RBus_UInt32  tab1_g_12:4;
        RBus_UInt32  tab1_g_11:4;
        RBus_UInt32  tab1_g_10:4;
        RBus_UInt32  tab1_g_03:4;
        RBus_UInt32  tab1_g_02:4;
        RBus_UInt32  tab1_g_01:4;
        RBus_UInt32  tab1_g_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_g_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_g_33:4;
        RBus_UInt32  tab1_g_32:4;
        RBus_UInt32  tab1_g_31:4;
        RBus_UInt32  tab1_g_30:4;
        RBus_UInt32  tab1_g_23:4;
        RBus_UInt32  tab1_g_22:4;
        RBus_UInt32  tab1_g_21:4;
        RBus_UInt32  tab1_g_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_g_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_b_13:4;
        RBus_UInt32  tab1_b_12:4;
        RBus_UInt32  tab1_b_11:4;
        RBus_UInt32  tab1_b_10:4;
        RBus_UInt32  tab1_b_03:4;
        RBus_UInt32  tab1_b_02:4;
        RBus_UInt32  tab1_b_01:4;
        RBus_UInt32  tab1_b_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_b_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_b_33:4;
        RBus_UInt32  tab1_b_32:4;
        RBus_UInt32  tab1_b_31:4;
        RBus_UInt32  tab1_b_30:4;
        RBus_UInt32  tab1_b_23:4;
        RBus_UInt32  tab1_b_22:4;
        RBus_UInt32  tab1_b_21:4;
        RBus_UInt32  tab1_b_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_b_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_temp_offset_15:2;
        RBus_UInt32  tab1_temp_offset_14:2;
        RBus_UInt32  tab1_temp_offset_13:2;
        RBus_UInt32  tab1_temp_offset_12:2;
        RBus_UInt32  tab1_temp_offset_11:2;
        RBus_UInt32  tab1_temp_offset_10:2;
        RBus_UInt32  tab1_temp_offset_9:2;
        RBus_UInt32  tab1_temp_offset_8:2;
        RBus_UInt32  tab1_temp_offset_7:2;
        RBus_UInt32  tab1_temp_offset_6:2;
        RBus_UInt32  tab1_temp_offset_5:2;
        RBus_UInt32  tab1_temp_offset_4:2;
        RBus_UInt32  tab1_temp_offset_3:2;
        RBus_UInt32  tab1_temp_offset_2:2;
        RBus_UInt32  tab1_temp_offset_1:2;
        RBus_UInt32  tab1_temp_offset_0:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_temp_tb1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_r_13:4;
        RBus_UInt32  tab2_r_12:4;
        RBus_UInt32  tab2_r_11:4;
        RBus_UInt32  tab2_r_10:4;
        RBus_UInt32  tab2_r_03:4;
        RBus_UInt32  tab2_r_02:4;
        RBus_UInt32  tab2_r_01:4;
        RBus_UInt32  tab2_r_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_r_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_r_33:4;
        RBus_UInt32  tab2_r_32:4;
        RBus_UInt32  tab2_r_31:4;
        RBus_UInt32  tab2_r_30:4;
        RBus_UInt32  tab2_r_23:4;
        RBus_UInt32  tab2_r_22:4;
        RBus_UInt32  tab2_r_21:4;
        RBus_UInt32  tab2_r_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_r_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_g_13:4;
        RBus_UInt32  tab2_g_12:4;
        RBus_UInt32  tab2_g_11:4;
        RBus_UInt32  tab2_g_10:4;
        RBus_UInt32  tab2_g_03:4;
        RBus_UInt32  tab2_g_02:4;
        RBus_UInt32  tab2_g_01:4;
        RBus_UInt32  tab2_g_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_g_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_g_33:4;
        RBus_UInt32  tab2_g_32:4;
        RBus_UInt32  tab2_g_31:4;
        RBus_UInt32  tab2_g_30:4;
        RBus_UInt32  tab2_g_23:4;
        RBus_UInt32  tab2_g_22:4;
        RBus_UInt32  tab2_g_21:4;
        RBus_UInt32  tab2_g_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_g_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_b_13:4;
        RBus_UInt32  tab2_b_12:4;
        RBus_UInt32  tab2_b_11:4;
        RBus_UInt32  tab2_b_10:4;
        RBus_UInt32  tab2_b_03:4;
        RBus_UInt32  tab2_b_02:4;
        RBus_UInt32  tab2_b_01:4;
        RBus_UInt32  tab2_b_00:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_b_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_b_33:4;
        RBus_UInt32  tab2_b_32:4;
        RBus_UInt32  tab2_b_31:4;
        RBus_UInt32  tab2_b_30:4;
        RBus_UInt32  tab2_b_23:4;
        RBus_UInt32  tab2_b_22:4;
        RBus_UInt32  tab2_b_21:4;
        RBus_UInt32  tab2_b_20:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_b_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_temp_offset_15:2;
        RBus_UInt32  tab2_temp_offset_14:2;
        RBus_UInt32  tab2_temp_offset_13:2;
        RBus_UInt32  tab2_temp_offset_12:2;
        RBus_UInt32  tab2_temp_offset_11:2;
        RBus_UInt32  tab2_temp_offset_10:2;
        RBus_UInt32  tab2_temp_offset_9:2;
        RBus_UInt32  tab2_temp_offset_8:2;
        RBus_UInt32  tab2_temp_offset_7:2;
        RBus_UInt32  tab2_temp_offset_6:2;
        RBus_UInt32  tab2_temp_offset_5:2;
        RBus_UInt32  tab2_temp_offset_4:2;
        RBus_UInt32  tab2_temp_offset_3:2;
        RBus_UInt32  tab2_temp_offset_2:2;
        RBus_UInt32  tab2_temp_offset_1:2;
        RBus_UInt32  tab2_temp_offset_0:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_temp_tb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  err_dif_bits:3;
        RBus_UInt32  err_dif_enable:1;
        RBus_UInt32  rgb_in_offset:1;
        RBus_UInt32  sel_2x_gain:1;
        RBus_UInt32  sel_y_gain:1;
        RBus_UInt32  matrix_bypass:1;
        RBus_UInt32  sel_uv_off:1;
        RBus_UInt32  set_uv_out_offset:1;
        RBus_UInt32  set_r_in_offset:1;
        RBus_UInt32  sel_rgb:1;
        RBus_UInt32  sel_sign:1;
        RBus_UInt32  res2:1;
        RBus_UInt32  en_rgb2yuv:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  m12:15;
        RBus_UInt32  res2:1;
        RBus_UInt32  m11:15;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m11_m12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  m21:15;
        RBus_UInt32  res2:1;
        RBus_UInt32  m13:15;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m13_m21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  m23:15;
        RBus_UInt32  res2:1;
        RBus_UInt32  m22:15;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m22_m23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  m32:15;
        RBus_UInt32  res2:1;
        RBus_UInt32  m31:15;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m31_m32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:7;
        RBus_UInt32  y_gain:9;
        RBus_UInt32  res2:1;
        RBus_UInt32  m33:15;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m33_ygain_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  yo_odd:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  yo_even:13;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_yo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  cr_dly_cb:1;
        RBus_UInt32  dup:1;
        RBus_UInt32  en_422to444:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_422to444_ctrl_RBUS;

#else //apply LITTLE_ENDIAN

//======H3DDMA_RGB2YUV_DITHER_4XXTO4XX register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ch2_h_modulation:1;
        RBus_UInt32  ch2_v_modulation:1;
        RBus_UInt32  ch2_dithering_mode:1;
        RBus_UInt32  ch2_value_sign:1;
        RBus_UInt32  ch2_temporal_enable:1;
        RBus_UInt32  ch2_dithering_table_select:2;
        RBus_UInt32  ch2_temporal_offset_separate_mode:1;
        RBus_UInt32  ch2_field_even_temporal_offset_select:1;
        RBus_UInt32  ch2_field_odd_temporal_offset_select:1;
        RBus_UInt32  dither_bit_sel:1;
        RBus_UInt32  res1:21;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_r_0:2;
        RBus_UInt32  seq_r_1:2;
        RBus_UInt32  seq_r_2:2;
        RBus_UInt32  seq_r_3:2;
        RBus_UInt32  seq_r_4:2;
        RBus_UInt32  seq_r_5:2;
        RBus_UInt32  seq_r_6:2;
        RBus_UInt32  seq_r_7:2;
        RBus_UInt32  seq_r_8:2;
        RBus_UInt32  seq_r_9:2;
        RBus_UInt32  seq_r_10:2;
        RBus_UInt32  seq_r_11:2;
        RBus_UInt32  seq_r_12:2;
        RBus_UInt32  seq_r_13:2;
        RBus_UInt32  seq_r_14:2;
        RBus_UInt32  seq_r_15:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_r_00_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_r_16:2;
        RBus_UInt32  seq_r_17:2;
        RBus_UInt32  seq_r_18:2;
        RBus_UInt32  seq_r_19:2;
        RBus_UInt32  seq_r_20:2;
        RBus_UInt32  seq_r_21:2;
        RBus_UInt32  seq_r_22:2;
        RBus_UInt32  seq_r_23:2;
        RBus_UInt32  seq_r_24:2;
        RBus_UInt32  seq_r_25:2;
        RBus_UInt32  seq_r_26:2;
        RBus_UInt32  seq_r_27:2;
        RBus_UInt32  seq_r_28:2;
        RBus_UInt32  seq_r_29:2;
        RBus_UInt32  seq_r_30:2;
        RBus_UInt32  seq_r_31:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_r_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_g_0:2;
        RBus_UInt32  seq_g_1:2;
        RBus_UInt32  seq_g_2:2;
        RBus_UInt32  seq_g_3:2;
        RBus_UInt32  seq_g_4:2;
        RBus_UInt32  seq_g_5:2;
        RBus_UInt32  seq_g_6:2;
        RBus_UInt32  seq_g_7:2;
        RBus_UInt32  seq_g_8:2;
        RBus_UInt32  seq_g_9:2;
        RBus_UInt32  seq_g_10:2;
        RBus_UInt32  seq_g_11:2;
        RBus_UInt32  seq_g_12:2;
        RBus_UInt32  seq_g_13:2;
        RBus_UInt32  seq_g_14:2;
        RBus_UInt32  seq_g_15:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_g_00_07_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_g_16:2;
        RBus_UInt32  seq_g_17:2;
        RBus_UInt32  seq_g_18:2;
        RBus_UInt32  seq_g_19:2;
        RBus_UInt32  seq_g_20:2;
        RBus_UInt32  seq_g_21:2;
        RBus_UInt32  seq_g_22:2;
        RBus_UInt32  seq_g_23:2;
        RBus_UInt32  seq_g_24:2;
        RBus_UInt32  seq_g_25:2;
        RBus_UInt32  seq_g_26:2;
        RBus_UInt32  seq_g_27:2;
        RBus_UInt32  seq_g_28:2;
        RBus_UInt32  seq_g_29:2;
        RBus_UInt32  seq_g_30:2;
        RBus_UInt32  seq_g_31:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_g_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_b_0:2;
        RBus_UInt32  seq_b_1:2;
        RBus_UInt32  seq_b_2:2;
        RBus_UInt32  seq_b_3:2;
        RBus_UInt32  seq_b_4:2;
        RBus_UInt32  seq_b_5:2;
        RBus_UInt32  seq_b_6:2;
        RBus_UInt32  seq_b_7:2;
        RBus_UInt32  seq_b_8:2;
        RBus_UInt32  seq_b_9:2;
        RBus_UInt32  seq_b_10:2;
        RBus_UInt32  seq_b_11:2;
        RBus_UInt32  seq_b_12:2;
        RBus_UInt32  seq_b_13:2;
        RBus_UInt32  seq_b_14:2;
        RBus_UInt32  seq_b_15:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_b_00_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  seq_b_16:2;
        RBus_UInt32  seq_b_17:2;
        RBus_UInt32  seq_b_18:2;
        RBus_UInt32  seq_b_19:2;
        RBus_UInt32  seq_b_20:2;
        RBus_UInt32  seq_b_21:2;
        RBus_UInt32  seq_b_22:2;
        RBus_UInt32  seq_b_23:2;
        RBus_UInt32  seq_b_24:2;
        RBus_UInt32  seq_b_25:2;
        RBus_UInt32  seq_b_26:2;
        RBus_UInt32  seq_b_27:2;
        RBus_UInt32  seq_b_28:2;
        RBus_UInt32  seq_b_29:2;
        RBus_UInt32  seq_b_30:2;
        RBus_UInt32  seq_b_31:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_seq_b_16_31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_r_00:4;
        RBus_UInt32  tab1_r_01:4;
        RBus_UInt32  tab1_r_02:4;
        RBus_UInt32  tab1_r_03:4;
        RBus_UInt32  tab1_r_10:4;
        RBus_UInt32  tab1_r_11:4;
        RBus_UInt32  tab1_r_12:4;
        RBus_UInt32  tab1_r_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_r_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_r_20:4;
        RBus_UInt32  tab1_r_21:4;
        RBus_UInt32  tab1_r_22:4;
        RBus_UInt32  tab1_r_23:4;
        RBus_UInt32  tab1_r_30:4;
        RBus_UInt32  tab1_r_31:4;
        RBus_UInt32  tab1_r_32:4;
        RBus_UInt32  tab1_r_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_r_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_g_00:4;
        RBus_UInt32  tab1_g_01:4;
        RBus_UInt32  tab1_g_02:4;
        RBus_UInt32  tab1_g_03:4;
        RBus_UInt32  tab1_g_10:4;
        RBus_UInt32  tab1_g_11:4;
        RBus_UInt32  tab1_g_12:4;
        RBus_UInt32  tab1_g_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_g_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_g_20:4;
        RBus_UInt32  tab1_g_21:4;
        RBus_UInt32  tab1_g_22:4;
        RBus_UInt32  tab1_g_23:4;
        RBus_UInt32  tab1_g_30:4;
        RBus_UInt32  tab1_g_31:4;
        RBus_UInt32  tab1_g_32:4;
        RBus_UInt32  tab1_g_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_g_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_b_00:4;
        RBus_UInt32  tab1_b_01:4;
        RBus_UInt32  tab1_b_02:4;
        RBus_UInt32  tab1_b_03:4;
        RBus_UInt32  tab1_b_10:4;
        RBus_UInt32  tab1_b_11:4;
        RBus_UInt32  tab1_b_12:4;
        RBus_UInt32  tab1_b_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_b_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_b_20:4;
        RBus_UInt32  tab1_b_21:4;
        RBus_UInt32  tab1_b_22:4;
        RBus_UInt32  tab1_b_23:4;
        RBus_UInt32  tab1_b_30:4;
        RBus_UInt32  tab1_b_31:4;
        RBus_UInt32  tab1_b_32:4;
        RBus_UInt32  tab1_b_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb1_b_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab1_temp_offset_0:2;
        RBus_UInt32  tab1_temp_offset_1:2;
        RBus_UInt32  tab1_temp_offset_2:2;
        RBus_UInt32  tab1_temp_offset_3:2;
        RBus_UInt32  tab1_temp_offset_4:2;
        RBus_UInt32  tab1_temp_offset_5:2;
        RBus_UInt32  tab1_temp_offset_6:2;
        RBus_UInt32  tab1_temp_offset_7:2;
        RBus_UInt32  tab1_temp_offset_8:2;
        RBus_UInt32  tab1_temp_offset_9:2;
        RBus_UInt32  tab1_temp_offset_10:2;
        RBus_UInt32  tab1_temp_offset_11:2;
        RBus_UInt32  tab1_temp_offset_12:2;
        RBus_UInt32  tab1_temp_offset_13:2;
        RBus_UInt32  tab1_temp_offset_14:2;
        RBus_UInt32  tab1_temp_offset_15:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_temp_tb1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_r_00:4;
        RBus_UInt32  tab2_r_01:4;
        RBus_UInt32  tab2_r_02:4;
        RBus_UInt32  tab2_r_03:4;
        RBus_UInt32  tab2_r_10:4;
        RBus_UInt32  tab2_r_11:4;
        RBus_UInt32  tab2_r_12:4;
        RBus_UInt32  tab2_r_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_r_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_r_20:4;
        RBus_UInt32  tab2_r_21:4;
        RBus_UInt32  tab2_r_22:4;
        RBus_UInt32  tab2_r_23:4;
        RBus_UInt32  tab2_r_30:4;
        RBus_UInt32  tab2_r_31:4;
        RBus_UInt32  tab2_r_32:4;
        RBus_UInt32  tab2_r_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_r_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_g_00:4;
        RBus_UInt32  tab2_g_01:4;
        RBus_UInt32  tab2_g_02:4;
        RBus_UInt32  tab2_g_03:4;
        RBus_UInt32  tab2_g_10:4;
        RBus_UInt32  tab2_g_11:4;
        RBus_UInt32  tab2_g_12:4;
        RBus_UInt32  tab2_g_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_g_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_g_20:4;
        RBus_UInt32  tab2_g_21:4;
        RBus_UInt32  tab2_g_22:4;
        RBus_UInt32  tab2_g_23:4;
        RBus_UInt32  tab2_g_30:4;
        RBus_UInt32  tab2_g_31:4;
        RBus_UInt32  tab2_g_32:4;
        RBus_UInt32  tab2_g_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_g_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_b_00:4;
        RBus_UInt32  tab2_b_01:4;
        RBus_UInt32  tab2_b_02:4;
        RBus_UInt32  tab2_b_03:4;
        RBus_UInt32  tab2_b_10:4;
        RBus_UInt32  tab2_b_11:4;
        RBus_UInt32  tab2_b_12:4;
        RBus_UInt32  tab2_b_13:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_b_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_b_20:4;
        RBus_UInt32  tab2_b_21:4;
        RBus_UInt32  tab2_b_22:4;
        RBus_UInt32  tab2_b_23:4;
        RBus_UInt32  tab2_b_30:4;
        RBus_UInt32  tab2_b_31:4;
        RBus_UInt32  tab2_b_32:4;
        RBus_UInt32  tab2_b_33:4;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_tb2_b_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tab2_temp_offset_0:2;
        RBus_UInt32  tab2_temp_offset_1:2;
        RBus_UInt32  tab2_temp_offset_2:2;
        RBus_UInt32  tab2_temp_offset_3:2;
        RBus_UInt32  tab2_temp_offset_4:2;
        RBus_UInt32  tab2_temp_offset_5:2;
        RBus_UInt32  tab2_temp_offset_6:2;
        RBus_UInt32  tab2_temp_offset_7:2;
        RBus_UInt32  tab2_temp_offset_8:2;
        RBus_UInt32  tab2_temp_offset_9:2;
        RBus_UInt32  tab2_temp_offset_10:2;
        RBus_UInt32  tab2_temp_offset_11:2;
        RBus_UInt32  tab2_temp_offset_12:2;
        RBus_UInt32  tab2_temp_offset_13:2;
        RBus_UInt32  tab2_temp_offset_14:2;
        RBus_UInt32  tab2_temp_offset_15:2;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_dither_temp_tb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  en_rgb2yuv:2;
        RBus_UInt32  res1:1;
        RBus_UInt32  sel_sign:1;
        RBus_UInt32  sel_rgb:1;
        RBus_UInt32  set_r_in_offset:1;
        RBus_UInt32  set_uv_out_offset:1;
        RBus_UInt32  sel_uv_off:1;
        RBus_UInt32  matrix_bypass:1;
        RBus_UInt32  sel_y_gain:1;
        RBus_UInt32  sel_2x_gain:1;
        RBus_UInt32  rgb_in_offset:1;
        RBus_UInt32  err_dif_enable:1;
        RBus_UInt32  err_dif_bits:3;
        RBus_UInt32  res2:16;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m11:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  m12:15;
        RBus_UInt32  res2:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m11_m12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m13:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  m21:15;
        RBus_UInt32  res2:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m13_m21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m22:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  m23:15;
        RBus_UInt32  res2:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m22_m23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m31:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  m32:15;
        RBus_UInt32  res2:1;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m31_m32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m33:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  y_gain:9;
        RBus_UInt32  res2:7;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_m33_ygain_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  yo_even:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  yo_odd:13;
        RBus_UInt32  res2:3;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_rgb2yuv_tab1_yo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  en_422to444:1;
        RBus_UInt32  dup:1;
        RBus_UInt32  cr_dly_cb:1;
        RBus_UInt32  res1:29;
    };
}h3ddma_rgb2yuv_dither_4xxto4xx_hdmi_422to444_ctrl_RBUS;




#endif 


#endif 
