C:\questasim64_10.1d\win64/vlib T:\TFG2015\work\compilation/secureip
C:\questasim64_10.1d\win64/vmap secureip T:\TFG2015\work\compilation/secureip
C:\questasim64_10.1d\win64/vlog -source -novopt -32 -work secureip -f T:\TFG2015\work\compilation/secureip/.cxl.verilog.secureip.secureip.nt64.cmf
C:\questasim64_10.1d\win64/vlib T:\TFG2015\work\compilation/unisim
C:\questasim64_10.1d\win64/vmap unisim T:\TFG2015\work\compilation/unisim
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work unisim -f T:\TFG2015\work\compilation/unisim/.cxl.vhdl.unisim.unisim.nt64.cmf
C:\questasim64_10.1d\win64/vlib T:\TFG2015\work\compilation/unimacro
C:\questasim64_10.1d\win64/vmap unimacro T:\TFG2015\work\compilation/unimacro
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work unimacro -f T:\TFG2015\work\compilation/unimacro/.cxl.vhdl.unimacro.unimacro.nt64.cmf
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work unisim -f T:\TFG2015\work\compilation/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt64.cmf
C:\questasim64_10.1d\win64/vlib T:\TFG2015\work\compilation/simprim
C:\questasim64_10.1d\win64/vmap simprim T:\TFG2015\work\compilation/simprim
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work simprim -f T:\TFG2015\work\compilation/simprim/.cxl.vhdl.simprim.simprim.nt64.cmf
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work simprim -f T:\TFG2015\work\compilation/simprim/.cxl.vhdl.secureip_vhdl_simprim.simprim.nt64.cmf
C:\questasim64_10.1d\win64/vlib T:\TFG2015\work\compilation/xilinxcorelib
C:\questasim64_10.1d\win64/vmap xilinxcorelib T:\TFG2015\work\compilation/xilinxcorelib
C:\questasim64_10.1d\win64/vcom -source -93 -novopt -explicit -32 -work xilinxcorelib -f T:\TFG2015\work\compilation/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.nt64.cmf
