byte[4] in_RT = {0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 4;
byte Token.next = 0;
state {q1(0), q2(1), q3(2)} LTL_property.state = 1;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient byte t_55 = 0;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient int t_67 = 0;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient int t_91 = 0;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient int t_95 = 0;
transient int t_96 = 0;
transient int t_97 = 0;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient int t_101 = 0;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient int t_105 = 0;
transient int t_106 = 0;
transient int t_107 = 0;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient int t_111 = 0;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient int t_115 = 0;
transient int t_116 = 0;
transient int t_117 = 0;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient int t_121 = 0;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient int t_125 = 0;
transient int t_126 = 0;
transient int t_127 = 0;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient int t_133 = 0;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient int t_139 = 0;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient bool t_144 = false;
transient int t_145 = 0;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient int t_151 = 0;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient bool t_155 = false;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient bool t_159 = false;
transient bool t_160 = false;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient bool t_164 = false;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient bool t_169 = false;
transient bool t_170 = false;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient byte t_186 = 0;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient bool t_200 = false;
transient byte t_201 = 0;
transient bool t_202 = false;
transient bool t_203 = false;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient bool t_208 = false;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient byte t_215 = 0;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient int t_220 = 0;
transient bool t_221 = false;
transient byte t_222 = 0;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient bool t_226 = false;
transient int t_227 = 0;
transient bool t_228 = false;
transient byte t_229 = 0;
transient bool t_230 = false;
transient bool t_231 = false;
transient bool t_232 = false;
transient bool t_233 = false;
transient int t_234 = 0;
transient bool t_235 = false;
transient byte t_236 = 0;
transient bool t_237 = false;
transient bool t_238 = false;
transient bool t_239 = false;
transient bool t_240 = false;
transient int t_241 = 0;
transient bool t_242 = false;
transient bool t_243 = false;
transient byte t_244 = 0;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient byte t_259 = 0;
transient bool t_260 = false;
transient bool t_261 = false;
transient bool t_262 = false;
transient bool t_263 = false;
transient bool t_264 = false;
transient bool t_265 = false;
transient bool t_266 = false;
transient bool t_267 = false;
transient bool t_268 = false;
transient bool t_269 = false;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient bool t_273 = false;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
transient bool t_281 = false;
transient bool t_282 = false;
transient bool t_283 = false;
transient bool t_284 = false;
transient bool t_285 = false;
transient bool t_286 = false;
transient bool t_287 = false;
transient bool t_288 = false;
transient bool t_289 = false;
transient bool t_290 = false;
transient bool t_291 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Token 
		guardBlock
			t_52 = Token.state == 0;

		guardCondition t_52;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_53 = Token.state == 1,
			t_54 = Token.i < 4,
			t_55 = in_RT[Token.i],
			t_56 = t_55 == 0,
			t_57 = t_54 and t_56,
			t_58 = t_53 and t_57;

		guardCondition t_58;
		effect
			Token.state = 1,
			t_59 = Token.i + 1,
			Token.i = t_59;

	process Token 
		guardBlock
			t_60 = Token.state == 1,
			t_61 = Token.i == 4,
			t_62 = t_60 and t_61;

		guardCondition t_62;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_63 = Token.state == 3,
			t_64 = Token.NRT_count == 0,
			t_65 = t_63 and t_64;

		guardCondition t_65;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_66 = Token.state == 5;

		guardCondition t_66;
		effect
			Token.state = 0,
			t_67 = 4 - RT_count,
			Token.NRT_count = t_67;

	process LTL_property 
		guardBlock
			t_68 = LTL_property.state == 0;

		guardCondition t_68;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_69 = LTL_property.state == 1;

		guardCondition t_69;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_70 = LTL_property.state == 1,
			t_71 = Node_0.state == 5,
			t_72 = Node_0.state == 2,
			t_73 = not t_72,
			t_74 = t_71 and t_73,
			t_75 = t_70 and t_74;

		guardCondition t_75;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_76 = LTL_property.state == 1,
			t_77 = Node_0.state == 5,
			t_78 = Token.state == 5,
			t_79 = t_77 and t_78,
			t_80 = t_76 and t_79;

		guardCondition t_80;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_81 = LTL_property.state == 2,
			t_82 = Node_0.state == 2,
			t_83 = not t_82,
			t_84 = t_81 and t_83;

		guardCondition t_84;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_85 = LTL_property.state == 2,
			t_86 = Token.state == 5,
			t_87 = t_85 and t_86;

		guardCondition t_87;
		effect
			LTL_property.state = 0;

	process Node_0_Token 
		guardBlock
			t_88 = Node_0.state == 6,
			t_89 = Token.state == 2,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_91 = Token.i + 1,
			Token.i = t_91;

	process Node_0_Token 
		guardBlock
			t_92 = Node_0.state == 6,
			t_93 = Token.state == 4,
			t_94 = t_92 and t_93;

		guardCondition t_94;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_95 = Token.next + 1,
			t_96 = t_95 % 4,
			Token.next = t_96,
			t_97 = Token.NRT_count - 1,
			Token.NRT_count = t_97;

	process Node_1_Token 
		guardBlock
			t_98 = Node_1.state == 6,
			t_99 = Token.state == 2,
			t_100 = t_98 and t_99;

		guardCondition t_100;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_101 = Token.i + 1,
			Token.i = t_101;

	process Node_1_Token 
		guardBlock
			t_102 = Node_1.state == 6,
			t_103 = Token.state == 4,
			t_104 = t_102 and t_103;

		guardCondition t_104;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_105 = Token.next + 1,
			t_106 = t_105 % 4,
			Token.next = t_106,
			t_107 = Token.NRT_count - 1,
			Token.NRT_count = t_107;

	process Node_2_Token 
		guardBlock
			t_108 = Node_2.state == 6,
			t_109 = Token.state == 2,
			t_110 = t_108 and t_109;

		guardCondition t_110;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_111 = Token.i + 1,
			Token.i = t_111;

	process Node_2_Token 
		guardBlock
			t_112 = Node_2.state == 6,
			t_113 = Token.state == 4,
			t_114 = t_112 and t_113;

		guardCondition t_114;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_115 = Token.next + 1,
			t_116 = t_115 % 4,
			Token.next = t_116,
			t_117 = Token.NRT_count - 1,
			Token.NRT_count = t_117;

	process Node_3_Token 
		guardBlock
			t_118 = Node_3.state == 6,
			t_119 = Token.state == 2,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_121 = Token.i + 1,
			Token.i = t_121;

	process Node_3_Token 
		guardBlock
			t_122 = Node_3.state == 6,
			t_123 = Token.state == 4,
			t_124 = t_122 and t_123;

		guardCondition t_124;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_125 = Token.next + 1,
			t_126 = t_125 % 4,
			Token.next = t_126,
			t_127 = Token.NRT_count - 1,
			Token.NRT_count = t_127;

	process Bandwidth_Node_0 
		guardBlock
			t_128 = Bandwidth.state == 2,
			t_129 = RT_count < 2,
			t_130 = t_128 and t_129,
			t_131 = Node_0.state == 4,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Bandwidth.state = 0,
			t_133 = RT_count + 1,
			RT_count = t_133,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_134 = Bandwidth.state == 2,
			t_135 = RT_count < 2,
			t_136 = t_134 and t_135,
			t_137 = Node_1.state == 4,
			t_138 = t_136 and t_137;

		guardCondition t_138;
		effect
			Bandwidth.state = 0,
			t_139 = RT_count + 1,
			RT_count = t_139,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_140 = Bandwidth.state == 2,
			t_141 = RT_count < 2,
			t_142 = t_140 and t_141,
			t_143 = Node_2.state == 4,
			t_144 = t_142 and t_143;

		guardCondition t_144;
		effect
			Bandwidth.state = 0,
			t_145 = RT_count + 1,
			RT_count = t_145,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_146 = Bandwidth.state == 2,
			t_147 = RT_count < 2,
			t_148 = t_146 and t_147,
			t_149 = Node_3.state == 4,
			t_150 = t_148 and t_149;

		guardCondition t_150;
		effect
			Bandwidth.state = 0,
			t_151 = RT_count + 1,
			RT_count = t_151,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Node_0_Bandwidth 
		guardBlock
			t_152 = Node_0.state == 3,
			t_153 = Node_0.granted == 0,
			t_154 = t_152 and t_153,
			t_155 = Bandwidth.state == 0,
			t_156 = t_154 and t_155;

		guardCondition t_156;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_157 = Node_1.state == 3,
			t_158 = Node_1.granted == 0,
			t_159 = t_157 and t_158,
			t_160 = Bandwidth.state == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_162 = Node_2.state == 3,
			t_163 = Node_2.granted == 0,
			t_164 = t_162 and t_163,
			t_165 = Bandwidth.state == 0,
			t_166 = t_164 and t_165;

		guardCondition t_166;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_167 = Node_3.state == 3,
			t_168 = Node_3.granted == 0,
			t_169 = t_167 and t_168,
			t_170 = Bandwidth.state == 0,
			t_171 = t_169 and t_170;

		guardCondition t_171;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_0_Bandwidth 
		guardBlock
			t_172 = Node_0.state == 2,
			t_173 = Bandwidth.state == 0,
			t_174 = t_172 and t_173;

		guardCondition t_174;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_175 = Node_1.state == 2,
			t_176 = Bandwidth.state == 0,
			t_177 = t_175 and t_176;

		guardCondition t_177;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_178 = Node_2.state == 2,
			t_179 = Bandwidth.state == 0,
			t_180 = t_178 and t_179;

		guardCondition t_180;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_181 = Node_3.state == 2,
			t_182 = Bandwidth.state == 0,
			t_183 = t_181 and t_182;

		guardCondition t_183;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Token_Node_2 
		guardBlock
			t_184 = Token.state == 1,
			t_185 = Token.i == 2,
			t_186 = in_RT[Token.i],
			t_187 = t_186 == 1,
			t_188 = t_185 and t_187,
			t_189 = t_184 and t_188,
			t_190 = Node_2.state == 0,
			t_191 = t_189 and t_190;

		guardCondition t_191;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_192 = Token.state == 3,
			t_193 = Token.NRT_count > 0,
			t_194 = Token.next == 2,
			t_195 = t_193 and t_194,
			t_196 = t_192 and t_195,
			t_197 = Node_2.state == 0,
			t_198 = t_196 and t_197;

		guardCondition t_198;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_3 
		guardBlock
			t_199 = Token.state == 1,
			t_200 = Token.i == 3,
			t_201 = in_RT[Token.i],
			t_202 = t_201 == 1,
			t_203 = t_200 and t_202,
			t_204 = t_199 and t_203,
			t_205 = Node_3.state == 0,
			t_206 = t_204 and t_205;

		guardCondition t_206;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_207 = Token.state == 3,
			t_208 = Token.NRT_count > 0,
			t_209 = Token.next == 3,
			t_210 = t_208 and t_209,
			t_211 = t_207 and t_210,
			t_212 = Node_3.state == 0,
			t_213 = t_211 and t_212;

		guardCondition t_213;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_214 = Bandwidth.state == 1,
			t_215 = in_RT[Bandwidth.i],
			t_216 = t_215 == 1,
			t_217 = t_214 and t_216,
			t_218 = Node_0.state == 8,
			t_219 = t_217 and t_218;

		guardCondition t_219;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_220 = RT_count - 1,
			RT_count = t_220,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_221 = Bandwidth.state == 1,
			t_222 = in_RT[Bandwidth.i],
			t_223 = t_222 == 1,
			t_224 = t_221 and t_223,
			t_225 = Node_1.state == 8,
			t_226 = t_224 and t_225;

		guardCondition t_226;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_227 = RT_count - 1,
			RT_count = t_227,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_228 = Bandwidth.state == 1,
			t_229 = in_RT[Bandwidth.i],
			t_230 = t_229 == 1,
			t_231 = t_228 and t_230,
			t_232 = Node_2.state == 8,
			t_233 = t_231 and t_232;

		guardCondition t_233;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_234 = RT_count - 1,
			RT_count = t_234,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_235 = Bandwidth.state == 1,
			t_236 = in_RT[Bandwidth.i],
			t_237 = t_236 == 1,
			t_238 = t_235 and t_237,
			t_239 = Node_3.state == 8,
			t_240 = t_238 and t_239;

		guardCondition t_240;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_241 = RT_count - 1,
			RT_count = t_241,
			Node_3.state = 6;

	process Token_Node_0 
		guardBlock
			t_242 = Token.state == 1,
			t_243 = Token.i == 0,
			t_244 = in_RT[Token.i],
			t_245 = t_244 == 1,
			t_246 = t_243 and t_245,
			t_247 = t_242 and t_246,
			t_248 = Node_0.state == 0,
			t_249 = t_247 and t_248;

		guardCondition t_249;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_250 = Token.state == 3,
			t_251 = Token.NRT_count > 0,
			t_252 = Token.next == 0,
			t_253 = t_251 and t_252,
			t_254 = t_250 and t_253,
			t_255 = Node_0.state == 0,
			t_256 = t_254 and t_255;

		guardCondition t_256;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Token_Node_1 
		guardBlock
			t_257 = Token.state == 1,
			t_258 = Token.i == 1,
			t_259 = in_RT[Token.i],
			t_260 = t_259 == 1,
			t_261 = t_258 and t_260,
			t_262 = t_257 and t_261,
			t_263 = Node_1.state == 0,
			t_264 = t_262 and t_263;

		guardCondition t_264;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_265 = Token.state == 3,
			t_266 = Token.NRT_count > 0,
			t_267 = Token.next == 1,
			t_268 = t_266 and t_267,
			t_269 = t_265 and t_268,
			t_270 = Node_1.state == 0,
			t_271 = t_269 and t_270;

		guardCondition t_271;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_272 = Bandwidth.state == 2,
			t_273 = RT_count >= 2,
			t_274 = t_272 and t_273,
			t_275 = Node_0.state == 4,
			t_276 = t_274 and t_275;

		guardCondition t_276;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_277 = Bandwidth.state == 2,
			t_278 = RT_count >= 2,
			t_279 = t_277 and t_278,
			t_280 = Node_1.state == 4,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_282 = Bandwidth.state == 2,
			t_283 = RT_count >= 2,
			t_284 = t_282 and t_283,
			t_285 = Node_2.state == 4,
			t_286 = t_284 and t_285;

		guardCondition t_286;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_287 = Bandwidth.state == 2,
			t_288 = RT_count >= 2,
			t_289 = t_287 and t_288,
			t_290 = Node_3.state == 4,
			t_291 = t_289 and t_290;

		guardCondition t_291;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

accepting conditions
	LTL_property.state == 0

system async property LTL_property;
