
*** Running vivado
    with args -log cable_delay_tester_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cable_delay_tester_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cable_delay_tester_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 456.059 ; gain = 161.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 540.215 ; gain = 79.352
Command: link_design -top cable_delay_tester_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.dcp' for cell 'cable_delay_tester_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/cable_delay_tester_ila_0_0.dcp' for cell 'cable_delay_tester_i/ila_rhd'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/cable_delay_tester_ila_0_1.dcp' for cell 'cable_delay_tester_i/ila_rhs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/cable_delay_tester_jtag_axi_0_0.dcp' for cell 'cable_delay_tester_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_0_1/cable_delay_tester_proc_sys_reset_0_1.dcp' for cell 'cable_delay_tester_i/reset_rhd'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_1_0/cable_delay_tester_proc_sys_reset_1_0.dcp' for cell 'cable_delay_tester_i/reset_rhs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_rhd_spi_master_0_0/cable_delay_tester_rhd_spi_master_0_0.dcp' for cell 'cable_delay_tester_i/rhd_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_rhs_spi_master_0_0/cable_delay_tester_rhs_spi_master_0_0.dcp' for cell 'cable_delay_tester_i/rhs_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_seeg_top_0_0/cable_delay_tester_seeg_top_0_0.dcp' for cell 'cable_delay_tester_i/seeg_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_zynq_ultra_ps_e_0_0/cable_delay_tester_zynq_ultra_ps_e_0_0.dcp' for cell 'cable_delay_tester_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1553.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. cable_delay_tester_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cable_delay_tester_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: cable_delay_tester_i/ila_rhd UUID: 87525bc7-d9ed-5c2b-9595-77043954fdbf 
INFO: [Chipscope 16-324] Core: cable_delay_tester_i/ila_rhs UUID: 42be02d8-bacf-54fb-a436-a5858981ff17 
INFO: [Chipscope 16-324] Core: cable_delay_tester_i/jtag_axi_0 UUID: 049c9edf-afdd-5cb8-9c94-b03ce1c438f1 
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_zynq_ultra_ps_e_0_0/cable_delay_tester_zynq_ultra_ps_e_0_0.xdc] for cell 'cable_delay_tester_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_zynq_ultra_ps_e_0_0/cable_delay_tester_zynq_ultra_ps_e_0_0.xdc] for cell 'cable_delay_tester_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0_board.xdc] for cell 'cable_delay_tester_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0_board.xdc] for cell 'cable_delay_tester_i/clk_wiz_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.xdc] for cell 'cable_delay_tester_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.xdc] for cell 'cable_delay_tester_i/clk_wiz_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_0_1/cable_delay_tester_proc_sys_reset_0_1_board.xdc] for cell 'cable_delay_tester_i/reset_rhd/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_0_1/cable_delay_tester_proc_sys_reset_0_1_board.xdc] for cell 'cable_delay_tester_i/reset_rhd/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_0_1/cable_delay_tester_proc_sys_reset_0_1.xdc] for cell 'cable_delay_tester_i/reset_rhd/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_0_1/cable_delay_tester_proc_sys_reset_0_1.xdc] for cell 'cable_delay_tester_i/reset_rhd/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cable_delay_tester_i/ila_rhd/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cable_delay_tester_i/ila_rhd/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'cable_delay_tester_i/ila_rhd/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'cable_delay_tester_i/ila_rhd/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'cable_delay_tester_i/ila_rhs/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'cable_delay_tester_i/ila_rhs/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'cable_delay_tester_i/ila_rhs/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'cable_delay_tester_i/ila_rhs/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_1_0/cable_delay_tester_proc_sys_reset_1_0_board.xdc] for cell 'cable_delay_tester_i/reset_rhs/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_1_0/cable_delay_tester_proc_sys_reset_1_0_board.xdc] for cell 'cable_delay_tester_i/reset_rhs/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_1_0/cable_delay_tester_proc_sys_reset_1_0.xdc] for cell 'cable_delay_tester_i/reset_rhs/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_proc_sys_reset_1_0/cable_delay_tester_proc_sys_reset_1_0.xdc] for cell 'cable_delay_tester_i/reset_rhs/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'cable_delay_tester_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'cable_delay_tester_i/jtag_axi_0/inst'
Parsing XDC File [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2559.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 222 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 200 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

26 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2559.883 ; gain = 2019.668
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2559.883 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a2140e7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 2559.883 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2918.125 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19f1ec55a

Time (s): cpu = 00:00:00 ; elapsed = 00:02:37 . Memory (MB): peak = 2918.125 ; gain = 20.637

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 70 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 1431 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15f1714c5

Time (s): cpu = 00:00:01 ; elapsed = 00:02:38 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-389] Phase Retarget created 211 cells and removed 523 cells
INFO: [Opt 31-1021] In phase Retarget, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21e840fbb

Time (s): cpu = 00:00:01 ; elapsed = 00:02:39 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1fd5b0592

Time (s): cpu = 00:00:01 ; elapsed = 00:02:39 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 459 cells
INFO: [Opt 31-1021] In phase Sweep, 1793 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1fd5b0592

Time (s): cpu = 00:00:01 ; elapsed = 00:02:39 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: d523876a

Time (s): cpu = 00:00:01 ; elapsed = 00:02:40 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: d523876a

Time (s): cpu = 00:00:01 ; elapsed = 00:02:40 . Memory (MB): peak = 2918.125 ; gain = 20.637
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             211  |             523  |                                            135  |
|  Constant propagation         |              14  |              99  |                                            108  |
|  Sweep                        |               0  |             459  |                                           1793  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            126  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2918.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d523876a

Time (s): cpu = 00:00:01 ; elapsed = 00:02:40 . Memory (MB): peak = 2918.125 ; gain = 20.637

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 13da27c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 3105.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13da27c40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.871 ; gain = 187.746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13da27c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3105.871 ; gain = 0.000
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/cable_delay_tester_jtag_axi_0_0_impl.xdc] from IP C:/Repos/ug3-seeg/ug3-seeg.srcs/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/cable_delay_tester_jtag_axi_0_0.xci
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/cable_delay_tester_jtag_axi_0_0_impl.xdc] for cell 'cable_delay_tester_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/cable_delay_tester_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/constraints/cable_delay_tester_jtag_axi_0_0_impl.xdc] for cell 'cable_delay_tester_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3105.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cd9f9c98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3105.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:02:56 . Memory (MB): peak = 3105.871 ; gain = 545.988
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file cable_delay_tester_wrapper_drc_opted.rpt -pb cable_delay_tester_wrapper_drc_opted.pb -rpx cable_delay_tester_wrapper_drc_opted.rpx
Command: report_drc -file cable_delay_tester_wrapper_drc_opted.rpt -pb cable_delay_tester_wrapper_drc_opted.pb -rpx cable_delay_tester_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 4057.664 ; gain = 951.793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5e94362

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4057.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a9fb7701

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e9944c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e9944c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e9944c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b2688e56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b14f731c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b14f731c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 235dc63ca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 235dc63ca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 235dc63ca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1e48ea89d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e48ea89d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 223d8c199

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13a965125

Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 428 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 1, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 203 nets or LUTs. Breaked 3 LUTs, combined 200 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 100 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4057.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            200  |                   203  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          100  |              0  |                    54  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          103  |            200  |                   257  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1521c97df

Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 157a739a5

Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 2 Global Placement | Checksum: 157a739a5

Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c41bbe61

Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbff8af7

Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 19a14e5fb

Time (s): cpu = 00:01:05 ; elapsed = 00:01:45 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 18c3460b1

Time (s): cpu = 00:01:10 ; elapsed = 00:01:52 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 17825672a

Time (s): cpu = 00:01:10 ; elapsed = 00:01:53 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 17825672a

Time (s): cpu = 00:01:10 ; elapsed = 00:01:53 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1ea375e12

Time (s): cpu = 00:01:26 ; elapsed = 00:02:16 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c5491e0a

Time (s): cpu = 00:01:26 ; elapsed = 00:02:17 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 172cedc0a

Time (s): cpu = 00:01:26 ; elapsed = 00:02:17 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f13bbc60

Time (s): cpu = 00:01:28 ; elapsed = 00:02:21 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f13bbc60

Time (s): cpu = 00:01:28 ; elapsed = 00:02:21 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 78fee371

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.899 | TNS=-766.920 |
Phase 1 Physical Synthesis Initialization | Checksum: 73bb17f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Place 46-35] Processed net cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0], inserted BUFG to drive 1201 loads.
INFO: [Place 46-45] Replicated bufg driver cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1049f5fdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: bc5f0630

Time (s): cpu = 00:01:34 ; elapsed = 00:02:35 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.736. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c34efbfd

Time (s): cpu = 00:01:40 ; elapsed = 00:02:54 . Memory (MB): peak = 4057.664 ; gain = 0.000

Time (s): cpu = 00:01:40 ; elapsed = 00:02:54 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c34efbfd

Time (s): cpu = 00:01:41 ; elapsed = 00:02:54 . Memory (MB): peak = 4057.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1787b3157

Time (s): cpu = 00:01:46 ; elapsed = 00:03:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1787b3157

Time (s): cpu = 00:01:46 ; elapsed = 00:03:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1787b3157

Time (s): cpu = 00:01:46 ; elapsed = 00:03:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4057.664 ; gain = 0.000

Time (s): cpu = 00:01:46 ; elapsed = 00:03:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 146903c17

Time (s): cpu = 00:01:46 ; elapsed = 00:03:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
Ending Placer Task | Checksum: e1560ebf

Time (s): cpu = 00:01:46 ; elapsed = 00:03:06 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:03:08 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file cable_delay_tester_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cable_delay_tester_wrapper_utilization_placed.rpt -pb cable_delay_tester_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cable_delay_tester_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 2.35s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4057.664 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.706 | TNS=-755.676 |
Phase 1 Physical Synthesis Initialization | Checksum: 6881b539

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.706 | TNS=-755.676 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 6881b539

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.706 | TNS=-755.676 |
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1].  Re-placed instance cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.696 | TNS=-755.656 |
INFO: [Physopt 32-663] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[2].  Re-placed instance cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.687 | TNS=-755.608 |
INFO: [Physopt 32-81] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.673 | TNS=-755.568 |
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.672 | TNS=-755.566 |
INFO: [Physopt 32-663] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1].  Re-placed instance cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.669 | TNS=-755.556 |
INFO: [Physopt 32-81] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-755.520 |
INFO: [Physopt 32-81] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-755.520 |
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/done. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/probe_data[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/done. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/probe_data[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-755.520 |
Phase 3 Critical Path Optimization | Checksum: 6881b539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-755.520 |
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/done. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/probe_data[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/rhs_spi_master_0/inst/done. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/probe_data[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-755.520 |
Phase 4 Critical Path Optimization | Checksum: 6881b539

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 4057.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4057.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.665 | TNS=-755.520 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.041  |          0.156  |            4  |              0  |                     7  |           0  |           2  |  00:00:13  |
|  Total          |          0.041  |          0.156  |            4  |              0  |                     7  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4057.664 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 165644dfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4057.664 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 482a98ce ConstDB: 0 ShapeSum: 6e135966 RouteDB: 32df955
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8b513975 | NumContArr: c7ef11f5 | Constraints: 43d67996 | Timing: 0
Phase 1 Build RT Design | Checksum: 19716c500

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19716c500

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19716c500

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b8280e01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 217ad0503

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.660 | TNS=-755.374| WHS=-0.077 | THS=-27.671|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18a7620f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.660 | TNS=-747.255| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d9b5437d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4057.664 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0030182 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10154
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8831
  Number of Partially Routed Nets     = 1323
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d49322d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d49322d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 20fbfd4da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1433
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-746.649| WHS=-0.030 | THS=-0.093 |

Phase 4.1 Global Iteration 0 | Checksum: 2791db786

Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.729 | TNS=-746.572| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19194354a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-746.188| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2d3d808bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-745.808| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16f9889bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 16f9889bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18cebb99d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-745.808| WHS=0.012  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 238d83c45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-745.808| WHS=0.012  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 203b4c89d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 203b4c89d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 203b4c89d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 227fe47c2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.663 | TNS=-745.774| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b24d1a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4057.664 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2b24d1a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.729215 %
  Global Horizontal Routing Utilization  = 0.842726 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2723%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.7583%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 40.3846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.5769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2346e053c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2346e053c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2346e053c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2346e053c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 4057.664 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.663 | TNS=-745.774| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 2346e053c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 4057.664 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.663 | TNS=-745.490 | WHS=0.013 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 2346e053c

Time (s): cpu = 00:00:26 ; elapsed = 00:01:03 . Memory (MB): peak = 4057.664 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.663 | TNS=-745.490 | WHS=0.013 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -3.617. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.613. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -3.581. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.542. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.511. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -3.504. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22].
INFO: [Physopt 32-952] Improved path group WNS = -3.493. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[40].
INFO: [Physopt 32-952] Improved path group WNS = -3.473. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.471. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.461. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[8].
INFO: [Physopt 32-952] Improved path group WNS = -3.460. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/srlopt_n_21.
INFO: [Physopt 32-952] Improved path group WNS = -3.453. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[60].
INFO: [Physopt 32-952] Improved path group WNS = -3.451. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16].
INFO: [Physopt 32-952] Improved path group WNS = -3.450. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[12].
INFO: [Physopt 32-952] Improved path group WNS = -3.442. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[20].
INFO: [Physopt 32-952] Improved path group WNS = -3.442. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/srlopt_n_24.
INFO: [Physopt 32-952] Improved path group WNS = -3.440. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/srlopt_n_33.
INFO: [Physopt 32-952] Improved path group WNS = -3.439. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.434. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28].
INFO: [Physopt 32-952] Improved path group WNS = -3.434. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/srlopt_n_14.
INFO: [Physopt 32-952] Improved path group WNS = -3.434. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -3.433. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28].
INFO: [Physopt 32-952] Improved path group WNS = -3.433. Path group: clk_pl_0. Processed net: cable_delay_tester_i/ila_rhs/inst/ila_core_inst/srlopt_n_32.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.433 | TNS=-734.016 | WHS=0.013 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: eed12d54

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 4057.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.433 | TNS=-734.016 | WHS=0.013 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1f5943918

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11391fdc6

Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cable_delay_tester_wrapper_drc_routed.rpt -pb cable_delay_tester_wrapper_drc_routed.pb -rpx cable_delay_tester_wrapper_drc_routed.rpx
Command: report_drc -file cable_delay_tester_wrapper_drc_routed.rpt -pb cable_delay_tester_wrapper_drc_routed.pb -rpx cable_delay_tester_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cable_delay_tester_wrapper_methodology_drc_routed.rpt -pb cable_delay_tester_wrapper_methodology_drc_routed.pb -rpx cable_delay_tester_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cable_delay_tester_wrapper_methodology_drc_routed.rpt -pb cable_delay_tester_wrapper_methodology_drc_routed.pb -rpx cable_delay_tester_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file cable_delay_tester_wrapper_power_routed.rpt -pb cable_delay_tester_wrapper_power_summary_routed.pb -rpx cable_delay_tester_wrapper_power_routed.rpx
Command: report_power -file cable_delay_tester_wrapper_power_routed.rpt -pb cable_delay_tester_wrapper_power_summary_routed.pb -rpx cable_delay_tester_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
244 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file cable_delay_tester_wrapper_route_status.rpt -pb cable_delay_tester_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cable_delay_tester_wrapper_timing_summary_routed.rpt -pb cable_delay_tester_wrapper_timing_summary_routed.pb -rpx cable_delay_tester_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cable_delay_tester_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cable_delay_tester_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cable_delay_tester_wrapper_bus_skew_routed.rpt -pb cable_delay_tester_wrapper_bus_skew_routed.pb -rpx cable_delay_tester_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/cable_delay_tester_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4057.664 ; gain = 0.000

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force cable_delay_tester_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 49 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]... and (the first 15 of 47 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cable_delay_tester_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 4197.324 ; gain = 139.660
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 15:33:37 2024...
