Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:36 -0000
Received: from icoremail.net (unknown [209.85.214.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH974aulbXUN9AQ--.37280S3;
	Mon, 12 Nov 2018 19:58:49 +0800 (CST)
Received: from mail-pl1-f177.google.com (unknown [209.85.214.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwC3l0P0aulbg5sxAA--.1126S3;
	Mon, 12 Nov 2018 19:58:45 +0800 (CST)
Received: by mail-pl1-f177.google.com with SMTP id s5-v6so4252032plq.11
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 03:58:44 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=RFebI0ZNrzIwbkH5OOeI6o2OMukSvURQ9grd4ZMBFK0=;
        b=U53/WFGBnjyBEtvbc9L12kePfCDDVhMXloxFQoeQVXGped4bJCbfM6NEBj0dQdgdeP
         4cckH1dOBGftbqc5TU37bqucraqxumf8xGUdkhvaeJChMaX/Lu+Rl5Q0K0dXbhbT2zJS
         HLu5RAB1zh7d7d3oMugn5IqTzkQLhYTiUal/7vq2eLmCxnZb1T82ksEzcxHI9I1skXbI
         8PvxFJJfgXsiwU6EBkOmIuDnMDY3L+U1QCecAhw41VKQGcVjW+3LRcfvMZJVGe/CkjTS
         w45MwjSxK5V3GLYPHbfC7QOUdhi8BjDg99Nf44iQZUjkPAtcgT8rzuifSCSbLO28ExT4
         MdpA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLix8qwGc4WaCgeNLBiG4zPWD5FTmu6RQXHzGy4pX4RtWHruLZ3
	bfZYjgv+VnFcaR4DkXjFfBVfukx9+S10nVbNmex6jMFqjoZEbYRiAQ==
X-Received: by 2002:a17:902:b789:: with SMTP id e9-v6mr657726pls.338.1542023924687;
        Mon, 12 Nov 2018 03:58:44 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3094692pjt;
        Mon, 12 Nov 2018 03:58:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5d8hcXgikx/uEp2qZ5G3trIYZ7tfVjW+z3z0+n5r7L77832jFI1g9ifM6vloo5z0TCZ3IP2
X-Received: by 2002:a63:ed42:: with SMTP id m2mr563441pgk.147.1542023923963;
        Mon, 12 Nov 2018 03:58:43 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542023923; cv=none;
        d=google.com; s=arc-20160816;
        b=mKEz8jb3Nve/Uf2oK9oooyxusZ0JizKmeGC7S1+LhXJ3HEtBd5JwyzKFazdjgqPqWx
         M+DJyYUV+dUQM1CPemP5U2G6gbO3wmFyFd8git25zRwsrwe0KTS9HveReRN717E8s/jp
         zk1ByhGcHiyhTsH0FVYrAqQ+0h6SBS8FXMi3ajvkEJxxwd2yUMN36XO0RqbTf96UVYAT
         gFE+KzZxuYX95OHMoafStsj02+vUTVOoHHtFbVW6wJpgvrUHnkaeoJuB6a7mK9GjxQe1
         5/q5oQTro2N556kY9he8qfCviBTstt3uLyXmUtojjQGB2xAaxHqRDGYrrt/C+8uuea2N
         yl/Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=RFebI0ZNrzIwbkH5OOeI6o2OMukSvURQ9grd4ZMBFK0=;
        b=c0aVSy1OcNUOZAAqS7uB+qFdBe5WiTSwaxePXviU1ULDO6XyQS19Wnx9dbohg3R5oI
         zuC8ZNwO8hoLXAnD+3PV7TdxEomRRBAUUmIonko9bSCjBYVw4bohknIWTXfjvHKDVkK9
         sIOHLSIrLT7TOPqijOQmICPwyGw+/iwKoJMc4PuqntHs3McZefe7XUJbMsb7eZZ9Gj6Y
         Zywc5wnj9I+h3ZH7JUwPTKC+Pz4Yh1kEZtvf1OE7OKBxKiSYXHYk0X0UPqEVVc+tfONS
         iCkoLhsj9svOV/rX4IgSpcg5MAZQbVqt7LCHTYiE33E+TENvsvpKf1zUPB/5v9PC8cAW
         yNtQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t23si16631772pgi.181.2018.11.12.03.58.29;
        Mon, 12 Nov 2018 03:58:43 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729963AbeKLVu5 (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:50:57 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34686 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729756AbeKLVu4 (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:50:56 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5EB861650;
        Mon, 12 Nov 2018 03:58:00 -0800 (PST)
Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 91C193F5A0;
        Mon, 12 Nov 2018 03:57:58 -0800 (PST)
From: Julien Thierry <julien.thierry@arm.com>
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com,
        Julien Thierry <julien.thierry@arm.com>
Subject: [PATCH v6 15/24] arm64: Switch to PMR masking when starting CPUs
Date: Mon, 12 Nov 2018 11:57:06 +0000
Message-Id: <1542023835-21446-16-git-send-email-julien.thierry@arm.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwC3l0P0aulbg5sxAA--.1126S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJw1xJrW5KF4Duw15trWxXrb_yoW5ur1kpF
	WkCrZ5Jr4fCF12ywnIya4jyFy5twn7K3y7G3sxG3429r9xtFyDWrZYyF98Zr9ruFZ2934r
	uF4YvFWjga1UAF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_Gw4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26ryj6F1UMx
	vI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI
	42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Jr0_JF7vcSsGvfC2KfnxnUUI43ZEXa7IUOh0
	eJUUUUU==

Once the boot CPU has been prepared or a new secondary CPU has been
brought up, use ICC_PMR_EL1 to mask interrupts on that CPU and clear
PSR.I bit.

Since ICC_PMR_EL1 is initialized at CPU bringup, avoid overwriting
it in the GICv3 driver.

Signed-off-by: Julien Thierry <julien.thierry@arm.com>
Suggested-by: Daniel Thompson <daniel.thompson@linaro.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: James Morse <james.morse@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
---
 arch/arm64/kernel/smp.c      | 27 +++++++++++++++++++++++++++
 drivers/irqchip/irq-gic-v3.c |  8 +++++++-
 2 files changed, 34 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/kernel/smp.c b/arch/arm64/kernel/smp.c
index 8dc9dde..e495360 100644
--- a/arch/arm64/kernel/smp.c
+++ b/arch/arm64/kernel/smp.c
@@ -35,6 +35,7 @@
 #include <linux/smp.h>
 #include <linux/seq_file.h>
 #include <linux/irq.h>
+#include <linux/irqchip/arm-gic-v3.h>
 #include <linux/percpu.h>
 #include <linux/clockchips.h>
 #include <linux/completion.h>
@@ -175,6 +176,25 @@ int __cpu_up(unsigned int cpu, struct task_struct *idle)
 	return ret;
 }
 
+static void init_gic_priority_masking(void)
+{
+	u32 gic_sre = gic_read_sre();
+	u32 cpuflags;
+
+	if (WARN_ON(!(gic_sre & ICC_SRE_EL1_SRE)))
+		return;
+
+	WARN_ON(!irqs_disabled());
+
+	gic_write_pmr(GIC_PRIO_IRQOFF);
+
+	cpuflags = read_sysreg(daif);
+
+	/* We can only unmask PSR.I if we can take aborts */
+	if (!(cpuflags & PSR_A_BIT))
+		write_sysreg(cpuflags & ~PSR_I_BIT, daif);
+}
+
 /*
  * This is the secondary CPU boot entry.  We're using this CPUs
  * idle thread stack, but a set of temporary page tables.
@@ -211,6 +231,9 @@ asmlinkage notrace void secondary_start_kernel(void)
 	 */
 	check_local_cpu_capabilities();
 
+	if (system_supports_irq_prio_masking())
+		init_gic_priority_masking();
+
 	if (cpu_ops[cpu]->cpu_postboot)
 		cpu_ops[cpu]->cpu_postboot();
 
@@ -421,6 +444,10 @@ void __init smp_prepare_boot_cpu(void)
 	 * and/or scheduling is enabled.
 	 */
 	apply_boot_alternatives();
+
+	/* Conditionally switch to GIC PMR for interrupt masking */
+	if (system_supports_irq_prio_masking())
+		init_gic_priority_masking();
 }
 
 static u64 __init of_get_cpu_mpidr(struct device_node *dn)
diff --git a/drivers/irqchip/irq-gic-v3.c b/drivers/irqchip/irq-gic-v3.c
index dbf5247..7f0b2e8 100644
--- a/drivers/irqchip/irq-gic-v3.c
+++ b/drivers/irqchip/irq-gic-v3.c
@@ -414,6 +414,9 @@ static u32 gic_get_pribits(void)
 static bool gic_has_group0(void)
 {
 	u32 val;
+	u32 old_pmr;
+
+	old_pmr = gic_read_pmr();
 
 	/*
 	 * Let's find out if Group0 is under control of EL3 or not by
@@ -429,6 +432,8 @@ static bool gic_has_group0(void)
 	gic_write_pmr(BIT(8 - gic_get_pribits()));
 	val = gic_read_pmr();
 
+	gic_write_pmr(old_pmr);
+
 	return val != 0;
 }
 
@@ -590,7 +595,8 @@ static void gic_cpu_sys_reg_init(void)
 	group0 = gic_has_group0();
 
 	/* Set priority mask register */
-	write_gicreg(DEFAULT_PMR_VALUE, ICC_PMR_EL1);
+	if (!gic_prio_masking_enabled())
+		write_gicreg(DEFAULT_PMR_VALUE, ICC_PMR_EL1);
 
 	/*
 	 * Some firmwares hand over to the kernel with the BPR changed from
-- 
1.9.1
