# VSDsquadron-intern
TASK-1üë©‚Äçüíª

Step 1:
Install and launch the leafpad and write your C code

![VirtualBox_vsdworkshop_23_06_2024_16_55_01 code](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/e15b4bd0-3576-4808-ae7a-8c1ab36b5bd5)

Step 2:
In the Ubuntu terminal give the commands and execute

![VirtualBox-Output](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/ccbe366b-9868-48c3-b013-9d540893cff7)

Step 3:
In output for you C code is visible in the terminal

Step 4:
Launch your risc64 compiler

![RISCV64 complier](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/ee9b6d28-3f11-47f5-97e0-8ee29f170394)

Step 5:
Get the assembly code and calculate the data of the instruction set,Calculate using your calculator in programmer mode

![Calculation](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/283632ec-cca9-4bbf-bf69-491e494cce96)

TASK-2üë©‚Äçüíª

Step 1:
Open the terminal and launch the leafpad

Step 2:
Write the C program for clock cycle divider

![C code for clock divider](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/c5d25bc2-f0e6-4669-a9e2-c97e737cac6d)

Step 3:
We will get the output of for the given c code

![Output of clock divider](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/dc7c0818-82da-442f-a360-99704d2e0032)


Step 4:
Compile the code in the riscv64

![riscv64](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/2ddad0fb-4075-495e-ab94-8124e390a545)

Step 5:
Get the assembly code for the C code of clock cycle divider and do the calculations

![Assembly code-clock divider](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/fa256962-c995-4177-bbe4-043a21dfa4fe)

![Screenshot (138)](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/9000c479-6a36-45ca-a46e-9b56e6fc60ad)

TASK-3üë©‚Äçüíª

Step 1:
Open the terminal and launch the task 1 file
(i.e)sum1ton.c

Step 2:
In the riscv64 complilation open the spike using


Spike is a functional RISC-V ISA (Instruction Set Architecture) simulator. It is used for running and testing RISC-V programs without needing physical hardware. It can be employed for debugging, testing, and validating software for RISC-V based systems.

The Spike RISC-V ISA simulator is often used by developers to run and test their RISC-V programs in a simulated environment before deploying them to actual hardware. 

This allows for catching errors and verifying functionality early in the development process.

![spike](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/ee71ee17-4f29-438c-b764-aca696fd8848)

Step 3:
Using the assembly code we can test for risc-v system

![assembly code -spike](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/cd01de8c-25dc-4cbc-a77f-63eec2fa9b99)

Step 4:
Do the calculations of the assembly code and verify the difference using calculator

![Screenshot (139)](https://github.com/aswi10/VSDsquadron-intern/assets/173608392/64837b09-f4b8-4c2a-8072-9a2332244c19)
















