Analysis & Synthesis report for VPAtest
Sun Nov 25 19:41:55 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 16. Source assignments for linenote:g|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated
 17. Source assignments for newspacenote:a|altsyncram:altsyncram_component|altsyncram_m2p1:auto_generated
 18. Source assignments for linesharpnote:gs|altsyncram:altsyncram_component|altsyncram_6fo1:auto_generated
 19. Source assignments for spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated
 20. Source assignments for newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 27. Parameter Settings for User Entity Instance: linenote:g|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: newspacenote:a|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: linesharpnote:gs|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: spacesharpnote:as|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: newscalestaff:n0|altsyncram:altsyncram_component
 32. altsyncram Parameter Settings by Entity Instance
 33. altpll Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "vga_RateDivider:vrd0"
 35. Port Connectivity Checks: "BGoutlet:sc1"
 36. Port Connectivity Checks: "newscalestaff:n0"
 37. Port Connectivity Checks: "outlet:as0"
 38. Port Connectivity Checks: "spacesharpnote:as"
 39. Port Connectivity Checks: "outlet:gso"
 40. Port Connectivity Checks: "linesharpnote:gs"
 41. Port Connectivity Checks: "outlet:a0"
 42. Port Connectivity Checks: "newspacenote:a"
 43. Port Connectivity Checks: "outlet:g0"
 44. Port Connectivity Checks: "linenote:g"
 45. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 25 19:41:55 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; VPAtest                                     ;
; Top-level Entity Name           ; VGAtest                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 140                                         ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 116,109                                     ;
; Total DSP Blocks                ; 5                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGAtest            ; VPAtest            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v            ;         ;
; VPAtest.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v                            ;         ;
; linenote.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.v                           ;         ;
; newscalestaff.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newscalestaff.v                      ;         ;
; linesharpnote.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linesharpnote.v                      ;         ;
; newspacenote.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newspacenote.v                       ;         ;
; spacesharpnote.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacesharpnote.v                     ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                    ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_m6m1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m6m1.tdf               ;         ;
; black.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/black.mif                            ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altpll_80u.tdf                    ;         ;
; db/altsyncram_1pm1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_1pm1.tdf               ;         ;
; linenote.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.mif                         ;         ;
; db/altsyncram_m2p1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m2p1.tdf               ;         ;
; imagemifs/spacenote.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/imagemifs/spacenote.mif              ;         ;
; db/altsyncram_6fo1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_6fo1.tdf               ;         ;
; imagemifs/linesharpnote.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/imagemifs/linesharpnote.mif          ;         ;
; db/altsyncram_njp1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_njp1.tdf               ;         ;
; imagemifs/spacesharpnote.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/imagemifs/spacesharpnote.mif         ;         ;
; db/altsyncram_fco1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_fco1.tdf               ;         ;
; scalestaff.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/scalestaff.mif                       ;         ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 174            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 296            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 50             ;
;     -- 5 input functions                    ; 39             ;
;     -- 4 input functions                    ; 19             ;
;     -- <=3 input functions                  ; 188            ;
;                                             ;                ;
; Dedicated logic registers                   ; 140            ;
;                                             ;                ;
; I/O pins                                    ; 34             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 116109         ;
;                                             ;                ;
; Total DSP Blocks                            ; 5              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 138            ;
; Total fan-out                               ; 1887           ;
; Average fan-out                             ; 3.51           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |VGAtest                                                ; 296 (20)            ; 140 (18)                  ; 116109            ; 5          ; 34   ; 0            ; |VGAtest                                                                                                        ; VGAtest                ; work         ;
;    |BGoutlet:sc1|                                       ; 72 (72)             ; 22 (22)                   ; 0                 ; 2          ; 0    ; 0            ; |VGAtest|BGoutlet:sc1                                                                                           ; BGoutlet               ; work         ;
;    |linenote:g|                                         ; 0 (0)               ; 0 (0)                     ; 180               ; 0          ; 0    ; 0            ; |VGAtest|linenote:g                                                                                             ; linenote               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 180               ; 0          ; 0    ; 0            ; |VGAtest|linenote:g|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;          |altsyncram_1pm1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 180               ; 0          ; 0    ; 0            ; |VGAtest|linenote:g|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated                              ; altsyncram_1pm1        ; work         ;
;    |linesharpnote:gs|                                   ; 0 (0)               ; 0 (0)                     ; 585               ; 0          ; 0    ; 0            ; |VGAtest|linesharpnote:gs                                                                                       ; linesharpnote          ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 585               ; 0          ; 0    ; 0            ; |VGAtest|linesharpnote:gs|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;          |altsyncram_6fo1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 585               ; 0          ; 0    ; 0            ; |VGAtest|linesharpnote:gs|altsyncram:altsyncram_component|altsyncram_6fo1:auto_generated                        ; altsyncram_6fo1        ; work         ;
;    |newscalestaff:n0|                                   ; 3 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|newscalestaff:n0                                                                                       ; newscalestaff          ; work         ;
;       |altsyncram:altsyncram_component|                 ; 3 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|newscalestaff:n0|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;          |altsyncram_fco1:auto_generated|               ; 3 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated                        ; altsyncram_fco1        ; work         ;
;             |decode_01a:rden_decode|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;    |newspacenote:a|                                     ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |VGAtest|newspacenote:a                                                                                         ; newspacenote           ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |VGAtest|newspacenote:a|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;          |altsyncram_m2p1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |VGAtest|newspacenote:a|altsyncram:altsyncram_component|altsyncram_m2p1:auto_generated                          ; altsyncram_m2p1        ; work         ;
;    |outlet:a0|                                          ; 41 (41)             ; 22 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |VGAtest|outlet:a0                                                                                              ; outlet                 ; work         ;
;    |outlet:g0|                                          ; 41 (41)             ; 22 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |VGAtest|outlet:g0                                                                                              ; outlet                 ; work         ;
;    |outlet:gso|                                         ; 53 (53)             ; 22 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |VGAtest|outlet:gso                                                                                             ; outlet                 ; work         ;
;    |vga_adapter:VGA|                                    ; 66 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA                                                                                        ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 10 (0)              ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory                                                                 ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 10 (0)              ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                  ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b         ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2               ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                     ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_address_translator:user_input_translator                                           ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_controller:controller                                                              ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                 ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_pll:mypll                                                                          ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                  ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtest|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                        ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                            ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; linenote:g|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 60           ; 3            ; --           ; --           ; 180   ; linenote.mif                   ;
; linesharpnote:gs|altsyncram:altsyncram_component|altsyncram_6fo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 195          ; 3            ; --           ; --           ; 585   ; ../ImageMIFs/linesharpnote.mif ;
; newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600 ; ../scalestaff.mif              ;
; newspacenote:a|altsyncram:altsyncram_component|altsyncram_m2p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 48           ; 3            ; --           ; --           ; 144   ; ../ImageMIFs/spacenote.mif     ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif                      ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Independent 18x18 plus 36       ; 4           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 5           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGAtest|newspacenote:a    ; newspacenote.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGAtest|spacesharpnote:as ; spacesharpnote.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGAtest|linenote:g        ; linenote.v       ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGAtest|linesharpnote:gs  ; linesharpnote.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGAtest|newscalestaff:n0  ; newscalestaff.v  ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; outlet:as0|delay                       ; Lost fanout        ;
; outlet:as0|yCounter[1]                 ; Lost fanout        ;
; outlet:as0|xCounter[0]                 ; Lost fanout        ;
; outlet:as0|yCounter[0,2..6]            ; Lost fanout        ;
; outlet:as0|xCounter[1..7]              ; Lost fanout        ;
; outlet:as0|delayCount[0..5]            ; Lost fanout        ;
; Total Number of Removed Registers = 22 ;                    ;
+----------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+------------------------+--------------------+------------------------------------------------+
; Register name          ; Reason for Removal ; Registers Removed due to This Register         ;
+------------------------+--------------------+------------------------------------------------+
; outlet:as0|yCounter[1] ; Lost Fanouts       ; outlet:as0|xCounter[6], outlet:as0|xCounter[7] ;
+------------------------+--------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 140   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 74    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGAtest|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGAtest|BGoutlet:sc1|delayCount[0]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGAtest|outlet:a0|delayCount[0]                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGAtest|outlet:gso|delayCount[3]                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGAtest|outlet:g0|delayCount[1]                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |VGAtest|yselect[3]                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGAtest|BGoutlet:sc1|xCounter[0]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGAtest|outlet:a0|xCounter[3]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGAtest|outlet:gso|xCounter[1]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGAtest|outlet:g0|xCounter[1]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |VGAtest|xselect[0]                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGAtest|BGoutlet:sc1|yCounter[0]                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGAtest|outlet:a0|yCounter[4]                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGAtest|outlet:gso|yCounter[3]                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGAtest|outlet:g0|yCounter[1]                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VGAtest|colourselect[2]                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VGAtest|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |VGAtest|outlet:gso|Add4                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for linenote:g|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for newspacenote:a|altsyncram:altsyncram_component|altsyncram_m2p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for linesharpnote:gs|altsyncram:altsyncram_component|altsyncram_6fo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: linenote:g|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 3                    ; Signed Integer              ;
; WIDTHAD_A                          ; 6                    ; Signed Integer              ;
; NUMWORDS_A                         ; 60                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; linenote.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_1pm1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newspacenote:a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                   ;
; WIDTH_A                            ; 3                          ; Signed Integer            ;
; WIDTHAD_A                          ; 6                          ; Signed Integer            ;
; NUMWORDS_A                         ; 48                         ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; ../ImageMIFs/spacenote.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_m2p1            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: linesharpnote:gs|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-------------------------+
; Parameter Name                     ; Value                          ; Type                    ;
+------------------------------------+--------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                 ;
; WIDTH_A                            ; 3                              ; Signed Integer          ;
; WIDTHAD_A                          ; 8                              ; Signed Integer          ;
; NUMWORDS_A                         ; 195                            ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                 ;
; WIDTH_B                            ; 1                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                 ;
; INIT_FILE                          ; ../ImageMIFs/linesharpnote.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6fo1                ; Untyped                 ;
+------------------------------------+--------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spacesharpnote:as|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+--------------------------+
; Parameter Name                     ; Value                          ; Type                     ;
+------------------------------------+--------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                  ;
; WIDTH_A                            ; 3                              ; Signed Integer           ;
; WIDTHAD_A                          ; 8                              ; Signed Integer           ;
; NUMWORDS_A                         ; 182                            ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                  ;
; WIDTH_B                            ; 1                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                  ;
; BYTE_SIZE                          ; 8                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                  ;
; INIT_FILE                          ; ./ImageMIFs/spacesharpnote.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_njp1                ; Untyped                  ;
+------------------------------------+--------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newscalestaff:n0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ../scalestaff.mif    ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fco1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 6                                                 ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 19200                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 3                                                 ;
;     -- NUMWORDS_B                         ; 19200                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; linenote:g|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 60                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; newspacenote:a|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 48                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; linesharpnote:gs|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 195                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; spacesharpnote:as|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 182                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; newscalestaff:n0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 3                                                 ;
;     -- NUMWORDS_A                         ; 19200                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_RateDivider:vrd0"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BGoutlet:sc1"                                                                                                                                                                             ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; xin[7..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; yin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; yin[6..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; width        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; width[4..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; width[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; width[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; height       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; height[6..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; height[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; height[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newscalestaff:n0"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outlet:as0"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; xin[4..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xin[7]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; xin[6]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xin[5]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; xin[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; xin[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; yin[4..3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; yin[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; yin[6]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; yin[5]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; yin[2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; width[7..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; height[3..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; height[6..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; height[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren         ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spacesharpnote:as"                                                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "outlet:gso"                    ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; xin[5..4]    ; Input  ; Info     ; Stuck at VCC           ;
; xin[7..6]    ; Input  ; Info     ; Stuck at GND           ;
; xin[1..0]    ; Input  ; Info     ; Stuck at GND           ;
; xin[3]       ; Input  ; Info     ; Stuck at GND           ;
; xin[2]       ; Input  ; Info     ; Stuck at VCC           ;
; yin[4..0]    ; Input  ; Info     ; Stuck at VCC           ;
; yin[6]       ; Input  ; Info     ; Stuck at VCC           ;
; yin[5]       ; Input  ; Info     ; Stuck at GND           ;
; width[3..1]  ; Input  ; Info     ; Stuck at VCC           ;
; width[7..4]  ; Input  ; Info     ; Stuck at GND           ;
; width[0]     ; Input  ; Info     ; Stuck at GND           ;
; height[3..2] ; Input  ; Info     ; Stuck at VCC           ;
; height[6..4] ; Input  ; Info     ; Stuck at GND           ;
; height[1..0] ; Input  ; Info     ; Stuck at GND           ;
; wren         ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "linesharpnote:gs"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outlet:a0"                                                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; xin[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; xin[5..4]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; xin[7]       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; xin[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; xin[1]       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; xin[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[4..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[5]       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; width[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; width[7..3]  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; height[6..3] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; height[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; height[1]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; height[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; wren         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; address      ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "address[7..7]" have no fanouts ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "newspacenote:a"                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; data     ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outlet:g0"                                                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; xin[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; xin[7..6]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; xin[4..2]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; xin[5]       ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; yin[4..2]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; width[7..4]  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; width[2..1]  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; width[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; width[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; height[6..3] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; height[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; height[1]    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; height[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; wren         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; address      ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "address[7..7]" have no fanouts ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "linenote:g"                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; data     ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 140                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 60                          ;
;     SLD               ; 7                           ;
;     plain             ; 49                          ;
; arriav_lcell_comb     ; 297                         ;
;     arith             ; 137                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 120                         ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 4                           ;
;     normal            ; 150                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 50                          ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 5                           ;
; boundary_port         ; 34                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 27                          ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 2.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 25 19:41:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 78
Warning (10090): Verilog HDL syntax warning at VPAtest.v(92): extra block comment delimiter characters /* within block comment File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 92
Warning (10090): Verilog HDL syntax warning at VPAtest.v(119): extra block comment delimiter characters /* within block comment File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 119
Warning (10090): Verilog HDL syntax warning at VPAtest.v(145): extra block comment delimiter characters /* within block comment File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 145
Warning (10090): Verilog HDL syntax warning at VPAtest.v(172): extra block comment delimiter characters /* within block comment File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 172
Warning (10090): Verilog HDL syntax warning at VPAtest.v(203): extra block comment delimiter characters /* within block comment File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 203
Info (12021): Found 4 design units, including 4 entities, in source file vpatest.v
    Info (12023): Found entity 1: VGAtest File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 3
    Info (12023): Found entity 2: outlet File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 266
    Info (12023): Found entity 3: BGoutlet File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 339
    Info (12023): Found entity 4: vga_RateDivider File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 410
Info (12021): Found 1 design units, including 1 entities, in source file scalestaff.v
    Info (12023): Found entity 1: scalestaff File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/scalestaff.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file spacenote.v
    Info (12023): Found entity 1: spacenote File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacenote.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file linenote.v
    Info (12023): Found entity 1: linenote File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file newscalestaff.v
    Info (12023): Found entity 1: newscalestaff File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newscalestaff.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file linesharpnote.v
    Info (12023): Found entity 1: linesharpnote File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linesharpnote.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file newspacenote.v
    Info (12023): Found entity 1: newspacenote File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newspacenote.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file spacesharpnote.v
    Info (12023): Found entity 1: spacesharpnote File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacesharpnote.v Line: 39
Info (12127): Elaborating entity "VGAtest" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at VPAtest.v(255): object "vEnable" assigned a value but never read File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 255
Warning (10230): Verilog HDL assignment warning at VPAtest.v(257): truncated value with size 32 to match size of target (1) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 257
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 60
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "linenote" for hierarchy "linenote:g" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "linenote:g|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.v Line: 85
Info (12130): Elaborated megafunction instantiation "linenote:g|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.v Line: 85
Info (12133): Instantiated megafunction "linenote:g|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linenote.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "linenote.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "60"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pm1.tdf
    Info (12023): Found entity 1: altsyncram_1pm1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_1pm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1pm1" for hierarchy "linenote:g|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "outlet" for hierarchy "outlet:g0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 114
Warning (10230): Verilog HDL assignment warning at VPAtest.v(334): truncated value with size 32 to match size of target (8) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 334
Info (12128): Elaborating entity "newspacenote" for hierarchy "newspacenote:a" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "newspacenote:a|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newspacenote.v Line: 85
Info (12130): Elaborated megafunction instantiation "newspacenote:a|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newspacenote.v Line: 85
Info (12133): Instantiated megafunction "newspacenote:a|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newspacenote.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ImageMIFs/spacenote.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "48"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2p1.tdf
    Info (12023): Found entity 1: altsyncram_m2p1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_m2p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m2p1" for hierarchy "newspacenote:a|altsyncram:altsyncram_component|altsyncram_m2p1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "linesharpnote" for hierarchy "linesharpnote:gs" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "linesharpnote:gs|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linesharpnote.v Line: 85
Info (12130): Elaborated megafunction instantiation "linesharpnote:gs|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linesharpnote.v Line: 85
Info (12133): Instantiated megafunction "linesharpnote:gs|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/linesharpnote.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ImageMIFs/linesharpnote.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "195"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fo1.tdf
    Info (12023): Found entity 1: altsyncram_6fo1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_6fo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6fo1" for hierarchy "linesharpnote:gs|altsyncram:altsyncram_component|altsyncram_6fo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "spacesharpnote" for hierarchy "spacesharpnote:as" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 181
Info (12128): Elaborating entity "altsyncram" for hierarchy "spacesharpnote:as|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacesharpnote.v Line: 85
Info (12130): Elaborated megafunction instantiation "spacesharpnote:as|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacesharpnote.v Line: 85
Info (12133): Instantiated megafunction "spacesharpnote:as|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/spacesharpnote.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ImageMIFs/spacesharpnote.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "182"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_njp1.tdf
    Info (12023): Found entity 1: altsyncram_njp1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_njp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_njp1" for hierarchy "spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newscalestaff" for hierarchy "newscalestaff:n0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "newscalestaff:n0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newscalestaff.v Line: 85
Info (12130): Elaborated megafunction instantiation "newscalestaff:n0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newscalestaff.v Line: 85
Info (12133): Instantiated megafunction "newscalestaff:n0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/newscalestaff.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../scalestaff.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fco1.tdf
    Info (12023): Found entity 1: altsyncram_fco1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_fco1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fco1" for hierarchy "newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BGoutlet" for hierarchy "BGoutlet:sc1" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 224
Warning (10230): Verilog HDL assignment warning at VPAtest.v(406): truncated value with size 32 to match size of target (15) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 406
Info (12128): Elaborating entity "vga_RateDivider" for hierarchy "vga_RateDivider:vrd0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 262
Warning (10230): Verilog HDL assignment warning at VPAtest.v(422): truncated value with size 32 to match size of target (9) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 422
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated|q_a[0]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_njp1.tdf Line: 36
        Warning (14320): Synthesized away node "spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated|q_a[1]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_njp1.tdf Line: 61
        Warning (14320): Synthesized away node "spacesharpnote:as|altsyncram:altsyncram_component|altsyncram_njp1:auto_generated|q_a[2]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altsyncram_njp1.tdf Line: 86
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/VPAtest.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestWaitTry/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Info (21057): Implemented 374 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 307 logic cells
    Info (21064): Implemented 27 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Sun Nov 25 19:41:55 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


