$version Generated by VerilatedVcd $end
$date Thu Mar 21 17:27:06 2024 $end
$timescale 1ms $end

  $scope module Bar $end
   $var wire  1 # clock [0:0] $end
   $var wire  8 * inputSum_a [7:0] $end
   $var wire  8 ) inputSum_b [7:0] $end
   $var wire  1 ( inputSum_nestedBundle_z [0:0] $end
   $var wire  1 ' io_a [0:0] $end
   $var wire  1 & io_b [0:0] $end
   $var wire  1 % io_out [0:0] $end
   $var wire  8 + outputSum [7:0] $end
   $var wire  1 $ reset [0:0] $end
   $scope module dut $end
    $var wire  8 + _outputSum_output [7:0] $end
    $var wire  1 # clock $end
    $var wire  8 * inputSum_a [7:0] $end
    $var wire  8 ) inputSum_b [7:0] $end
    $var wire  1 ( inputSum_nestedBundle_z $end
    $var wire  1 ' io_a $end
    $var wire  1 & io_b $end
    $var wire  1 % io_out $end
    $var wire  8 + outputSum [7:0] $end
    $var wire  1 $ reset $end
    $var wire  1 % wire_0 $end
   $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
0(
b00000000 )
b00000000 *
b00000000 +
#1
1#
#2
1$
#3
1%
#4
1&
