// Seed: 4269551662
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2
);
  wire id_4;
  tri1 id_5 = 1;
  supply1 id_6 = 1;
  wire id_7;
  module_0(
      id_0, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_3 ? 1 : 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1'h0] = 1;
  tri0 id_5;
  id_6 :
  assert property (@(posedge 1 / 1 - 1'b0) 1)
  else $display(1, id_5);
  supply1 id_7;
  supply1 id_8 = 1;
  assign id_7 = id_5;
  id_9(
      .id_0((id_1)),
      .id_1(id_2),
      .id_2(id_4#(.id_3(1'b0)) [1]),
      .id_4(1'b0),
      .id_5(1),
      .id_6(id_4),
      .id_7(1),
      .id_8(id_5),
      .id_9(1)
  ); module_2(
      id_5, id_6, id_5, id_8, id_6, id_6, id_7, id_7
  );
  assign id_3[1] = id_6;
endmodule
