
Scheduler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002030  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800213c  0800213c  0000313c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002160  08002160  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002160  08002160  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002160  08002160  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002160  08002160  00003160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002164  08002164  00003164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002168  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000005c  080021c4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  080021c4  0000426c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b19  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c4b  00000000  00000000  0000cb9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  0000e7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d2  00000000  00000000  0000f238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002135  00000000  00000000  0000fa0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d2c2  00000000  00000000  00011b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085f03  00000000  00000000  0001ee01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a4d04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bf8  00000000  00000000  000a4d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000a7940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002124 	.word	0x08002124

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002124 	.word	0x08002124

0800014c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000160:	4b29      	ldr	r3, [pc, #164]	@ (8000208 <MX_GPIO_Init+0xbc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a28      	ldr	r2, [pc, #160]	@ (8000208 <MX_GPIO_Init+0xbc>)
 8000166:	f043 0304 	orr.w	r3, r3, #4
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b26      	ldr	r3, [pc, #152]	@ (8000208 <MX_GPIO_Init+0xbc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0304 	and.w	r3, r3, #4
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000178:	4b23      	ldr	r3, [pc, #140]	@ (8000208 <MX_GPIO_Init+0xbc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a22      	ldr	r2, [pc, #136]	@ (8000208 <MX_GPIO_Init+0xbc>)
 800017e:	f043 0308 	orr.w	r3, r3, #8
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b20      	ldr	r3, [pc, #128]	@ (8000208 <MX_GPIO_Init+0xbc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0308 	and.w	r3, r3, #8
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 8000190:	2200      	movs	r2, #0
 8000192:	f640 71fe 	movw	r1, #4094	@ 0xffe
 8000196:	481d      	ldr	r0, [pc, #116]	@ (800020c <MX_GPIO_Init+0xc0>)
 8000198:	f000 fe8e 	bl	8000eb8 <HAL_GPIO_WritePin>
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|BTN4_Pin
 800019c:	2200      	movs	r2, #0
 800019e:	f641 01ff 	movw	r1, #6399	@ 0x18ff
 80001a2:	481b      	ldr	r0, [pc, #108]	@ (8000210 <MX_GPIO_Init+0xc4>)
 80001a4:	f000 fe88 	bl	8000eb8 <HAL_GPIO_WritePin>
                          |SEG_6_Pin|SEG_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 80001a8:	f640 73fe 	movw	r3, #4094	@ 0xffe
 80001ac:	60bb      	str	r3, [r7, #8]
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ae:	2301      	movs	r3, #1
 80001b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001b2:	2300      	movs	r3, #0
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001b6:	2302      	movs	r3, #2
 80001b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001ba:	f107 0308 	add.w	r3, r7, #8
 80001be:	4619      	mov	r1, r3
 80001c0:	4812      	ldr	r0, [pc, #72]	@ (800020c <MX_GPIO_Init+0xc0>)
 80001c2:	f000 fcfd 	bl	8000bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|BTN4_Pin
 80001c6:	f641 03ff 	movw	r3, #6399	@ 0x18ff
 80001ca:	60bb      	str	r3, [r7, #8]
                          |BTN3_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin
                          |SEG_6_Pin|SEG_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001cc:	2301      	movs	r3, #1
 80001ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d0:	2300      	movs	r3, #0
 80001d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d4:	2302      	movs	r3, #2
 80001d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001d8:	f107 0308 	add.w	r3, r7, #8
 80001dc:	4619      	mov	r1, r3
 80001de:	480c      	ldr	r0, [pc, #48]	@ (8000210 <MX_GPIO_Init+0xc4>)
 80001e0:	f000 fcee 	bl	8000bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN0_Pin|BTN1_Pin|BTN2_Pin;
 80001e4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80001e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001ea:	2300      	movs	r3, #0
 80001ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ee:	2300      	movs	r3, #0
 80001f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001f2:	f107 0308 	add.w	r3, r7, #8
 80001f6:	4619      	mov	r1, r3
 80001f8:	4805      	ldr	r0, [pc, #20]	@ (8000210 <MX_GPIO_Init+0xc4>)
 80001fa:	f000 fce1 	bl	8000bc0 <HAL_GPIO_Init>

}
 80001fe:	bf00      	nop
 8000200:	3718      	adds	r7, #24
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	40021000 	.word	0x40021000
 800020c:	40010800 	.word	0x40010800
 8000210:	40010c00 	.word	0x40010c00

08000214 <statusLED>:
void init_system();
void fsm_manual();
void fsm_automatic();
void fsm_config();

void statusLED(){
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
			  HAL_GPIO_TogglePin(GPIOA, LED_RED_Signal_Pin);
 8000218:	2102      	movs	r1, #2
 800021a:	4802      	ldr	r0, [pc, #8]	@ (8000224 <statusLED+0x10>)
 800021c:	f000 fe64 	bl	8000ee8 <HAL_GPIO_TogglePin>

}
 8000220:	bf00      	nop
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40010800 	.word	0x40010800

08000228 <RED_LED>:
void GRE_LED(){
		HAL_GPIO_TogglePin(GPIOA, GRE0_Pin);
}
void RED_LED(){
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, RED0_Pin);
 800022c:	2110      	movs	r1, #16
 800022e:	4802      	ldr	r0, [pc, #8]	@ (8000238 <RED_LED+0x10>)
 8000230:	f000 fe5a 	bl	8000ee8 <HAL_GPIO_TogglePin>
}
 8000234:	bf00      	nop
 8000236:	bd80      	pop	{r7, pc}
 8000238:	40010800 	.word	0x40010800

0800023c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000240:	f000 fb4e 	bl	80008e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000244:	f000 f81a 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000248:	f7ff ff80 	bl	800014c <MX_GPIO_Init>
  MX_TIM2_Init();
 800024c:	f000 fab2 	bl	80007b4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

//  init_system();
  	  SCH_init();
 8000250:	f000 f866 	bl	8000320 <SCH_init>
	  SCH_Add_Task(statusLED, 0, 500);
 8000254:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000258:	2100      	movs	r1, #0
 800025a:	4806      	ldr	r0, [pc, #24]	@ (8000274 <main+0x38>)
 800025c:	f000 f8f6 	bl	800044c <SCH_Add_Task>
	  SCH_Add_Task(RED_LED, 0, 500);
 8000260:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000264:	2100      	movs	r1, #0
 8000266:	4804      	ldr	r0, [pc, #16]	@ (8000278 <main+0x3c>)
 8000268:	f000 f8f0 	bl	800044c <SCH_Add_Task>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  SCH_Dispatch_Task();
 800026c:	f000 f8b0 	bl	80003d0 <SCH_Dispatch_Task>
 8000270:	e7fc      	b.n	800026c <main+0x30>
 8000272:	bf00      	nop
 8000274:	08000215 	.word	0x08000215
 8000278:	08000229 	.word	0x08000229

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b090      	sub	sp, #64	@ 0x40
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0318 	add.w	r3, r7, #24
 8000286:	2228      	movs	r2, #40	@ 0x28
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f001 febe 	bl	800200c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	605a      	str	r2, [r3, #4]
 8000298:	609a      	str	r2, [r3, #8]
 800029a:	60da      	str	r2, [r3, #12]
 800029c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029e:	2302      	movs	r3, #2
 80002a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a2:	2301      	movs	r3, #1
 80002a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	2310      	movs	r3, #16
 80002a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	f107 0318 	add.w	r3, r7, #24
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fe32 	bl	8000f1c <HAL_RCC_OscConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002be:	f000 f829 	bl	8000314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	230f      	movs	r3, #15
 80002c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 f8a0 	bl	8001420 <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002e6:	f000 f815 	bl	8000314 <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3740      	adds	r7, #64	@ 0x40
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}

080002f2 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80002f2:	b580      	push	{r7, lr}
 80002f4:	b082      	sub	sp, #8
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	6078      	str	r0, [r7, #4]

	if(htim -> Instance == TIM2){
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000302:	d103      	bne.n	800030c <HAL_TIM_PeriodElapsedCallback+0x1a>
		SCH_Update();
 8000304:	f000 f818 	bl	8000338 <SCH_Update>
		timer_run();
 8000308:	f000 f976 	bl	80005f8 <timer_run>
	}
}
 800030c:	bf00      	nop
 800030e:	3708      	adds	r7, #8
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000318:	b672      	cpsid	i
}
 800031a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800031c:	bf00      	nop
 800031e:	e7fd      	b.n	800031c <Error_Handler+0x8>

08000320 <SCH_init>:
//SCH_Due_Task_tail = 0;
sTask* SCH_Task_Head = 0;

sTask* SCH_Due_Task_head = 0;
sTask* SCH_Due_Task_tail = 0;
void SCH_init(void){
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
	SCH_Task_Head = NULL;
 8000324:	4b03      	ldr	r3, [pc, #12]	@ (8000334 <SCH_init+0x14>)
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]

//	Error_Code_G = 0;
	timer_Init();
 800032a:	f000 f995 	bl	8000658 <timer_Init>
	//WatchDog_init();
}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20000078 	.word	0x20000078

08000338 <SCH_Update>:
void SCH_Update(void){
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
	if(SCH_Task_Head == 0 ){
 800033e:	4b21      	ldr	r3, [pc, #132]	@ (80003c4 <SCH_Update+0x8c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d038      	beq.n	80003b8 <SCH_Update+0x80>
		return;
	}
	if(SCH_Task_Head -> Delay > 0){
 8000346:	4b1f      	ldr	r3, [pc, #124]	@ (80003c4 <SCH_Update+0x8c>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	685b      	ldr	r3, [r3, #4]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d029      	beq.n	80003a4 <SCH_Update+0x6c>
		SCH_Task_Head -> Delay --;
 8000350:	4b1c      	ldr	r3, [pc, #112]	@ (80003c4 <SCH_Update+0x8c>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	3a01      	subs	r2, #1
 8000358:	605a      	str	r2, [r3, #4]
	}
	while(SCH_Task_Head != 0  && SCH_Task_Head -> Delay == 0 ){
 800035a:	e023      	b.n	80003a4 <SCH_Update+0x6c>
		sTask* SCH_Due_Task = 0;
 800035c:	2300      	movs	r3, #0
 800035e:	607b      	str	r3, [r7, #4]

		SCH_Due_Task = SCH_Task_Head;
 8000360:	4b18      	ldr	r3, [pc, #96]	@ (80003c4 <SCH_Update+0x8c>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	607b      	str	r3, [r7, #4]
		SCH_Task_Head = SCH_Task_Head -> pNext;
 8000366:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <SCH_Update+0x8c>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	691b      	ldr	r3, [r3, #16]
 800036c:	4a15      	ldr	r2, [pc, #84]	@ (80003c4 <SCH_Update+0x8c>)
 800036e:	6013      	str	r3, [r2, #0]

		SCH_Due_Task -> RunMe ++;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	1c5a      	adds	r2, r3, #1
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	60da      	str	r2, [r3, #12]
		if(SCH_Due_Task_head == 0){
 800037a:	4b13      	ldr	r3, [pc, #76]	@ (80003c8 <SCH_Update+0x90>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d106      	bne.n	8000390 <SCH_Update+0x58>
			SCH_Due_Task_head = SCH_Due_Task;
 8000382:	4a11      	ldr	r2, [pc, #68]	@ (80003c8 <SCH_Update+0x90>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	6013      	str	r3, [r2, #0]
			SCH_Due_Task_tail = SCH_Due_Task;
 8000388:	4a10      	ldr	r2, [pc, #64]	@ (80003cc <SCH_Update+0x94>)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	6013      	str	r3, [r2, #0]
 800038e:	e006      	b.n	800039e <SCH_Update+0x66>
		} else {
			SCH_Due_Task_tail -> pNext = SCH_Due_Task;
 8000390:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <SCH_Update+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	687a      	ldr	r2, [r7, #4]
 8000396:	611a      	str	r2, [r3, #16]
			SCH_Due_Task_tail = SCH_Due_Task;
 8000398:	4a0c      	ldr	r2, [pc, #48]	@ (80003cc <SCH_Update+0x94>)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	6013      	str	r3, [r2, #0]
		}
		SCH_Due_Task -> pNext  = 0;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	2200      	movs	r2, #0
 80003a2:	611a      	str	r2, [r3, #16]
	while(SCH_Task_Head != 0  && SCH_Task_Head -> Delay == 0 ){
 80003a4:	4b07      	ldr	r3, [pc, #28]	@ (80003c4 <SCH_Update+0x8c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d006      	beq.n	80003ba <SCH_Update+0x82>
 80003ac:	4b05      	ldr	r3, [pc, #20]	@ (80003c4 <SCH_Update+0x8c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d0d2      	beq.n	800035c <SCH_Update+0x24>
 80003b6:	e000      	b.n	80003ba <SCH_Update+0x82>
		return;
 80003b8:	bf00      	nop
	}


}
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	bc80      	pop	{r7}
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	20000078 	.word	0x20000078
 80003c8:	2000007c 	.word	0x2000007c
 80003cc:	20000080 	.word	0x20000080

080003d0 <SCH_Dispatch_Task>:
void SCH_Dispatch_Task(void){
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
	if(SCH_Due_Task_head == 0){
 80003d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000444 <SCH_Dispatch_Task+0x74>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d02d      	beq.n	800043a <SCH_Dispatch_Task+0x6a>
//		SCH_Go_To_Sleep();
		return;
	}
		sTask* SCH_Due_Task = SCH_Due_Task_head;
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <SCH_Dispatch_Task+0x74>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	607b      	str	r3, [r7, #4]
		SCH_Due_Task_head = SCH_Due_Task_head -> pNext;
 80003e4:	4b17      	ldr	r3, [pc, #92]	@ (8000444 <SCH_Dispatch_Task+0x74>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	691b      	ldr	r3, [r3, #16]
 80003ea:	4a16      	ldr	r2, [pc, #88]	@ (8000444 <SCH_Dispatch_Task+0x74>)
 80003ec:	6013      	str	r3, [r2, #0]

		if(SCH_Due_Task_head == 0) SCH_Due_Task_tail = 0; // because SCH_head = SCH_tail when have <= 1 ready task
 80003ee:	4b15      	ldr	r3, [pc, #84]	@ (8000444 <SCH_Dispatch_Task+0x74>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d102      	bne.n	80003fc <SCH_Dispatch_Task+0x2c>
 80003f6:	4b14      	ldr	r3, [pc, #80]	@ (8000448 <SCH_Dispatch_Task+0x78>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]


		if(SCH_Due_Task -> RunMe > 0){
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d01b      	beq.n	800043c <SCH_Dispatch_Task+0x6c>
			(* SCH_Due_Task->pTask)();
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4798      	blx	r3
			SCH_Due_Task -> RunMe = 0;
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2200      	movs	r2, #0
 800040e:	60da      	str	r2, [r3, #12]

			if(SCH_Due_Task -> Period == 0){
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d103      	bne.n	8000420 <SCH_Dispatch_Task+0x50>
				SCH_Delete_Task(SCH_Due_Task);
 8000418:	6878      	ldr	r0, [r7, #4]
 800041a:	f000 f88b 	bl	8000534 <SCH_Delete_Task>
 800041e:	e00d      	b.n	800043c <SCH_Dispatch_Task+0x6c>
			}
			else {

				SCH_Add_Task(SCH_Due_Task -> pTask, SCH_Due_Task -> Period , SCH_Due_Task -> Period);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6818      	ldr	r0, [r3, #0]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6899      	ldr	r1, [r3, #8]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	689b      	ldr	r3, [r3, #8]
 800042c:	461a      	mov	r2, r3
 800042e:	f000 f80d 	bl	800044c <SCH_Add_Task>
				SCH_Delete_Task(SCH_Due_Task);
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f000 f87e 	bl	8000534 <SCH_Delete_Task>
 8000438:	e000      	b.n	800043c <SCH_Dispatch_Task+0x6c>
		return;
 800043a:	bf00      	nop
			}
		}

//	SCH_Report_Status();
//	SCH_Go_To_Sleep();
}
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	2000007c 	.word	0x2000007c
 8000448:	20000080 	.word	0x20000080

0800044c <SCH_Add_Task>:
void SCH_Add_Task(void(* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]
//		sTask* newTask(pFunction, DELAY, PERIOD); // error
	// 1. Tạo task mới
		sTask* pNewTask = (sTask*)malloc(sizeof(sTask));
 8000458:	2014      	movs	r0, #20
 800045a:	f001 fd19 	bl	8001e90 <malloc>
 800045e:	4603      	mov	r3, r0
 8000460:	617b      	str	r3, [r7, #20]
		pNewTask -> pTask = pFunction;
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	68fa      	ldr	r2, [r7, #12]
 8000466:	601a      	str	r2, [r3, #0]
		pNewTask -> Delay = DELAY;
 8000468:	697b      	ldr	r3, [r7, #20]
 800046a:	68ba      	ldr	r2, [r7, #8]
 800046c:	605a      	str	r2, [r3, #4]
		pNewTask -> Period = PERIOD;
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	609a      	str	r2, [r3, #8]
		pNewTask -> pNext = 0;
 8000474:	697b      	ldr	r3, [r7, #20]
 8000476:	2200      	movs	r2, #0
 8000478:	611a      	str	r2, [r3, #16]

	    // 2. TRƯỜNG HỢP 1: Danh sách rỗng
		if (SCH_Task_Head == NULL) {
 800047a:	4b2d      	ldr	r3, [pc, #180]	@ (8000530 <SCH_Add_Task+0xe4>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d103      	bne.n	800048a <SCH_Add_Task+0x3e>
			SCH_Task_Head = pNewTask;
 8000482:	4a2b      	ldr	r2, [pc, #172]	@ (8000530 <SCH_Add_Task+0xe4>)
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	6013      	str	r3, [r2, #0]
			return; // <--- SỬA LỖI 1: Phải return ngay
 8000488:	e04f      	b.n	800052a <SCH_Add_Task+0xde>
		}

	    // 3. TRƯỜNG HỢP 2: Thêm vào ĐẦU danh sách
	    // (Nếu task mới có delay nhỏ hơn hoặc bằng task đầu tiên)
		if (pNewTask->Delay <= SCH_Task_Head->Delay) {
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	685a      	ldr	r2, [r3, #4]
 800048e:	4b28      	ldr	r3, [pc, #160]	@ (8000530 <SCH_Add_Task+0xe4>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	685b      	ldr	r3, [r3, #4]
 8000494:	429a      	cmp	r2, r3
 8000496:	d810      	bhi.n	80004ba <SCH_Add_Task+0x6e>
			// Cập nhật delay tương đối của task đầu tiên cũ
			SCH_Task_Head->Delay = SCH_Task_Head->Delay - pNewTask->Delay;
 8000498:	4b25      	ldr	r3, [pc, #148]	@ (8000530 <SCH_Add_Task+0xe4>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	6859      	ldr	r1, [r3, #4]
 800049e:	697b      	ldr	r3, [r7, #20]
 80004a0:	685a      	ldr	r2, [r3, #4]
 80004a2:	4b23      	ldr	r3, [pc, #140]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	1a8a      	subs	r2, r1, r2
 80004a8:	605a      	str	r2, [r3, #4]

			// Nối task mới vào
			pNewTask->pNext = SCH_Task_Head;
 80004aa:	4b21      	ldr	r3, [pc, #132]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	611a      	str	r2, [r3, #16]

	        // Cập nhật Head để trỏ đến task mới
			SCH_Task_Head = pNewTask;
 80004b2:	4a1f      	ldr	r2, [pc, #124]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004b4:	697b      	ldr	r3, [r7, #20]
 80004b6:	6013      	str	r3, [r2, #0]
			return; // <--- SỬA LỖI 2: Xử lý riêng và return
 80004b8:	e037      	b.n	800052a <SCH_Add_Task+0xde>

	    // 4. TRƯỜNG HỢP 3: Thêm vào GIỮA hoặc CUỐI
	    // (Task mới chắc chắn không nằm ở đầu)

	    // Trừ delay của task đầu tiên
	    pNewTask->Delay -= SCH_Task_Head->Delay;
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	685a      	ldr	r2, [r3, #4]
 80004be:	4b1c      	ldr	r3, [pc, #112]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	1ad2      	subs	r2, r2, r3
 80004c6:	697b      	ldr	r3, [r7, #20]
 80004c8:	605a      	str	r2, [r3, #4]

		sTask* temp = SCH_Task_Head;
 80004ca:	4b19      	ldr	r3, [pc, #100]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	61fb      	str	r3, [r7, #28]
		sTask* prevTemp = SCH_Task_Head;
 80004d0:	4b17      	ldr	r3, [pc, #92]	@ (8000530 <SCH_Add_Task+0xe4>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	61bb      	str	r3, [r7, #24]

	    temp = temp->pNext; // Bắt đầu tìm từ phần tử THỨ HAI
 80004d6:	69fb      	ldr	r3, [r7, #28]
 80004d8:	691b      	ldr	r3, [r3, #16]
 80004da:	61fb      	str	r3, [r7, #28]

		while (temp != 0) {
 80004dc:	e01f      	b.n	800051e <SCH_Add_Task+0xd2>
	        // Đã tìm thấy vị trí (trước 'temp')
			if (pNewTask->Delay <= temp->Delay) {
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	685a      	ldr	r2, [r3, #4]
 80004e2:	69fb      	ldr	r3, [r7, #28]
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	d80d      	bhi.n	8000506 <SCH_Add_Task+0xba>

	            // Cập nhật delay của 'temp'
				temp->Delay = temp->Delay - pNewTask->Delay;
 80004ea:	69fb      	ldr	r3, [r7, #28]
 80004ec:	685a      	ldr	r2, [r3, #4]
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	1ad2      	subs	r2, r2, r3
 80004f4:	69fb      	ldr	r3, [r7, #28]
 80004f6:	605a      	str	r2, [r3, #4]

	            // Chèn task mới vào
				pNewTask->pNext = temp;
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	69fa      	ldr	r2, [r7, #28]
 80004fc:	611a      	str	r2, [r3, #16]
				prevTemp->pNext = pNewTask;
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	697a      	ldr	r2, [r7, #20]
 8000502:	611a      	str	r2, [r3, #16]
				return;
 8000504:	e011      	b.n	800052a <SCH_Add_Task+0xde>
			}
			else {
	            // Đi tiếp, trừ delay
				pNewTask->Delay -= temp->Delay;
 8000506:	697b      	ldr	r3, [r7, #20]
 8000508:	685a      	ldr	r2, [r3, #4]
 800050a:	69fb      	ldr	r3, [r7, #28]
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	1ad2      	subs	r2, r2, r3
 8000510:	697b      	ldr	r3, [r7, #20]
 8000512:	605a      	str	r2, [r3, #4]
				prevTemp = temp;
 8000514:	69fb      	ldr	r3, [r7, #28]
 8000516:	61bb      	str	r3, [r7, #24]
				temp = temp->pNext;
 8000518:	69fb      	ldr	r3, [r7, #28]
 800051a:	691b      	ldr	r3, [r3, #16]
 800051c:	61fb      	str	r3, [r7, #28]
		while (temp != 0) {
 800051e:	69fb      	ldr	r3, [r7, #28]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d1dc      	bne.n	80004de <SCH_Add_Task+0x92>
			}
		}

	    // Nếu vòng lặp kết thúc (temp == 0), chèn vào CUỐI
		prevTemp->pNext = pNewTask;
 8000524:	69bb      	ldr	r3, [r7, #24]
 8000526:	697a      	ldr	r2, [r7, #20]
 8000528:	611a      	str	r2, [r3, #16]
}
 800052a:	3720      	adds	r7, #32
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000078 	.word	0x20000078

08000534 <SCH_Delete_Task>:
void SCH_Delete_Task(sTask* task){
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
		sTask* pCur = SCH_Task_Head;
 800053c:	4b2b      	ldr	r3, [pc, #172]	@ (80005ec <SCH_Delete_Task+0xb8>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	617b      	str	r3, [r7, #20]
		sTask* pPrev = NULL;
 8000542:	2300      	movs	r3, #0
 8000544:	613b      	str	r3, [r7, #16]

		while(pCur != NULL){
 8000546:	e026      	b.n	8000596 <SCH_Delete_Task+0x62>
			if(pCur == task){
 8000548:	697a      	ldr	r2, [r7, #20]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	429a      	cmp	r2, r3
 800054e:	d11d      	bne.n	800058c <SCH_Delete_Task+0x58>
				if(pPrev == NULL){
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d104      	bne.n	8000560 <SCH_Delete_Task+0x2c>
					SCH_Task_Head = pCur -> pNext;
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	691b      	ldr	r3, [r3, #16]
 800055a:	4a24      	ldr	r2, [pc, #144]	@ (80005ec <SCH_Delete_Task+0xb8>)
 800055c:	6013      	str	r3, [r2, #0]
 800055e:	e011      	b.n	8000584 <SCH_Delete_Task+0x50>
				}
				else {
					//update waiting list
					if(pCur -> pNext != 0){
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	691b      	ldr	r3, [r3, #16]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d009      	beq.n	800057c <SCH_Delete_Task+0x48>
						sTask* pAfter = pCur -> pNext;
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	691b      	ldr	r3, [r3, #16]
 800056c:	60fb      	str	r3, [r7, #12]
						pAfter -> Delay += pCur -> Delay;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	685a      	ldr	r2, [r3, #4]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	441a      	add	r2, r3
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	605a      	str	r2, [r3, #4]
					}
					pPrev -> pNext = pCur -> pNext;
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	691a      	ldr	r2, [r3, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
 8000582:	611a      	str	r2, [r3, #16]
				}


				free(pCur);
 8000584:	6978      	ldr	r0, [r7, #20]
 8000586:	f001 fc8b 	bl	8001ea0 <free>
				return;
 800058a:	e02c      	b.n	80005e6 <SCH_Delete_Task+0xb2>

			}

			pPrev = pCur;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	613b      	str	r3, [r7, #16]
			pCur = pCur -> pNext;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	691b      	ldr	r3, [r3, #16]
 8000594:	617b      	str	r3, [r7, #20]
		while(pCur != NULL){
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1d5      	bne.n	8000548 <SCH_Delete_Task+0x14>
		}

		// No Find in waiting list. Continute find in ready list

		pCur = SCH_Due_Task_head;
 800059c:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <SCH_Delete_Task+0xbc>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	617b      	str	r3, [r7, #20]
		pPrev = NULL;
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]

		while(pCur != NULL){
 80005a6:	e01b      	b.n	80005e0 <SCH_Delete_Task+0xac>
			if(pCur == task){
 80005a8:	697a      	ldr	r2, [r7, #20]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d117      	bne.n	80005e0 <SCH_Delete_Task+0xac>
				if(pPrev == NULL){
 80005b0:	693b      	ldr	r3, [r7, #16]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d104      	bne.n	80005c0 <SCH_Delete_Task+0x8c>
					SCH_Due_Task_head = pCur -> pNext;
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	691b      	ldr	r3, [r3, #16]
 80005ba:	4a0d      	ldr	r2, [pc, #52]	@ (80005f0 <SCH_Delete_Task+0xbc>)
 80005bc:	6013      	str	r3, [r2, #0]
 80005be:	e003      	b.n	80005c8 <SCH_Delete_Task+0x94>
				}
				else
				{
					pPrev -> pNext = pCur -> pNext;
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	691a      	ldr	r2, [r3, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	611a      	str	r2, [r3, #16]
				}

				if(pCur == SCH_Due_Task_tail){
 80005c8:	4b0a      	ldr	r3, [pc, #40]	@ (80005f4 <SCH_Delete_Task+0xc0>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	697a      	ldr	r2, [r7, #20]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d102      	bne.n	80005d8 <SCH_Delete_Task+0xa4>
					SCH_Due_Task_tail = pPrev;
 80005d2:	4a08      	ldr	r2, [pc, #32]	@ (80005f4 <SCH_Delete_Task+0xc0>)
 80005d4:	693b      	ldr	r3, [r7, #16]
 80005d6:	6013      	str	r3, [r2, #0]
				}
				free(pCur);
 80005d8:	6978      	ldr	r0, [r7, #20]
 80005da:	f001 fc61 	bl	8001ea0 <free>
				return;
 80005de:	e002      	b.n	80005e6 <SCH_Delete_Task+0xb2>
		while(pCur != NULL){
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d1e0      	bne.n	80005a8 <SCH_Delete_Task+0x74>
			}
		}
		//ERROR_G
		//return ERROR_STATUS

}
 80005e6:	3718      	adds	r7, #24
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000078 	.word	0x20000078
 80005f0:	2000007c 	.word	0x2000007c
 80005f4:	20000080 	.word	0x20000080

080005f8 <timer_run>:

void setTimer(int index, int duration){
		timer[index].counter = duration / TIME_CYCLE;
		timer[index].flag = 0;
}
void timer_run(){
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER; ++i){
 80005fe:	2300      	movs	r3, #0
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	e01d      	b.n	8000640 <timer_run+0x48>
		if(timer[i].counter > 0){
 8000604:	4a13      	ldr	r2, [pc, #76]	@ (8000654 <timer_run+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800060c:	2b00      	cmp	r3, #0
 800060e:	dd14      	ble.n	800063a <timer_run+0x42>
			timer[i].counter --;
 8000610:	4a10      	ldr	r2, [pc, #64]	@ (8000654 <timer_run+0x5c>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000618:	1e5a      	subs	r2, r3, #1
 800061a:	490e      	ldr	r1, [pc, #56]	@ (8000654 <timer_run+0x5c>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if(timer[i].counter <= 0 ){
 8000622:	4a0c      	ldr	r2, [pc, #48]	@ (8000654 <timer_run+0x5c>)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800062a:	2b00      	cmp	r3, #0
 800062c:	dc05      	bgt.n	800063a <timer_run+0x42>
				timer[i].flag = 1;
 800062e:	4a09      	ldr	r2, [pc, #36]	@ (8000654 <timer_run+0x5c>)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	2201      	movs	r2, #1
 8000638:	605a      	str	r2, [r3, #4]
	for(int i = 0; i < MAX_TIMER; ++i){
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	3301      	adds	r3, #1
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2b09      	cmp	r3, #9
 8000644:	ddde      	ble.n	8000604 <timer_run+0xc>
			}
		}
	}
}
 8000646:	bf00      	nop
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000084 	.word	0x20000084

08000658 <timer_Init>:
	if(timer[idx].flag){
		return 1;
	}
	return 0;
}
void timer_Init(){
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 800065c:	4802      	ldr	r0, [pc, #8]	@ (8000668 <timer_Init+0x10>)
 800065e:	f001 f88b 	bl	8001778 <HAL_TIM_Base_Start_IT>
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	200000d8 	.word	0x200000d8

0800066c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000672:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_MspInit+0x5c>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <HAL_MspInit+0x5c>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6193      	str	r3, [r2, #24]
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <HAL_MspInit+0x5c>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068a:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <HAL_MspInit+0x5c>)
 800068c:	69db      	ldr	r3, [r3, #28]
 800068e:	4a0e      	ldr	r2, [pc, #56]	@ (80006c8 <HAL_MspInit+0x5c>)
 8000690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000694:	61d3      	str	r3, [r2, #28]
 8000696:	4b0c      	ldr	r3, [pc, #48]	@ (80006c8 <HAL_MspInit+0x5c>)
 8000698:	69db      	ldr	r3, [r3, #28]
 800069a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80006a2:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <HAL_MspInit+0x60>)
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	4a04      	ldr	r2, [pc, #16]	@ (80006cc <HAL_MspInit+0x60>)
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006be:	bf00      	nop
 80006c0:	3714      	adds	r7, #20
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010000 	.word	0x40010000

080006d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d4:	bf00      	nop
 80006d6:	e7fd      	b.n	80006d4 <NMI_Handler+0x4>

080006d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006dc:	bf00      	nop
 80006de:	e7fd      	b.n	80006dc <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <MemManage_Handler+0x4>

080006e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <BusFault_Handler+0x4>

080006f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <UsageFault_Handler+0x4>

080006f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr

08000704 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000720:	f000 f924 	bl	800096c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800072c:	4802      	ldr	r0, [pc, #8]	@ (8000738 <TIM2_IRQHandler+0x10>)
 800072e:	f001 f86f 	bl	8001810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000d8 	.word	0x200000d8

0800073c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b086      	sub	sp, #24
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000744:	4a14      	ldr	r2, [pc, #80]	@ (8000798 <_sbrk+0x5c>)
 8000746:	4b15      	ldr	r3, [pc, #84]	@ (800079c <_sbrk+0x60>)
 8000748:	1ad3      	subs	r3, r2, r3
 800074a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000750:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <_sbrk+0x64>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d102      	bne.n	800075e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000758:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <_sbrk+0x64>)
 800075a:	4a12      	ldr	r2, [pc, #72]	@ (80007a4 <_sbrk+0x68>)
 800075c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800075e:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <_sbrk+0x64>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4413      	add	r3, r2
 8000766:	693a      	ldr	r2, [r7, #16]
 8000768:	429a      	cmp	r2, r3
 800076a:	d207      	bcs.n	800077c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800076c:	f001 fc66 	bl	800203c <__errno>
 8000770:	4603      	mov	r3, r0
 8000772:	220c      	movs	r2, #12
 8000774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000776:	f04f 33ff 	mov.w	r3, #4294967295
 800077a:	e009      	b.n	8000790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800077c:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <_sbrk+0x64>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000782:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <_sbrk+0x64>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4413      	add	r3, r2
 800078a:	4a05      	ldr	r2, [pc, #20]	@ (80007a0 <_sbrk+0x64>)
 800078c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800078e:	68fb      	ldr	r3, [r7, #12]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3718      	adds	r7, #24
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20002800 	.word	0x20002800
 800079c:	00000400 	.word	0x00000400
 80007a0:	200000d4 	.word	0x200000d4
 80007a4:	20000270 	.word	0x20000270

080007a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr

080007b4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ba:	f107 0308 	add.w	r3, r7, #8
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007c8:	463b      	mov	r3, r7
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 80007d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007da:	f240 321f 	movw	r2, #799	@ 0x31f
 80007de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e0:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80007e6:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007e8:	2209      	movs	r2, #9
 80007ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ec:	4b16      	ldr	r3, [pc, #88]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f2:	4b15      	ldr	r3, [pc, #84]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007f8:	4813      	ldr	r0, [pc, #76]	@ (8000848 <MX_TIM2_Init+0x94>)
 80007fa:	f000 ff6d 	bl	80016d8 <HAL_TIM_Base_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000804:	f7ff fd86 	bl	8000314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000808:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800080c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4619      	mov	r1, r3
 8000814:	480c      	ldr	r0, [pc, #48]	@ (8000848 <MX_TIM2_Init+0x94>)
 8000816:	f001 f8eb 	bl	80019f0 <HAL_TIM_ConfigClockSource>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000820:	f7ff fd78 	bl	8000314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000824:	2300      	movs	r3, #0
 8000826:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000828:	2300      	movs	r3, #0
 800082a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800082c:	463b      	mov	r3, r7
 800082e:	4619      	mov	r1, r3
 8000830:	4805      	ldr	r0, [pc, #20]	@ (8000848 <MX_TIM2_Init+0x94>)
 8000832:	f001 fac3 	bl	8001dbc <HAL_TIMEx_MasterConfigSynchronization>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800083c:	f7ff fd6a 	bl	8000314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000840:	bf00      	nop
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200000d8 	.word	0x200000d8

0800084c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800085c:	d113      	bne.n	8000886 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <HAL_TIM_Base_MspInit+0x44>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	4a0b      	ldr	r2, [pc, #44]	@ (8000890 <HAL_TIM_Base_MspInit+0x44>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	61d3      	str	r3, [r2, #28]
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <HAL_TIM_Base_MspInit+0x44>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	201c      	movs	r0, #28
 800087c:	f000 f969 	bl	8000b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000880:	201c      	movs	r0, #28
 8000882:	f000 f982 	bl	8000b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000886:	bf00      	nop
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000

08000894 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000894:	f7ff ff88 	bl	80007a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000898:	480b      	ldr	r0, [pc, #44]	@ (80008c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800089a:	490c      	ldr	r1, [pc, #48]	@ (80008cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800089c:	4a0c      	ldr	r2, [pc, #48]	@ (80008d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a0:	e002      	b.n	80008a8 <LoopCopyDataInit>

080008a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008a6:	3304      	adds	r3, #4

080008a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008ac:	d3f9      	bcc.n	80008a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ae:	4a09      	ldr	r2, [pc, #36]	@ (80008d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008b0:	4c09      	ldr	r4, [pc, #36]	@ (80008d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b4:	e001      	b.n	80008ba <LoopFillZerobss>

080008b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b8:	3204      	adds	r2, #4

080008ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008bc:	d3fb      	bcc.n	80008b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008be:	f001 fbc3 	bl	8002048 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008c2:	f7ff fcbb 	bl	800023c <main>
  bx lr
 80008c6:	4770      	bx	lr
  ldr r0, =_sdata
 80008c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008cc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80008d0:	08002168 	.word	0x08002168
  ldr r2, =_sbss
 80008d4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80008d8:	2000026c 	.word	0x2000026c

080008dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008dc:	e7fe      	b.n	80008dc <ADC1_2_IRQHandler>
	...

080008e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e4:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <HAL_Init+0x28>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a07      	ldr	r2, [pc, #28]	@ (8000908 <HAL_Init+0x28>)
 80008ea:	f043 0310 	orr.w	r3, r3, #16
 80008ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f0:	2003      	movs	r0, #3
 80008f2:	f000 f923 	bl	8000b3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008f6:	200f      	movs	r0, #15
 80008f8:	f000 f808 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008fc:	f7ff feb6 	bl	800066c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40022000 	.word	0x40022000

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <HAL_InitTick+0x54>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <HAL_InitTick+0x58>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4619      	mov	r1, r3
 800091e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000922:	fbb3 f3f1 	udiv	r3, r3, r1
 8000926:	fbb2 f3f3 	udiv	r3, r2, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f93b 	bl	8000ba6 <HAL_SYSTICK_Config>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e00e      	b.n	8000958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2b0f      	cmp	r3, #15
 800093e:	d80a      	bhi.n	8000956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000940:	2200      	movs	r2, #0
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	f000 f903 	bl	8000b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800094c:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <HAL_InitTick+0x5c>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000952:	2300      	movs	r3, #0
 8000954:	e000      	b.n	8000958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000956:	2301      	movs	r3, #1
}
 8000958:	4618      	mov	r0, r3
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000000 	.word	0x20000000
 8000964:	20000008 	.word	0x20000008
 8000968:	20000004 	.word	0x20000004

0800096c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000970:	4b05      	ldr	r3, [pc, #20]	@ (8000988 <HAL_IncTick+0x1c>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	461a      	mov	r2, r3
 8000976:	4b05      	ldr	r3, [pc, #20]	@ (800098c <HAL_IncTick+0x20>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4413      	add	r3, r2
 800097c:	4a03      	ldr	r2, [pc, #12]	@ (800098c <HAL_IncTick+0x20>)
 800097e:	6013      	str	r3, [r2, #0]
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr
 8000988:	20000008 	.word	0x20000008
 800098c:	20000120 	.word	0x20000120

08000990 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  return uwTick;
 8000994:	4b02      	ldr	r3, [pc, #8]	@ (80009a0 <HAL_GetTick+0x10>)
 8000996:	681b      	ldr	r3, [r3, #0]
}
 8000998:	4618      	mov	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	20000120 	.word	0x20000120

080009a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009b4:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009c0:	4013      	ands	r3, r2
 80009c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009d6:	4a04      	ldr	r2, [pc, #16]	@ (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	60d3      	str	r3, [r2, #12]
}
 80009dc:	bf00      	nop
 80009de:	3714      	adds	r7, #20
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f0:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <__NVIC_GetPriorityGrouping+0x18>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	f003 0307 	and.w	r3, r3, #7
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bc80      	pop	{r7}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	db0b      	blt.n	8000a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	f003 021f 	and.w	r2, r3, #31
 8000a20:	4906      	ldr	r1, [pc, #24]	@ (8000a3c <__NVIC_EnableIRQ+0x34>)
 8000a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a26:	095b      	lsrs	r3, r3, #5
 8000a28:	2001      	movs	r0, #1
 8000a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr
 8000a3c:	e000e100 	.word	0xe000e100

08000a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	6039      	str	r1, [r7, #0]
 8000a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	db0a      	blt.n	8000a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	490c      	ldr	r1, [pc, #48]	@ (8000a8c <__NVIC_SetPriority+0x4c>)
 8000a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5e:	0112      	lsls	r2, r2, #4
 8000a60:	b2d2      	uxtb	r2, r2
 8000a62:	440b      	add	r3, r1
 8000a64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a68:	e00a      	b.n	8000a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4908      	ldr	r1, [pc, #32]	@ (8000a90 <__NVIC_SetPriority+0x50>)
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	f003 030f 	and.w	r3, r3, #15
 8000a76:	3b04      	subs	r3, #4
 8000a78:	0112      	lsls	r2, r2, #4
 8000a7a:	b2d2      	uxtb	r2, r2
 8000a7c:	440b      	add	r3, r1
 8000a7e:	761a      	strb	r2, [r3, #24]
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000e100 	.word	0xe000e100
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b089      	sub	sp, #36	@ 0x24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	f1c3 0307 	rsb	r3, r3, #7
 8000aae:	2b04      	cmp	r3, #4
 8000ab0:	bf28      	it	cs
 8000ab2:	2304      	movcs	r3, #4
 8000ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	3304      	adds	r3, #4
 8000aba:	2b06      	cmp	r3, #6
 8000abc:	d902      	bls.n	8000ac4 <NVIC_EncodePriority+0x30>
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	3b03      	subs	r3, #3
 8000ac2:	e000      	b.n	8000ac6 <NVIC_EncodePriority+0x32>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000adc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae6:	43d9      	mvns	r1, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aec:	4313      	orrs	r3, r2
         );
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3724      	adds	r7, #36	@ 0x24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b08:	d301      	bcc.n	8000b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e00f      	b.n	8000b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b38 <SysTick_Config+0x40>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b16:	210f      	movs	r1, #15
 8000b18:	f04f 30ff 	mov.w	r0, #4294967295
 8000b1c:	f7ff ff90 	bl	8000a40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b20:	4b05      	ldr	r3, [pc, #20]	@ (8000b38 <SysTick_Config+0x40>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b26:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <SysTick_Config+0x40>)
 8000b28:	2207      	movs	r2, #7
 8000b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	e000e010 	.word	0xe000e010

08000b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff ff2d 	bl	80009a4 <__NVIC_SetPriorityGrouping>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	4603      	mov	r3, r0
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
 8000b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b64:	f7ff ff42 	bl	80009ec <__NVIC_GetPriorityGrouping>
 8000b68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	68b9      	ldr	r1, [r7, #8]
 8000b6e:	6978      	ldr	r0, [r7, #20]
 8000b70:	f7ff ff90 	bl	8000a94 <NVIC_EncodePriority>
 8000b74:	4602      	mov	r2, r0
 8000b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ff5f 	bl	8000a40 <__NVIC_SetPriority>
}
 8000b82:	bf00      	nop
 8000b84:	3718      	adds	r7, #24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	4603      	mov	r3, r0
 8000b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff ff35 	bl	8000a08 <__NVIC_EnableIRQ>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffa2 	bl	8000af8 <SysTick_Config>
 8000bb4:	4603      	mov	r3, r0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b08b      	sub	sp, #44	@ 0x2c
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd2:	e161      	b.n	8000e98 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	4013      	ands	r3, r2
 8000be6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000be8:	69ba      	ldr	r2, [r7, #24]
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	f040 8150 	bne.w	8000e92 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	4a97      	ldr	r2, [pc, #604]	@ (8000e54 <HAL_GPIO_Init+0x294>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d05e      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
 8000bfc:	4a95      	ldr	r2, [pc, #596]	@ (8000e54 <HAL_GPIO_Init+0x294>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d875      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c02:	4a95      	ldr	r2, [pc, #596]	@ (8000e58 <HAL_GPIO_Init+0x298>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d058      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
 8000c08:	4a93      	ldr	r2, [pc, #588]	@ (8000e58 <HAL_GPIO_Init+0x298>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d86f      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c0e:	4a93      	ldr	r2, [pc, #588]	@ (8000e5c <HAL_GPIO_Init+0x29c>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d052      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
 8000c14:	4a91      	ldr	r2, [pc, #580]	@ (8000e5c <HAL_GPIO_Init+0x29c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d869      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c1a:	4a91      	ldr	r2, [pc, #580]	@ (8000e60 <HAL_GPIO_Init+0x2a0>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d04c      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
 8000c20:	4a8f      	ldr	r2, [pc, #572]	@ (8000e60 <HAL_GPIO_Init+0x2a0>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d863      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c26:	4a8f      	ldr	r2, [pc, #572]	@ (8000e64 <HAL_GPIO_Init+0x2a4>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d046      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
 8000c2c:	4a8d      	ldr	r2, [pc, #564]	@ (8000e64 <HAL_GPIO_Init+0x2a4>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d85d      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c32:	2b12      	cmp	r3, #18
 8000c34:	d82a      	bhi.n	8000c8c <HAL_GPIO_Init+0xcc>
 8000c36:	2b12      	cmp	r3, #18
 8000c38:	d859      	bhi.n	8000cee <HAL_GPIO_Init+0x12e>
 8000c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c40 <HAL_GPIO_Init+0x80>)
 8000c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c40:	08000cbb 	.word	0x08000cbb
 8000c44:	08000c95 	.word	0x08000c95
 8000c48:	08000ca7 	.word	0x08000ca7
 8000c4c:	08000ce9 	.word	0x08000ce9
 8000c50:	08000cef 	.word	0x08000cef
 8000c54:	08000cef 	.word	0x08000cef
 8000c58:	08000cef 	.word	0x08000cef
 8000c5c:	08000cef 	.word	0x08000cef
 8000c60:	08000cef 	.word	0x08000cef
 8000c64:	08000cef 	.word	0x08000cef
 8000c68:	08000cef 	.word	0x08000cef
 8000c6c:	08000cef 	.word	0x08000cef
 8000c70:	08000cef 	.word	0x08000cef
 8000c74:	08000cef 	.word	0x08000cef
 8000c78:	08000cef 	.word	0x08000cef
 8000c7c:	08000cef 	.word	0x08000cef
 8000c80:	08000cef 	.word	0x08000cef
 8000c84:	08000c9d 	.word	0x08000c9d
 8000c88:	08000cb1 	.word	0x08000cb1
 8000c8c:	4a76      	ldr	r2, [pc, #472]	@ (8000e68 <HAL_GPIO_Init+0x2a8>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d013      	beq.n	8000cba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c92:	e02c      	b.n	8000cee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	623b      	str	r3, [r7, #32]
          break;
 8000c9a:	e029      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	3304      	adds	r3, #4
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	e024      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	3308      	adds	r3, #8
 8000cac:	623b      	str	r3, [r7, #32]
          break;
 8000cae:	e01f      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	330c      	adds	r3, #12
 8000cb6:	623b      	str	r3, [r7, #32]
          break;
 8000cb8:	e01a      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d102      	bne.n	8000cc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cc2:	2304      	movs	r3, #4
 8000cc4:	623b      	str	r3, [r7, #32]
          break;
 8000cc6:	e013      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d105      	bne.n	8000cdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd0:	2308      	movs	r3, #8
 8000cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	69fa      	ldr	r2, [r7, #28]
 8000cd8:	611a      	str	r2, [r3, #16]
          break;
 8000cda:	e009      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cdc:	2308      	movs	r3, #8
 8000cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	69fa      	ldr	r2, [r7, #28]
 8000ce4:	615a      	str	r2, [r3, #20]
          break;
 8000ce6:	e003      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
          break;
 8000cec:	e000      	b.n	8000cf0 <HAL_GPIO_Init+0x130>
          break;
 8000cee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	2bff      	cmp	r3, #255	@ 0xff
 8000cf4:	d801      	bhi.n	8000cfa <HAL_GPIO_Init+0x13a>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	e001      	b.n	8000cfe <HAL_GPIO_Init+0x13e>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	2bff      	cmp	r3, #255	@ 0xff
 8000d04:	d802      	bhi.n	8000d0c <HAL_GPIO_Init+0x14c>
 8000d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	e002      	b.n	8000d12 <HAL_GPIO_Init+0x152>
 8000d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d0e:	3b08      	subs	r3, #8
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	210f      	movs	r1, #15
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	401a      	ands	r2, r3
 8000d24:	6a39      	ldr	r1, [r7, #32]
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f000 80a9 	beq.w	8000e92 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d40:	4b4a      	ldr	r3, [pc, #296]	@ (8000e6c <HAL_GPIO_Init+0x2ac>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a49      	ldr	r2, [pc, #292]	@ (8000e6c <HAL_GPIO_Init+0x2ac>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6193      	str	r3, [r2, #24]
 8000d4c:	4b47      	ldr	r3, [pc, #284]	@ (8000e6c <HAL_GPIO_Init+0x2ac>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	f003 0301 	and.w	r3, r3, #1
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d58:	4a45      	ldr	r2, [pc, #276]	@ (8000e70 <HAL_GPIO_Init+0x2b0>)
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5c:	089b      	lsrs	r3, r3, #2
 8000d5e:	3302      	adds	r3, #2
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	220f      	movs	r2, #15
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e74 <HAL_GPIO_Init+0x2b4>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d00d      	beq.n	8000da0 <HAL_GPIO_Init+0x1e0>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a3c      	ldr	r2, [pc, #240]	@ (8000e78 <HAL_GPIO_Init+0x2b8>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d007      	beq.n	8000d9c <HAL_GPIO_Init+0x1dc>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e7c <HAL_GPIO_Init+0x2bc>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d101      	bne.n	8000d98 <HAL_GPIO_Init+0x1d8>
 8000d94:	2302      	movs	r3, #2
 8000d96:	e004      	b.n	8000da2 <HAL_GPIO_Init+0x1e2>
 8000d98:	2303      	movs	r3, #3
 8000d9a:	e002      	b.n	8000da2 <HAL_GPIO_Init+0x1e2>
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e000      	b.n	8000da2 <HAL_GPIO_Init+0x1e2>
 8000da0:	2300      	movs	r3, #0
 8000da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000da4:	f002 0203 	and.w	r2, r2, #3
 8000da8:	0092      	lsls	r2, r2, #2
 8000daa:	4093      	lsls	r3, r2
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000db2:	492f      	ldr	r1, [pc, #188]	@ (8000e70 <HAL_GPIO_Init+0x2b0>)
 8000db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	3302      	adds	r3, #2
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d006      	beq.n	8000dda <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dcc:	4b2c      	ldr	r3, [pc, #176]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000dce:	689a      	ldr	r2, [r3, #8]
 8000dd0:	492b      	ldr	r1, [pc, #172]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	608b      	str	r3, [r1, #8]
 8000dd8:	e006      	b.n	8000de8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dda:	4b29      	ldr	r3, [pc, #164]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	43db      	mvns	r3, r3
 8000de2:	4927      	ldr	r1, [pc, #156]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000de4:	4013      	ands	r3, r2
 8000de6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d006      	beq.n	8000e02 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000df4:	4b22      	ldr	r3, [pc, #136]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000df6:	68da      	ldr	r2, [r3, #12]
 8000df8:	4921      	ldr	r1, [pc, #132]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	60cb      	str	r3, [r1, #12]
 8000e00:	e006      	b.n	8000e10 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e02:	4b1f      	ldr	r3, [pc, #124]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e04:	68da      	ldr	r2, [r3, #12]
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	491d      	ldr	r1, [pc, #116]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d006      	beq.n	8000e2a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e1c:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e1e:	685a      	ldr	r2, [r3, #4]
 8000e20:	4917      	ldr	r1, [pc, #92]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	604b      	str	r3, [r1, #4]
 8000e28:	e006      	b.n	8000e38 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e2c:	685a      	ldr	r2, [r3, #4]
 8000e2e:	69bb      	ldr	r3, [r7, #24]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	4913      	ldr	r1, [pc, #76]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e34:	4013      	ands	r3, r2
 8000e36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d01f      	beq.n	8000e84 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e44:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	490d      	ldr	r1, [pc, #52]	@ (8000e80 <HAL_GPIO_Init+0x2c0>)
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	600b      	str	r3, [r1, #0]
 8000e50:	e01f      	b.n	8000e92 <HAL_GPIO_Init+0x2d2>
 8000e52:	bf00      	nop
 8000e54:	10320000 	.word	0x10320000
 8000e58:	10310000 	.word	0x10310000
 8000e5c:	10220000 	.word	0x10220000
 8000e60:	10210000 	.word	0x10210000
 8000e64:	10120000 	.word	0x10120000
 8000e68:	10110000 	.word	0x10110000
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	40010000 	.word	0x40010000
 8000e74:	40010800 	.word	0x40010800
 8000e78:	40010c00 	.word	0x40010c00
 8000e7c:	40011000 	.word	0x40011000
 8000e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e84:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <HAL_GPIO_Init+0x2f4>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	4909      	ldr	r1, [pc, #36]	@ (8000eb4 <HAL_GPIO_Init+0x2f4>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	3301      	adds	r3, #1
 8000e96:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	f47f ae96 	bne.w	8000bd4 <HAL_GPIO_Init+0x14>
  }
}
 8000ea8:	bf00      	nop
 8000eaa:	bf00      	nop
 8000eac:	372c      	adds	r7, #44	@ 0x2c
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr
 8000eb4:	40010400 	.word	0x40010400

08000eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	807b      	strh	r3, [r7, #2]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ec8:	787b      	ldrb	r3, [r7, #1]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d003      	beq.n	8000ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ece:	887a      	ldrh	r2, [r7, #2]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ed4:	e003      	b.n	8000ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	041a      	lsls	r2, r3, #16
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	611a      	str	r2, [r3, #16]
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr

08000ee8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000efa:	887a      	ldrh	r2, [r7, #2]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	4013      	ands	r3, r2
 8000f00:	041a      	lsls	r2, r3, #16
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43d9      	mvns	r1, r3
 8000f06:	887b      	ldrh	r3, [r7, #2]
 8000f08:	400b      	ands	r3, r1
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	611a      	str	r2, [r3, #16]
}
 8000f10:	bf00      	nop
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
	...

08000f1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d101      	bne.n	8000f2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e272      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 8087 	beq.w	800104a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f3c:	4b92      	ldr	r3, [pc, #584]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 030c 	and.w	r3, r3, #12
 8000f44:	2b04      	cmp	r3, #4
 8000f46:	d00c      	beq.n	8000f62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f48:	4b8f      	ldr	r3, [pc, #572]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 030c 	and.w	r3, r3, #12
 8000f50:	2b08      	cmp	r3, #8
 8000f52:	d112      	bne.n	8000f7a <HAL_RCC_OscConfig+0x5e>
 8000f54:	4b8c      	ldr	r3, [pc, #560]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f60:	d10b      	bne.n	8000f7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f62:	4b89      	ldr	r3, [pc, #548]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d06c      	beq.n	8001048 <HAL_RCC_OscConfig+0x12c>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d168      	bne.n	8001048 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e24c      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f82:	d106      	bne.n	8000f92 <HAL_RCC_OscConfig+0x76>
 8000f84:	4b80      	ldr	r3, [pc, #512]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a7f      	ldr	r2, [pc, #508]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	e02e      	b.n	8000ff0 <HAL_RCC_OscConfig+0xd4>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10c      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x98>
 8000f9a:	4b7b      	ldr	r3, [pc, #492]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a7a      	ldr	r2, [pc, #488]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	4b78      	ldr	r3, [pc, #480]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a77      	ldr	r2, [pc, #476]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	e01d      	b.n	8000ff0 <HAL_RCC_OscConfig+0xd4>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fbc:	d10c      	bne.n	8000fd8 <HAL_RCC_OscConfig+0xbc>
 8000fbe:	4b72      	ldr	r3, [pc, #456]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a71      	ldr	r2, [pc, #452]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	4b6f      	ldr	r3, [pc, #444]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a6e      	ldr	r2, [pc, #440]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fd4:	6013      	str	r3, [r2, #0]
 8000fd6:	e00b      	b.n	8000ff0 <HAL_RCC_OscConfig+0xd4>
 8000fd8:	4b6b      	ldr	r3, [pc, #428]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a6a      	ldr	r2, [pc, #424]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b68      	ldr	r3, [pc, #416]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a67      	ldr	r2, [pc, #412]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8000fea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d013      	beq.n	8001020 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fcca 	bl	8000990 <HAL_GetTick>
 8000ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ffe:	e008      	b.n	8001012 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001000:	f7ff fcc6 	bl	8000990 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b64      	cmp	r3, #100	@ 0x64
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e200      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001012:	4b5d      	ldr	r3, [pc, #372]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0f0      	beq.n	8001000 <HAL_RCC_OscConfig+0xe4>
 800101e:	e014      	b.n	800104a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001020:	f7ff fcb6 	bl	8000990 <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001028:	f7ff fcb2 	bl	8000990 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b64      	cmp	r3, #100	@ 0x64
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e1ec      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103a:	4b53      	ldr	r3, [pc, #332]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d1f0      	bne.n	8001028 <HAL_RCC_OscConfig+0x10c>
 8001046:	e000      	b.n	800104a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001048:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d063      	beq.n	800111e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001056:	4b4c      	ldr	r3, [pc, #304]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 030c 	and.w	r3, r3, #12
 800105e:	2b00      	cmp	r3, #0
 8001060:	d00b      	beq.n	800107a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001062:	4b49      	ldr	r3, [pc, #292]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 030c 	and.w	r3, r3, #12
 800106a:	2b08      	cmp	r3, #8
 800106c:	d11c      	bne.n	80010a8 <HAL_RCC_OscConfig+0x18c>
 800106e:	4b46      	ldr	r3, [pc, #280]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d116      	bne.n	80010a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107a:	4b43      	ldr	r3, [pc, #268]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d005      	beq.n	8001092 <HAL_RCC_OscConfig+0x176>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	691b      	ldr	r3, [r3, #16]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d001      	beq.n	8001092 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e1c0      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001092:	4b3d      	ldr	r3, [pc, #244]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	4939      	ldr	r1, [pc, #228]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a6:	e03a      	b.n	800111e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	691b      	ldr	r3, [r3, #16]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d020      	beq.n	80010f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010b0:	4b36      	ldr	r3, [pc, #216]	@ (800118c <HAL_RCC_OscConfig+0x270>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b6:	f7ff fc6b 	bl	8000990 <HAL_GetTick>
 80010ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010be:	f7ff fc67 	bl	8000990 <HAL_GetTick>
 80010c2:	4602      	mov	r2, r0
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e1a1      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0f0      	beq.n	80010be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4927      	ldr	r1, [pc, #156]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	4313      	orrs	r3, r2
 80010ee:	600b      	str	r3, [r1, #0]
 80010f0:	e015      	b.n	800111e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010f2:	4b26      	ldr	r3, [pc, #152]	@ (800118c <HAL_RCC_OscConfig+0x270>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fc4a 	bl	8000990 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001100:	f7ff fc46 	bl	8000990 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e180      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001112:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0308 	and.w	r3, r3, #8
 8001126:	2b00      	cmp	r3, #0
 8001128:	d03a      	beq.n	80011a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d019      	beq.n	8001166 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001132:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <HAL_RCC_OscConfig+0x274>)
 8001134:	2201      	movs	r2, #1
 8001136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001138:	f7ff fc2a 	bl	8000990 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001140:	f7ff fc26 	bl	8000990 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e160      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001152:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <HAL_RCC_OscConfig+0x26c>)
 8001154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d0f0      	beq.n	8001140 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800115e:	2001      	movs	r0, #1
 8001160:	f000 fa9c 	bl	800169c <RCC_Delay>
 8001164:	e01c      	b.n	80011a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001166:	4b0a      	ldr	r3, [pc, #40]	@ (8001190 <HAL_RCC_OscConfig+0x274>)
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116c:	f7ff fc10 	bl	8000990 <HAL_GetTick>
 8001170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001172:	e00f      	b.n	8001194 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001174:	f7ff fc0c 	bl	8000990 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d908      	bls.n	8001194 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e146      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000
 800118c:	42420000 	.word	0x42420000
 8001190:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001194:	4b92      	ldr	r3, [pc, #584]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e9      	bne.n	8001174 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f003 0304 	and.w	r3, r3, #4
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f000 80a6 	beq.w	80012fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ae:	2300      	movs	r3, #0
 80011b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011b2:	4b8b      	ldr	r3, [pc, #556]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10d      	bne.n	80011da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	4b88      	ldr	r3, [pc, #544]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	4a87      	ldr	r2, [pc, #540]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	61d3      	str	r3, [r2, #28]
 80011ca:	4b85      	ldr	r3, [pc, #532]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011d6:	2301      	movs	r3, #1
 80011d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011da:	4b82      	ldr	r3, [pc, #520]	@ (80013e4 <HAL_RCC_OscConfig+0x4c8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d118      	bne.n	8001218 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011e6:	4b7f      	ldr	r3, [pc, #508]	@ (80013e4 <HAL_RCC_OscConfig+0x4c8>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a7e      	ldr	r2, [pc, #504]	@ (80013e4 <HAL_RCC_OscConfig+0x4c8>)
 80011ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011f2:	f7ff fbcd 	bl	8000990 <HAL_GetTick>
 80011f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f8:	e008      	b.n	800120c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011fa:	f7ff fbc9 	bl	8000990 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b64      	cmp	r3, #100	@ 0x64
 8001206:	d901      	bls.n	800120c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e103      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800120c:	4b75      	ldr	r3, [pc, #468]	@ (80013e4 <HAL_RCC_OscConfig+0x4c8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0f0      	beq.n	80011fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d106      	bne.n	800122e <HAL_RCC_OscConfig+0x312>
 8001220:	4b6f      	ldr	r3, [pc, #444]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	4a6e      	ldr	r2, [pc, #440]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001226:	f043 0301 	orr.w	r3, r3, #1
 800122a:	6213      	str	r3, [r2, #32]
 800122c:	e02d      	b.n	800128a <HAL_RCC_OscConfig+0x36e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d10c      	bne.n	8001250 <HAL_RCC_OscConfig+0x334>
 8001236:	4b6a      	ldr	r3, [pc, #424]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	4a69      	ldr	r2, [pc, #420]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800123c:	f023 0301 	bic.w	r3, r3, #1
 8001240:	6213      	str	r3, [r2, #32]
 8001242:	4b67      	ldr	r3, [pc, #412]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001244:	6a1b      	ldr	r3, [r3, #32]
 8001246:	4a66      	ldr	r2, [pc, #408]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001248:	f023 0304 	bic.w	r3, r3, #4
 800124c:	6213      	str	r3, [r2, #32]
 800124e:	e01c      	b.n	800128a <HAL_RCC_OscConfig+0x36e>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	2b05      	cmp	r3, #5
 8001256:	d10c      	bne.n	8001272 <HAL_RCC_OscConfig+0x356>
 8001258:	4b61      	ldr	r3, [pc, #388]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	4a60      	ldr	r2, [pc, #384]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6213      	str	r3, [r2, #32]
 8001264:	4b5e      	ldr	r3, [pc, #376]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	4a5d      	ldr	r2, [pc, #372]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6213      	str	r3, [r2, #32]
 8001270:	e00b      	b.n	800128a <HAL_RCC_OscConfig+0x36e>
 8001272:	4b5b      	ldr	r3, [pc, #364]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001274:	6a1b      	ldr	r3, [r3, #32]
 8001276:	4a5a      	ldr	r2, [pc, #360]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001278:	f023 0301 	bic.w	r3, r3, #1
 800127c:	6213      	str	r3, [r2, #32]
 800127e:	4b58      	ldr	r3, [pc, #352]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001280:	6a1b      	ldr	r3, [r3, #32]
 8001282:	4a57      	ldr	r2, [pc, #348]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001284:	f023 0304 	bic.w	r3, r3, #4
 8001288:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d015      	beq.n	80012be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001292:	f7ff fb7d 	bl	8000990 <HAL_GetTick>
 8001296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001298:	e00a      	b.n	80012b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800129a:	f7ff fb79 	bl	8000990 <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e0b1      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b0:	4b4b      	ldr	r3, [pc, #300]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	f003 0302 	and.w	r3, r3, #2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0ee      	beq.n	800129a <HAL_RCC_OscConfig+0x37e>
 80012bc:	e014      	b.n	80012e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012be:	f7ff fb67 	bl	8000990 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012c4:	e00a      	b.n	80012dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012c6:	f7ff fb63 	bl	8000990 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e09b      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012dc:	4b40      	ldr	r3, [pc, #256]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1ee      	bne.n	80012c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d105      	bne.n	80012fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ee:	4b3c      	ldr	r3, [pc, #240]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a3b      	ldr	r2, [pc, #236]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80012f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f000 8087 	beq.w	8001412 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001304:	4b36      	ldr	r3, [pc, #216]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 030c 	and.w	r3, r3, #12
 800130c:	2b08      	cmp	r3, #8
 800130e:	d061      	beq.n	80013d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69db      	ldr	r3, [r3, #28]
 8001314:	2b02      	cmp	r3, #2
 8001316:	d146      	bne.n	80013a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001318:	4b33      	ldr	r3, [pc, #204]	@ (80013e8 <HAL_RCC_OscConfig+0x4cc>)
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131e:	f7ff fb37 	bl	8000990 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001326:	f7ff fb33 	bl	8000990 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e06d      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001338:	4b29      	ldr	r3, [pc, #164]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1f0      	bne.n	8001326 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800134c:	d108      	bne.n	8001360 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800134e:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	4921      	ldr	r1, [pc, #132]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	4313      	orrs	r3, r2
 800135e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a19      	ldr	r1, [r3, #32]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001370:	430b      	orrs	r3, r1
 8001372:	491b      	ldr	r1, [pc, #108]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 8001374:	4313      	orrs	r3, r2
 8001376:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_RCC_OscConfig+0x4cc>)
 800137a:	2201      	movs	r2, #1
 800137c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fb07 	bl	8000990 <HAL_GetTick>
 8001382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001386:	f7ff fb03 	bl	8000990 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e03d      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0f0      	beq.n	8001386 <HAL_RCC_OscConfig+0x46a>
 80013a4:	e035      	b.n	8001412 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <HAL_RCC_OscConfig+0x4cc>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ac:	f7ff faf0 	bl	8000990 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b4:	f7ff faec 	bl	8000990 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e026      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <HAL_RCC_OscConfig+0x4c4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f0      	bne.n	80013b4 <HAL_RCC_OscConfig+0x498>
 80013d2:	e01e      	b.n	8001412 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d107      	bne.n	80013ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e019      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40007000 	.word	0x40007000
 80013e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013ec:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <HAL_RCC_OscConfig+0x500>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d106      	bne.n	800140e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800140a:	429a      	cmp	r2, r3
 800140c:	d001      	beq.n	8001412 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001412:	2300      	movs	r3, #0
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d101      	bne.n	8001434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e0d0      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001434:	4b6a      	ldr	r3, [pc, #424]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	429a      	cmp	r2, r3
 8001440:	d910      	bls.n	8001464 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001442:	4b67      	ldr	r3, [pc, #412]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f023 0207 	bic.w	r2, r3, #7
 800144a:	4965      	ldr	r1, [pc, #404]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	4313      	orrs	r3, r2
 8001450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001452:	4b63      	ldr	r3, [pc, #396]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0307 	and.w	r3, r3, #7
 800145a:	683a      	ldr	r2, [r7, #0]
 800145c:	429a      	cmp	r2, r3
 800145e:	d001      	beq.n	8001464 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e0b8      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d020      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	2b00      	cmp	r3, #0
 800147a:	d005      	beq.n	8001488 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800147c:	4b59      	ldr	r3, [pc, #356]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	4a58      	ldr	r2, [pc, #352]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001482:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001486:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001494:	4b53      	ldr	r3, [pc, #332]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	4a52      	ldr	r2, [pc, #328]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800149e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014a0:	4b50      	ldr	r3, [pc, #320]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	494d      	ldr	r1, [pc, #308]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d040      	beq.n	8001540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d107      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c6:	4b47      	ldr	r3, [pc, #284]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d115      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e07f      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014de:	4b41      	ldr	r3, [pc, #260]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d109      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e073      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ee:	4b3d      	ldr	r3, [pc, #244]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e06b      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014fe:	4b39      	ldr	r3, [pc, #228]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f023 0203 	bic.w	r2, r3, #3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	4936      	ldr	r1, [pc, #216]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800150c:	4313      	orrs	r3, r2
 800150e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001510:	f7ff fa3e 	bl	8000990 <HAL_GetTick>
 8001514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001516:	e00a      	b.n	800152e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001518:	f7ff fa3a 	bl	8000990 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001526:	4293      	cmp	r3, r2
 8001528:	d901      	bls.n	800152e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e053      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 020c 	and.w	r2, r3, #12
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	429a      	cmp	r2, r3
 800153e:	d1eb      	bne.n	8001518 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001540:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	429a      	cmp	r2, r3
 800154c:	d210      	bcs.n	8001570 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800154e:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f023 0207 	bic.w	r2, r3, #7
 8001556:	4922      	ldr	r1, [pc, #136]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	4313      	orrs	r3, r2
 800155c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800155e:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	429a      	cmp	r2, r3
 800156a:	d001      	beq.n	8001570 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e032      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0304 	and.w	r3, r3, #4
 8001578:	2b00      	cmp	r3, #0
 800157a:	d008      	beq.n	800158e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800157c:	4b19      	ldr	r3, [pc, #100]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4916      	ldr	r1, [pc, #88]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800158a:	4313      	orrs	r3, r2
 800158c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0308 	and.w	r3, r3, #8
 8001596:	2b00      	cmp	r3, #0
 8001598:	d009      	beq.n	80015ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800159a:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	490e      	ldr	r1, [pc, #56]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015ae:	f000 f821 	bl	80015f4 <HAL_RCC_GetSysClockFreq>
 80015b2:	4602      	mov	r2, r0
 80015b4:	4b0b      	ldr	r3, [pc, #44]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	091b      	lsrs	r3, r3, #4
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	490a      	ldr	r1, [pc, #40]	@ (80015e8 <HAL_RCC_ClockConfig+0x1c8>)
 80015c0:	5ccb      	ldrb	r3, [r1, r3]
 80015c2:	fa22 f303 	lsr.w	r3, r2, r3
 80015c6:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_RCC_ClockConfig+0x1cc>)
 80015c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_RCC_ClockConfig+0x1d0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff f99c 	bl	800090c <HAL_InitTick>

  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40022000 	.word	0x40022000
 80015e4:	40021000 	.word	0x40021000
 80015e8:	0800213c 	.word	0x0800213c
 80015ec:	20000000 	.word	0x20000000
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b087      	sub	sp, #28
 80015f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800160e:	4b1e      	ldr	r3, [pc, #120]	@ (8001688 <HAL_RCC_GetSysClockFreq+0x94>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 030c 	and.w	r3, r3, #12
 800161a:	2b04      	cmp	r3, #4
 800161c:	d002      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x30>
 800161e:	2b08      	cmp	r3, #8
 8001620:	d003      	beq.n	800162a <HAL_RCC_GetSysClockFreq+0x36>
 8001622:	e027      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_RCC_GetSysClockFreq+0x98>)
 8001626:	613b      	str	r3, [r7, #16]
      break;
 8001628:	e027      	b.n	800167a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	0c9b      	lsrs	r3, r3, #18
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	4a17      	ldr	r2, [pc, #92]	@ (8001690 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001634:	5cd3      	ldrb	r3, [r2, r3]
 8001636:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d010      	beq.n	8001664 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_RCC_GetSysClockFreq+0x94>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	0c5b      	lsrs	r3, r3, #17
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	4a11      	ldr	r2, [pc, #68]	@ (8001694 <HAL_RCC_GetSysClockFreq+0xa0>)
 800164e:	5cd3      	ldrb	r3, [r2, r3]
 8001650:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a0d      	ldr	r2, [pc, #52]	@ (800168c <HAL_RCC_GetSysClockFreq+0x98>)
 8001656:	fb03 f202 	mul.w	r2, r3, r2
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e004      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a0c      	ldr	r2, [pc, #48]	@ (8001698 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001668:	fb02 f303 	mul.w	r3, r2, r3
 800166c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	613b      	str	r3, [r7, #16]
      break;
 8001672:	e002      	b.n	800167a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001674:	4b05      	ldr	r3, [pc, #20]	@ (800168c <HAL_RCC_GetSysClockFreq+0x98>)
 8001676:	613b      	str	r3, [r7, #16]
      break;
 8001678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800167a:	693b      	ldr	r3, [r7, #16]
}
 800167c:	4618      	mov	r0, r3
 800167e:	371c      	adds	r7, #28
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000
 800168c:	007a1200 	.word	0x007a1200
 8001690:	0800214c 	.word	0x0800214c
 8001694:	0800215c 	.word	0x0800215c
 8001698:	003d0900 	.word	0x003d0900

0800169c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016a4:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <RCC_Delay+0x34>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <RCC_Delay+0x38>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	0a5b      	lsrs	r3, r3, #9
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	fb02 f303 	mul.w	r3, r2, r3
 80016b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016b8:	bf00      	nop
  }
  while (Delay --);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	60fa      	str	r2, [r7, #12]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1f9      	bne.n	80016b8 <RCC_Delay+0x1c>
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	20000000 	.word	0x20000000
 80016d4:	10624dd3 	.word	0x10624dd3

080016d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e041      	b.n	800176e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d106      	bne.n	8001704 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff f8a4 	bl	800084c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2202      	movs	r2, #2
 8001708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3304      	adds	r3, #4
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f000 fa56 	bl	8001bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b01      	cmp	r3, #1
 800178a:	d001      	beq.n	8001790 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e035      	b.n	80017fc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2202      	movs	r2, #2
 8001794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68da      	ldr	r2, [r3, #12]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f042 0201 	orr.w	r2, r2, #1
 80017a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a16      	ldr	r2, [pc, #88]	@ (8001808 <HAL_TIM_Base_Start_IT+0x90>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d009      	beq.n	80017c6 <HAL_TIM_Base_Start_IT+0x4e>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ba:	d004      	beq.n	80017c6 <HAL_TIM_Base_Start_IT+0x4e>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a12      	ldr	r2, [pc, #72]	@ (800180c <HAL_TIM_Base_Start_IT+0x94>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d111      	bne.n	80017ea <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 0307 	and.w	r3, r3, #7
 80017d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2b06      	cmp	r3, #6
 80017d6:	d010      	beq.n	80017fa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0201 	orr.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017e8:	e007      	b.n	80017fa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f042 0201 	orr.w	r2, r2, #1
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40012c00 	.word	0x40012c00
 800180c:	40000400 	.word	0x40000400

08001810 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d020      	beq.n	8001874 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d01b      	beq.n	8001874 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f06f 0202 	mvn.w	r2, #2
 8001844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2201      	movs	r2, #1
 800184a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	f003 0303 	and.w	r3, r3, #3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f000 f998 	bl	8001b90 <HAL_TIM_IC_CaptureCallback>
 8001860:	e005      	b.n	800186e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f98b 	bl	8001b7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f000 f99a 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	d020      	beq.n	80018c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d01b      	beq.n	80018c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f06f 0204 	mvn.w	r2, #4
 8001890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2202      	movs	r2, #2
 8001896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f000 f972 	bl	8001b90 <HAL_TIM_IC_CaptureCallback>
 80018ac:	e005      	b.n	80018ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 f965 	bl	8001b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 f974 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d020      	beq.n	800190c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d01b      	beq.n	800190c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f06f 0208 	mvn.w	r2, #8
 80018dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2204      	movs	r2, #4
 80018e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f000 f94c 	bl	8001b90 <HAL_TIM_IC_CaptureCallback>
 80018f8:	e005      	b.n	8001906 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 f93f 	bl	8001b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 f94e 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	f003 0310 	and.w	r3, r3, #16
 8001912:	2b00      	cmp	r3, #0
 8001914:	d020      	beq.n	8001958 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f003 0310 	and.w	r3, r3, #16
 800191c:	2b00      	cmp	r3, #0
 800191e:	d01b      	beq.n	8001958 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f06f 0210 	mvn.w	r2, #16
 8001928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2208      	movs	r2, #8
 800192e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f926 	bl	8001b90 <HAL_TIM_IC_CaptureCallback>
 8001944:	e005      	b.n	8001952 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f919 	bl	8001b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 f928 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00c      	beq.n	800197c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b00      	cmp	r3, #0
 800196a:	d007      	beq.n	800197c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f06f 0201 	mvn.w	r2, #1
 8001974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7fe fcbb 	bl	80002f2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00c      	beq.n	80019a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800198c:	2b00      	cmp	r3, #0
 800198e:	d007      	beq.n	80019a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 fa6f 	bl	8001e7e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00c      	beq.n	80019c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d007      	beq.n	80019c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80019bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f8f8 	bl	8001bb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	f003 0320 	and.w	r3, r3, #32
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00c      	beq.n	80019e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f003 0320 	and.w	r3, r3, #32
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d007      	beq.n	80019e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f06f 0220 	mvn.w	r2, #32
 80019e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 fa42 	bl	8001e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d101      	bne.n	8001a0c <HAL_TIM_ConfigClockSource+0x1c>
 8001a08:	2302      	movs	r3, #2
 8001a0a:	e0b4      	b.n	8001b76 <HAL_TIM_ConfigClockSource+0x186>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2202      	movs	r2, #2
 8001a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001a32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68ba      	ldr	r2, [r7, #8]
 8001a3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a44:	d03e      	beq.n	8001ac4 <HAL_TIM_ConfigClockSource+0xd4>
 8001a46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a4a:	f200 8087 	bhi.w	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a52:	f000 8086 	beq.w	8001b62 <HAL_TIM_ConfigClockSource+0x172>
 8001a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a5a:	d87f      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a5c:	2b70      	cmp	r3, #112	@ 0x70
 8001a5e:	d01a      	beq.n	8001a96 <HAL_TIM_ConfigClockSource+0xa6>
 8001a60:	2b70      	cmp	r3, #112	@ 0x70
 8001a62:	d87b      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a64:	2b60      	cmp	r3, #96	@ 0x60
 8001a66:	d050      	beq.n	8001b0a <HAL_TIM_ConfigClockSource+0x11a>
 8001a68:	2b60      	cmp	r3, #96	@ 0x60
 8001a6a:	d877      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a6c:	2b50      	cmp	r3, #80	@ 0x50
 8001a6e:	d03c      	beq.n	8001aea <HAL_TIM_ConfigClockSource+0xfa>
 8001a70:	2b50      	cmp	r3, #80	@ 0x50
 8001a72:	d873      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a74:	2b40      	cmp	r3, #64	@ 0x40
 8001a76:	d058      	beq.n	8001b2a <HAL_TIM_ConfigClockSource+0x13a>
 8001a78:	2b40      	cmp	r3, #64	@ 0x40
 8001a7a:	d86f      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a7c:	2b30      	cmp	r3, #48	@ 0x30
 8001a7e:	d064      	beq.n	8001b4a <HAL_TIM_ConfigClockSource+0x15a>
 8001a80:	2b30      	cmp	r3, #48	@ 0x30
 8001a82:	d86b      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d060      	beq.n	8001b4a <HAL_TIM_ConfigClockSource+0x15a>
 8001a88:	2b20      	cmp	r3, #32
 8001a8a:	d867      	bhi.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d05c      	beq.n	8001b4a <HAL_TIM_ConfigClockSource+0x15a>
 8001a90:	2b10      	cmp	r3, #16
 8001a92:	d05a      	beq.n	8001b4a <HAL_TIM_ConfigClockSource+0x15a>
 8001a94:	e062      	b.n	8001b5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001aa6:	f000 f96a 	bl	8001d7e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001ab8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68ba      	ldr	r2, [r7, #8]
 8001ac0:	609a      	str	r2, [r3, #8]
      break;
 8001ac2:	e04f      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001ad4:	f000 f953 	bl	8001d7e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ae6:	609a      	str	r2, [r3, #8]
      break;
 8001ae8:	e03c      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001af6:	461a      	mov	r2, r3
 8001af8:	f000 f8ca 	bl	8001c90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2150      	movs	r1, #80	@ 0x50
 8001b02:	4618      	mov	r0, r3
 8001b04:	f000 f921 	bl	8001d4a <TIM_ITRx_SetConfig>
      break;
 8001b08:	e02c      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b16:	461a      	mov	r2, r3
 8001b18:	f000 f8e8 	bl	8001cec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2160      	movs	r1, #96	@ 0x60
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f911 	bl	8001d4a <TIM_ITRx_SetConfig>
      break;
 8001b28:	e01c      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b36:	461a      	mov	r2, r3
 8001b38:	f000 f8aa 	bl	8001c90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2140      	movs	r1, #64	@ 0x40
 8001b42:	4618      	mov	r0, r3
 8001b44:	f000 f901 	bl	8001d4a <TIM_ITRx_SetConfig>
      break;
 8001b48:	e00c      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4619      	mov	r1, r3
 8001b54:	4610      	mov	r0, r2
 8001b56:	f000 f8f8 	bl	8001d4a <TIM_ITRx_SetConfig>
      break;
 8001b5a:	e003      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8001b60:	e000      	b.n	8001b64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001b62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr

08001ba2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr
	...

08001bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a2b      	ldr	r2, [pc, #172]	@ (8001c88 <TIM_Base_SetConfig+0xc0>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d007      	beq.n	8001bf0 <TIM_Base_SetConfig+0x28>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001be6:	d003      	beq.n	8001bf0 <TIM_Base_SetConfig+0x28>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a28      	ldr	r2, [pc, #160]	@ (8001c8c <TIM_Base_SetConfig+0xc4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d108      	bne.n	8001c02 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	68fa      	ldr	r2, [r7, #12]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a20      	ldr	r2, [pc, #128]	@ (8001c88 <TIM_Base_SetConfig+0xc0>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d007      	beq.n	8001c1a <TIM_Base_SetConfig+0x52>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c10:	d003      	beq.n	8001c1a <TIM_Base_SetConfig+0x52>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a1d      	ldr	r2, [pc, #116]	@ (8001c8c <TIM_Base_SetConfig+0xc4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d108      	bne.n	8001c2c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a0d      	ldr	r2, [pc, #52]	@ (8001c88 <TIM_Base_SetConfig+0xc0>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d103      	bne.n	8001c60 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d005      	beq.n	8001c7e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	f023 0201 	bic.w	r2, r3, #1
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	611a      	str	r2, [r3, #16]
  }
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	40012c00 	.word	0x40012c00
 8001c8c:	40000400 	.word	0x40000400

08001c90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	f023 0201 	bic.w	r2, r3, #1
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	011b      	lsls	r3, r3, #4
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	f023 030a 	bic.w	r3, r3, #10
 8001ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	621a      	str	r2, [r3, #32]
}
 8001ce2:	bf00      	nop
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a1b      	ldr	r3, [r3, #32]
 8001cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	f023 0210 	bic.w	r2, r3, #16
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	031b      	lsls	r3, r3, #12
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001d28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	011b      	lsls	r3, r3, #4
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	621a      	str	r2, [r3, #32]
}
 8001d40:	bf00      	nop
 8001d42:	371c      	adds	r7, #28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr

08001d4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b085      	sub	sp, #20
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
 8001d52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	f043 0307 	orr.w	r3, r3, #7
 8001d6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	609a      	str	r2, [r3, #8]
}
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr

08001d7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b087      	sub	sp, #28
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	60f8      	str	r0, [r7, #12]
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001d98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	021a      	lsls	r2, r3, #8
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	431a      	orrs	r2, r3
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	609a      	str	r2, [r3, #8]
}
 8001db2:	bf00      	nop
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e041      	b.n	8001e58 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d009      	beq.n	8001e2c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e20:	d004      	beq.n	8001e2c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a10      	ldr	r2, [pc, #64]	@ (8001e68 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d10c      	bne.n	8001e46 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	68ba      	ldr	r2, [r7, #8]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40012c00 	.word	0x40012c00
 8001e68:	40000400 	.word	0x40000400

08001e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr

08001e7e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <malloc>:
 8001e90:	4b02      	ldr	r3, [pc, #8]	@ (8001e9c <malloc+0xc>)
 8001e92:	4601      	mov	r1, r0
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	f000 b82d 	b.w	8001ef4 <_malloc_r>
 8001e9a:	bf00      	nop
 8001e9c:	2000000c 	.word	0x2000000c

08001ea0 <free>:
 8001ea0:	4b02      	ldr	r3, [pc, #8]	@ (8001eac <free+0xc>)
 8001ea2:	4601      	mov	r1, r0
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	f000 b8f5 	b.w	8002094 <_free_r>
 8001eaa:	bf00      	nop
 8001eac:	2000000c 	.word	0x2000000c

08001eb0 <sbrk_aligned>:
 8001eb0:	b570      	push	{r4, r5, r6, lr}
 8001eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8001ef0 <sbrk_aligned+0x40>)
 8001eb4:	460c      	mov	r4, r1
 8001eb6:	6831      	ldr	r1, [r6, #0]
 8001eb8:	4605      	mov	r5, r0
 8001eba:	b911      	cbnz	r1, 8001ec2 <sbrk_aligned+0x12>
 8001ebc:	f000 f8ae 	bl	800201c <_sbrk_r>
 8001ec0:	6030      	str	r0, [r6, #0]
 8001ec2:	4621      	mov	r1, r4
 8001ec4:	4628      	mov	r0, r5
 8001ec6:	f000 f8a9 	bl	800201c <_sbrk_r>
 8001eca:	1c43      	adds	r3, r0, #1
 8001ecc:	d103      	bne.n	8001ed6 <sbrk_aligned+0x26>
 8001ece:	f04f 34ff 	mov.w	r4, #4294967295
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	bd70      	pop	{r4, r5, r6, pc}
 8001ed6:	1cc4      	adds	r4, r0, #3
 8001ed8:	f024 0403 	bic.w	r4, r4, #3
 8001edc:	42a0      	cmp	r0, r4
 8001ede:	d0f8      	beq.n	8001ed2 <sbrk_aligned+0x22>
 8001ee0:	1a21      	subs	r1, r4, r0
 8001ee2:	4628      	mov	r0, r5
 8001ee4:	f000 f89a 	bl	800201c <_sbrk_r>
 8001ee8:	3001      	adds	r0, #1
 8001eea:	d1f2      	bne.n	8001ed2 <sbrk_aligned+0x22>
 8001eec:	e7ef      	b.n	8001ece <sbrk_aligned+0x1e>
 8001eee:	bf00      	nop
 8001ef0:	20000124 	.word	0x20000124

08001ef4 <_malloc_r>:
 8001ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ef8:	1ccd      	adds	r5, r1, #3
 8001efa:	f025 0503 	bic.w	r5, r5, #3
 8001efe:	3508      	adds	r5, #8
 8001f00:	2d0c      	cmp	r5, #12
 8001f02:	bf38      	it	cc
 8001f04:	250c      	movcc	r5, #12
 8001f06:	2d00      	cmp	r5, #0
 8001f08:	4606      	mov	r6, r0
 8001f0a:	db01      	blt.n	8001f10 <_malloc_r+0x1c>
 8001f0c:	42a9      	cmp	r1, r5
 8001f0e:	d904      	bls.n	8001f1a <_malloc_r+0x26>
 8001f10:	230c      	movs	r3, #12
 8001f12:	6033      	str	r3, [r6, #0]
 8001f14:	2000      	movs	r0, #0
 8001f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001ff0 <_malloc_r+0xfc>
 8001f1e:	f000 f869 	bl	8001ff4 <__malloc_lock>
 8001f22:	f8d8 3000 	ldr.w	r3, [r8]
 8001f26:	461c      	mov	r4, r3
 8001f28:	bb44      	cbnz	r4, 8001f7c <_malloc_r+0x88>
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	4630      	mov	r0, r6
 8001f2e:	f7ff ffbf 	bl	8001eb0 <sbrk_aligned>
 8001f32:	1c43      	adds	r3, r0, #1
 8001f34:	4604      	mov	r4, r0
 8001f36:	d158      	bne.n	8001fea <_malloc_r+0xf6>
 8001f38:	f8d8 4000 	ldr.w	r4, [r8]
 8001f3c:	4627      	mov	r7, r4
 8001f3e:	2f00      	cmp	r7, #0
 8001f40:	d143      	bne.n	8001fca <_malloc_r+0xd6>
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d04b      	beq.n	8001fde <_malloc_r+0xea>
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	4639      	mov	r1, r7
 8001f4a:	4630      	mov	r0, r6
 8001f4c:	eb04 0903 	add.w	r9, r4, r3
 8001f50:	f000 f864 	bl	800201c <_sbrk_r>
 8001f54:	4581      	cmp	r9, r0
 8001f56:	d142      	bne.n	8001fde <_malloc_r+0xea>
 8001f58:	6821      	ldr	r1, [r4, #0]
 8001f5a:	4630      	mov	r0, r6
 8001f5c:	1a6d      	subs	r5, r5, r1
 8001f5e:	4629      	mov	r1, r5
 8001f60:	f7ff ffa6 	bl	8001eb0 <sbrk_aligned>
 8001f64:	3001      	adds	r0, #1
 8001f66:	d03a      	beq.n	8001fde <_malloc_r+0xea>
 8001f68:	6823      	ldr	r3, [r4, #0]
 8001f6a:	442b      	add	r3, r5
 8001f6c:	6023      	str	r3, [r4, #0]
 8001f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	bb62      	cbnz	r2, 8001fd0 <_malloc_r+0xdc>
 8001f76:	f8c8 7000 	str.w	r7, [r8]
 8001f7a:	e00f      	b.n	8001f9c <_malloc_r+0xa8>
 8001f7c:	6822      	ldr	r2, [r4, #0]
 8001f7e:	1b52      	subs	r2, r2, r5
 8001f80:	d420      	bmi.n	8001fc4 <_malloc_r+0xd0>
 8001f82:	2a0b      	cmp	r2, #11
 8001f84:	d917      	bls.n	8001fb6 <_malloc_r+0xc2>
 8001f86:	1961      	adds	r1, r4, r5
 8001f88:	42a3      	cmp	r3, r4
 8001f8a:	6025      	str	r5, [r4, #0]
 8001f8c:	bf18      	it	ne
 8001f8e:	6059      	strne	r1, [r3, #4]
 8001f90:	6863      	ldr	r3, [r4, #4]
 8001f92:	bf08      	it	eq
 8001f94:	f8c8 1000 	streq.w	r1, [r8]
 8001f98:	5162      	str	r2, [r4, r5]
 8001f9a:	604b      	str	r3, [r1, #4]
 8001f9c:	4630      	mov	r0, r6
 8001f9e:	f000 f82f 	bl	8002000 <__malloc_unlock>
 8001fa2:	f104 000b 	add.w	r0, r4, #11
 8001fa6:	1d23      	adds	r3, r4, #4
 8001fa8:	f020 0007 	bic.w	r0, r0, #7
 8001fac:	1ac2      	subs	r2, r0, r3
 8001fae:	bf1c      	itt	ne
 8001fb0:	1a1b      	subne	r3, r3, r0
 8001fb2:	50a3      	strne	r3, [r4, r2]
 8001fb4:	e7af      	b.n	8001f16 <_malloc_r+0x22>
 8001fb6:	6862      	ldr	r2, [r4, #4]
 8001fb8:	42a3      	cmp	r3, r4
 8001fba:	bf0c      	ite	eq
 8001fbc:	f8c8 2000 	streq.w	r2, [r8]
 8001fc0:	605a      	strne	r2, [r3, #4]
 8001fc2:	e7eb      	b.n	8001f9c <_malloc_r+0xa8>
 8001fc4:	4623      	mov	r3, r4
 8001fc6:	6864      	ldr	r4, [r4, #4]
 8001fc8:	e7ae      	b.n	8001f28 <_malloc_r+0x34>
 8001fca:	463c      	mov	r4, r7
 8001fcc:	687f      	ldr	r7, [r7, #4]
 8001fce:	e7b6      	b.n	8001f3e <_malloc_r+0x4a>
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	42a3      	cmp	r3, r4
 8001fd6:	d1fb      	bne.n	8001fd0 <_malloc_r+0xdc>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	6053      	str	r3, [r2, #4]
 8001fdc:	e7de      	b.n	8001f9c <_malloc_r+0xa8>
 8001fde:	230c      	movs	r3, #12
 8001fe0:	4630      	mov	r0, r6
 8001fe2:	6033      	str	r3, [r6, #0]
 8001fe4:	f000 f80c 	bl	8002000 <__malloc_unlock>
 8001fe8:	e794      	b.n	8001f14 <_malloc_r+0x20>
 8001fea:	6005      	str	r5, [r0, #0]
 8001fec:	e7d6      	b.n	8001f9c <_malloc_r+0xa8>
 8001fee:	bf00      	nop
 8001ff0:	20000128 	.word	0x20000128

08001ff4 <__malloc_lock>:
 8001ff4:	4801      	ldr	r0, [pc, #4]	@ (8001ffc <__malloc_lock+0x8>)
 8001ff6:	f000 b84b 	b.w	8002090 <__retarget_lock_acquire_recursive>
 8001ffa:	bf00      	nop
 8001ffc:	20000268 	.word	0x20000268

08002000 <__malloc_unlock>:
 8002000:	4801      	ldr	r0, [pc, #4]	@ (8002008 <__malloc_unlock+0x8>)
 8002002:	f000 b846 	b.w	8002092 <__retarget_lock_release_recursive>
 8002006:	bf00      	nop
 8002008:	20000268 	.word	0x20000268

0800200c <memset>:
 800200c:	4603      	mov	r3, r0
 800200e:	4402      	add	r2, r0
 8002010:	4293      	cmp	r3, r2
 8002012:	d100      	bne.n	8002016 <memset+0xa>
 8002014:	4770      	bx	lr
 8002016:	f803 1b01 	strb.w	r1, [r3], #1
 800201a:	e7f9      	b.n	8002010 <memset+0x4>

0800201c <_sbrk_r>:
 800201c:	b538      	push	{r3, r4, r5, lr}
 800201e:	2300      	movs	r3, #0
 8002020:	4d05      	ldr	r5, [pc, #20]	@ (8002038 <_sbrk_r+0x1c>)
 8002022:	4604      	mov	r4, r0
 8002024:	4608      	mov	r0, r1
 8002026:	602b      	str	r3, [r5, #0]
 8002028:	f7fe fb88 	bl	800073c <_sbrk>
 800202c:	1c43      	adds	r3, r0, #1
 800202e:	d102      	bne.n	8002036 <_sbrk_r+0x1a>
 8002030:	682b      	ldr	r3, [r5, #0]
 8002032:	b103      	cbz	r3, 8002036 <_sbrk_r+0x1a>
 8002034:	6023      	str	r3, [r4, #0]
 8002036:	bd38      	pop	{r3, r4, r5, pc}
 8002038:	20000264 	.word	0x20000264

0800203c <__errno>:
 800203c:	4b01      	ldr	r3, [pc, #4]	@ (8002044 <__errno+0x8>)
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	2000000c 	.word	0x2000000c

08002048 <__libc_init_array>:
 8002048:	b570      	push	{r4, r5, r6, lr}
 800204a:	2600      	movs	r6, #0
 800204c:	4d0c      	ldr	r5, [pc, #48]	@ (8002080 <__libc_init_array+0x38>)
 800204e:	4c0d      	ldr	r4, [pc, #52]	@ (8002084 <__libc_init_array+0x3c>)
 8002050:	1b64      	subs	r4, r4, r5
 8002052:	10a4      	asrs	r4, r4, #2
 8002054:	42a6      	cmp	r6, r4
 8002056:	d109      	bne.n	800206c <__libc_init_array+0x24>
 8002058:	f000 f864 	bl	8002124 <_init>
 800205c:	2600      	movs	r6, #0
 800205e:	4d0a      	ldr	r5, [pc, #40]	@ (8002088 <__libc_init_array+0x40>)
 8002060:	4c0a      	ldr	r4, [pc, #40]	@ (800208c <__libc_init_array+0x44>)
 8002062:	1b64      	subs	r4, r4, r5
 8002064:	10a4      	asrs	r4, r4, #2
 8002066:	42a6      	cmp	r6, r4
 8002068:	d105      	bne.n	8002076 <__libc_init_array+0x2e>
 800206a:	bd70      	pop	{r4, r5, r6, pc}
 800206c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002070:	4798      	blx	r3
 8002072:	3601      	adds	r6, #1
 8002074:	e7ee      	b.n	8002054 <__libc_init_array+0xc>
 8002076:	f855 3b04 	ldr.w	r3, [r5], #4
 800207a:	4798      	blx	r3
 800207c:	3601      	adds	r6, #1
 800207e:	e7f2      	b.n	8002066 <__libc_init_array+0x1e>
 8002080:	08002160 	.word	0x08002160
 8002084:	08002160 	.word	0x08002160
 8002088:	08002160 	.word	0x08002160
 800208c:	08002164 	.word	0x08002164

08002090 <__retarget_lock_acquire_recursive>:
 8002090:	4770      	bx	lr

08002092 <__retarget_lock_release_recursive>:
 8002092:	4770      	bx	lr

08002094 <_free_r>:
 8002094:	b538      	push	{r3, r4, r5, lr}
 8002096:	4605      	mov	r5, r0
 8002098:	2900      	cmp	r1, #0
 800209a:	d040      	beq.n	800211e <_free_r+0x8a>
 800209c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80020a0:	1f0c      	subs	r4, r1, #4
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	bfb8      	it	lt
 80020a6:	18e4      	addlt	r4, r4, r3
 80020a8:	f7ff ffa4 	bl	8001ff4 <__malloc_lock>
 80020ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002120 <_free_r+0x8c>)
 80020ae:	6813      	ldr	r3, [r2, #0]
 80020b0:	b933      	cbnz	r3, 80020c0 <_free_r+0x2c>
 80020b2:	6063      	str	r3, [r4, #4]
 80020b4:	6014      	str	r4, [r2, #0]
 80020b6:	4628      	mov	r0, r5
 80020b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020bc:	f7ff bfa0 	b.w	8002000 <__malloc_unlock>
 80020c0:	42a3      	cmp	r3, r4
 80020c2:	d908      	bls.n	80020d6 <_free_r+0x42>
 80020c4:	6820      	ldr	r0, [r4, #0]
 80020c6:	1821      	adds	r1, r4, r0
 80020c8:	428b      	cmp	r3, r1
 80020ca:	bf01      	itttt	eq
 80020cc:	6819      	ldreq	r1, [r3, #0]
 80020ce:	685b      	ldreq	r3, [r3, #4]
 80020d0:	1809      	addeq	r1, r1, r0
 80020d2:	6021      	streq	r1, [r4, #0]
 80020d4:	e7ed      	b.n	80020b2 <_free_r+0x1e>
 80020d6:	461a      	mov	r2, r3
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	b10b      	cbz	r3, 80020e0 <_free_r+0x4c>
 80020dc:	42a3      	cmp	r3, r4
 80020de:	d9fa      	bls.n	80020d6 <_free_r+0x42>
 80020e0:	6811      	ldr	r1, [r2, #0]
 80020e2:	1850      	adds	r0, r2, r1
 80020e4:	42a0      	cmp	r0, r4
 80020e6:	d10b      	bne.n	8002100 <_free_r+0x6c>
 80020e8:	6820      	ldr	r0, [r4, #0]
 80020ea:	4401      	add	r1, r0
 80020ec:	1850      	adds	r0, r2, r1
 80020ee:	4283      	cmp	r3, r0
 80020f0:	6011      	str	r1, [r2, #0]
 80020f2:	d1e0      	bne.n	80020b6 <_free_r+0x22>
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4408      	add	r0, r1
 80020fa:	6010      	str	r0, [r2, #0]
 80020fc:	6053      	str	r3, [r2, #4]
 80020fe:	e7da      	b.n	80020b6 <_free_r+0x22>
 8002100:	d902      	bls.n	8002108 <_free_r+0x74>
 8002102:	230c      	movs	r3, #12
 8002104:	602b      	str	r3, [r5, #0]
 8002106:	e7d6      	b.n	80020b6 <_free_r+0x22>
 8002108:	6820      	ldr	r0, [r4, #0]
 800210a:	1821      	adds	r1, r4, r0
 800210c:	428b      	cmp	r3, r1
 800210e:	bf01      	itttt	eq
 8002110:	6819      	ldreq	r1, [r3, #0]
 8002112:	685b      	ldreq	r3, [r3, #4]
 8002114:	1809      	addeq	r1, r1, r0
 8002116:	6021      	streq	r1, [r4, #0]
 8002118:	6063      	str	r3, [r4, #4]
 800211a:	6054      	str	r4, [r2, #4]
 800211c:	e7cb      	b.n	80020b6 <_free_r+0x22>
 800211e:	bd38      	pop	{r3, r4, r5, pc}
 8002120:	20000128 	.word	0x20000128

08002124 <_init>:
 8002124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002126:	bf00      	nop
 8002128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800212a:	bc08      	pop	{r3}
 800212c:	469e      	mov	lr, r3
 800212e:	4770      	bx	lr

08002130 <_fini>:
 8002130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002132:	bf00      	nop
 8002134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002136:	bc08      	pop	{r3}
 8002138:	469e      	mov	lr, r3
 800213a:	4770      	bx	lr
