{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610281784156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610281784156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:29:44 2021 " "Processing started: Sun Jan 10 20:29:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610281784156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610281784156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610281784156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1610281784414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/fpga_syn_def.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga_training/project/fpga_syn/verilog/fpga_syn_def.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/fifo_controller/fifo_data_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/fifo_controller/fifo_data_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data_check " "Found entity 1: fifo_data_check" {  } { { "../../../User/Verilog/fifo_controller/fifo_data_check.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/fifo_controller/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/fifo_controller/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../../../User/Verilog/fifo_controller/fifo_wr.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/fifo_controller/fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/fifo_controller/fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_top " "Found entity 1: fifo_top" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/fifo_controller/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/fifo_controller/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../../../User/Verilog/fifo_controller/fifo_rd.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/library/rtl_logic/edge_detect.v 3 3 " "Found 3 design units, including 3 entities, in source file /project/fpga_training/library/rtl_logic/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detect " "Found entity 1: posedge_detect" {  } { { "../../../Library/rtl_logic/edge_detect.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784463 ""} { "Info" "ISGN_ENTITY_NAME" "2 negedge_detect " "Found entity 2: negedge_detect" {  } { { "../../../Library/rtl_logic/edge_detect.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/edge_detect.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784463 ""} { "Info" "ISGN_ENTITY_NAME" "3 edge_detect " "Found entity 3: edge_detect" {  } { { "../../../Library/rtl_logic/edge_detect.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/edge_detect.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/library/rtl_logic/sync_ff.v 3 3 " "Found 3 design units, including 3 entities, in source file /project/fpga_training/library/rtl_logic/sync_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ff " "Found entity 1: sync_ff" {  } { { "../../../Library/rtl_logic/sync_ff.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/sync_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784465 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_ff_2d " "Found entity 2: sync_ff_2d" {  } { { "../../../Library/rtl_logic/sync_ff.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/sync_ff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784465 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_ff_3d " "Found entity 3: sync_ff_3d" {  } { { "../../../Library/rtl_logic/sync_ff.v" "" { Text "D:/project/fpga_training/Library/rtl_logic/sync_ff.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/ram_controller/ram_data_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/ram_controller/ram_data_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_data_check " "Found entity 1: ram_data_check" {  } { { "../../../User/Verilog/ram_controller/ram_data_check.v" "" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/ram_controller/ram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/ram_controller/ram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_top " "Found entity 1: ram_top" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_NUM key_num key_top.v(4) " "Verilog HDL Declaration information at key_top.v(4): object \"KEY_NUM\" differs only in case from object \"key_num\" in the same scope" {  } { { "../../../User/Verilog/key/key_top.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key_top.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1610281784471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/key/key_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/key/key_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_top " "Found entity 1: key_top" {  } { { "../../../User/Verilog/key/key_top.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/key/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/key/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/ram_controller/ram_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/ram_controller/ram_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wr " "Found entity 1: ram_wr" {  } { { "../../../User/Verilog/ram_controller/ram_wr.v" "" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/ram_controller/ram_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/ram_controller/ram_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_rd " "Found entity 1: ram_rd" {  } { { "../../../User/Verilog/ram_controller/ram_rd.v" "" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_top " "Found entity 1: led_top" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/user/verilog/clock_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/user/verilog/clock_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_tree " "Found entity 1: clock_tree" {  } { { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/ipcores/ram0_2port/ram0_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/project/fpga_syn/verilog/ipcores/ram0_2port/ram0_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram0_2port " "Found entity 1: ram0_2port" {  } { { "../Verilog/ipcores/ram0_2port/ram0_2port.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/ipcores/pll0/pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/project/fpga_syn/verilog/ipcores/pll0/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "../Verilog/ipcores/pll0/pll0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/ipcores/pll1/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/project/fpga_syn/verilog/ipcores/pll1/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/ipcores/fifo0/fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/project/fpga_syn/verilog/ipcores/fifo0/fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "../Verilog/ipcores/fifo0/fifo0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_training/project/fpga_syn/verilog/stp/fpga_training_stp/fpga_training_stp.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_training/project/fpga_syn/verilog/stp/fpga_training_stp/fpga_training_stp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_training_stp " "Found entity 1: fpga_training_stp" {  } { { "../Verilog/stp/fpga_training_stp/fpga_training_stp.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281784492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281784492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610281785292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_tree clock_tree:u_clock_tree " "Elaborating entity \"clock_tree\" for hierarchy \"clock_tree:u_clock_tree\"" {  } { { "../../../User/Verilog/top.v" "u_clock_tree" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 clock_tree:u_clock_tree\|pll0:pll0_inst " "Elaborating entity \"pll0\" for hierarchy \"clock_tree:u_clock_tree\|pll0:pll0_inst\"" {  } { { "../../../User/Verilog/clock_tree.v" "pll0_inst" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "../Verilog/ipcores/pll0/pll0.v" "altpll_component" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "../Verilog/ipcores/pll0/pll0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 10000 " "Parameter \"clk0_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785322 ""}  } { { "../Verilog/ipcores/pll0/pll0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610281785322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281785370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281785370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"clock_tree:u_clock_tree\|pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 clock_tree:u_clock_tree\|pll1:pll1_inst " "Elaborating entity \"pll1\" for hierarchy \"clock_tree:u_clock_tree\|pll1:pll1_inst\"" {  } { { "../../../User/Verilog/clock_tree.v" "pll1_inst" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\"" {  } { { "../Verilog/ipcores/pll1/pll1.v" "altpll_component" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\"" {  } { { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281785385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785386 ""}  } { { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610281785386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281785434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281785434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_top ram_top:u_ram_top " "Elaborating entity \"ram_top\" for hierarchy \"ram_top:u_ram_top\"" {  } { { "../../../User/Verilog/top.v" "u_ram_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rd ram_top:u_ram_top\|ram_rd:u_ram_rd " "Elaborating entity \"ram_rd\" for hierarchy \"ram_top:u_ram_top\|ram_rd:u_ram_rd\"" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "u_ram_rd" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wr ram_top:u_ram_top\|ram_wr:u_ram_wr " "Elaborating entity \"ram_wr\" for hierarchy \"ram_top:u_ram_top\|ram_wr:u_ram_wr\"" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "u_ram_wr" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram0_2port ram_top:u_ram_top\|ram0_2port:ram0_2port_inst " "Elaborating entity \"ram0_2port\" for hierarchy \"ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\"" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "ram0_2port_inst" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component\"" {  } { { "../Verilog/ipcores/ram0_2port/ram0_2port.v" "altsyncram_component" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component\"" {  } { { "../Verilog/ipcores/ram0_2port/ram0_2port.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785464 ""}  } { { "../Verilog/ipcores/ram0_2port/ram0_2port.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610281785464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vm1 " "Found entity 1: altsyncram_9vm1" {  } { { "db/altsyncram_9vm1.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/altsyncram_9vm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281785510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281785510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vm1 ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component\|altsyncram_9vm1:auto_generated " "Elaborating entity \"altsyncram_9vm1\" for hierarchy \"ram_top:u_ram_top\|ram0_2port:ram0_2port_inst\|altsyncram:altsyncram_component\|altsyncram_9vm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data_check ram_top:u_ram_top\|ram_data_check:u_ram_data_check " "Elaborating entity \"ram_data_check\" for hierarchy \"ram_top:u_ram_top\|ram_data_check:u_ram_data_check\"" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "u_ram_data_check" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff ram_top:u_ram_top\|ram_data_check:u_ram_data_check\|sync_ff:u_sync_ff " "Elaborating entity \"sync_ff\" for hierarchy \"ram_top:u_ram_top\|ram_data_check:u_ram_data_check\|sync_ff:u_sync_ff\"" {  } { { "../../../User/Verilog/ram_controller/ram_data_check.v" "u_sync_ff" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_training_stp ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram " "Elaborating entity \"fpga_training_stp\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\"" {  } { { "../../../User/Verilog/ram_controller/ram_top.v" "fpga_training_stp_ram" { Text "D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component " "Elaborating entity \"sld_signaltap\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\"" {  } { { "../Verilog/stp/fpga_training_stp/fpga_training_stp.v" "sld_signaltap_component" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component " "Elaborated megafunction instantiation \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\"" {  } { { "../Verilog/stp/fpga_training_stp/fpga_training_stp.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component " "Instantiated megafunction \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_advanced_trigger_entity basic,1, " "Parameter \"sld_advanced_trigger_entity\" = \"basic,1,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bits 64 " "Parameter \"sld_data_bits\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bit_cntr_bits 7 " "Parameter \"sld_data_bit_cntr_bits\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_enable_advanced_trigger 0 " "Parameter \"sld_enable_advanced_trigger\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mem_address_bits 10 " "Parameter \"sld_mem_address_bits\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_bits 32 " "Parameter \"sld_node_crc_bits\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_hiword 14697 " "Parameter \"sld_node_crc_hiword\" = \"14697\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_loword 5412 " "Parameter \"sld_node_crc_loword\" = \"5412\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_info 1076736 " "Parameter \"sld_node_info\" = \"1076736\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ram_block_type AUTO " "Parameter \"sld_ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sample_depth 1024 " "Parameter \"sld_sample_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_storage_qualifier_gap_record 0 " "Parameter \"sld_storage_qualifier_gap_record\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_storage_qualifier_mode OFF " "Parameter \"sld_storage_qualifier_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_bits 64 " "Parameter \"sld_trigger_bits\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_in_enabled 0 " "Parameter \"sld_trigger_in_enabled\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level 1 " "Parameter \"sld_trigger_level\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level_pipeline 1 " "Parameter \"sld_trigger_level_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785764 ""}  } { { "../Verilog/stp/fpga_training_stp/fpga_training_stp.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610281785764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap_impl ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body " "Elaborating entity \"sld_signaltap_impl\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\"" {  } { { "sld_signaltap.vhd" "sld_signaltap_body" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap_implb ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body " "Elaborating entity \"sld_signaltap_implb\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\"" {  } { { "sld_signaltap_impl.vhd" "sld_signaltap_body" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_control ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control " "Elaborating entity \"sld_ela_control\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\"" {  } { { "sld_signaltap_impl.vhd" "ela_control" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "sld_ela_control.vhd" "trigger_config_deserialize" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_basic_multi_level_trigger ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm " "Elaborating entity \"sld_ela_basic_multi_level_trigger\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\"" {  } { { "sld_ela_control.vhd" "\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize\"" {  } { { "sld_ela_control.vhd" "trigger_condition_deserialize" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mbpmg ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match " "Elaborating entity \"sld_mbpmg\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\"" {  } { { "sld_ela_control.vhd" "\\trigger_modules_gen:0:trigger_match" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281785994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_sbpmg ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 " "Elaborating entity \"sld_sbpmg\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1\"" {  } { { "sld_mbpmg.vhd" "\\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_trigger_flow_mgr ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity " "Elaborating entity \"sld_ela_trigger_flow_mgr\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\"" {  } { { "sld_ela_control.vhd" "\\builtin:ela_trigger_flow_mgr_entity" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "sld_ela_trigger_flow_mgr.vhd" "trigger_config_deserialize" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_buffer_manager ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst " "Elaborating entity \"sld_buffer_manager\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\"" {  } { { "sld_signaltap_impl.vhd" "sld_buffer_manager_inst" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize\"" {  } { { "sld_signaltap_impl.vhd" "segment_offset_config_deserialize" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\"" {  } { { "sld_signaltap_impl.vhd" "\\stp_non_zero_ram_gen:stp_buffer_ram" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/altsyncram_8124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8124 ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8124:auto_generated " "Elaborating entity \"altsyncram_8124\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8124:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem " "Elaborating entity \"altdpram\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\"" {  } { { "sld_signaltap_impl.vhd" "\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_psc ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\|mux_psc:auto_generated " "Elaborating entity \"mux_psc\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\|mux_psc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dvf ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_dvf:auto_generated " "Elaborating entity \"decode_dvf\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_dvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_offload_buffer_mgr ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst " "Elaborating entity \"sld_offload_buffer_mgr\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\"" {  } { { "sld_signaltap_impl.vhd" "\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\"" {  } { { "sld_buffer_manager.vhd" "\\adv_point_3_and_more:advance_pointer_counter" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_kgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgi ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\|cntr_kgi:auto_generated " "Elaborating entity \"cntr_kgi\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\|cntr_kgi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\"" {  } { { "sld_buffer_manager.vhd" "read_pointer_counter" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_89j ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\|cntr_89j:auto_generated " "Elaborating entity \"cntr_89j\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\|cntr_89j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:ram_data_shift_out " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:ram_data_shift_out\"" {  } { { "sld_buffer_manager.vhd" "ram_data_shift_out" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:info_data_shift_out " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:info_data_shift_out\"" {  } { { "sld_buffer_manager.vhd" "info_data_shift_out" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\"" {  } { { "sld_buffer_manager.vhd" "status_advance_pointer_counter" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cgi ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_cgi:auto_generated " "Elaborating entity \"cntr_cgi\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_cgi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rgc ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_cgi:auto_generated\|cmpr_rgc:cmpr1 " "Elaborating entity \"cmpr_rgc\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_cgi:auto_generated\|cmpr_rgc:cmpr1\"" {  } { { "db/cntr_cgi.tdf" "cmpr1" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_cgi.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\"" {  } { { "sld_buffer_manager.vhd" "status_read_pointer_counter" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281786960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281786960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_23j ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_23j:auto_generated " "Elaborating entity \"cntr_23j\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_23j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281786961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ngc ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_23j:auto_generated\|cmpr_ngc:cmpr1 " "Elaborating entity \"cmpr_ngc\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_23j:auto_generated\|cmpr_ngc:cmpr1\"" {  } { { "db/cntr_23j.tdf" "cmpr1" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cntr_23j.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:status_data_shift_out " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:status_data_shift_out\"" {  } { { "sld_buffer_manager.vhd" "status_data_shift_out" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_rom_sr:crc_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\"" {  } { { "sld_signaltap_impl.vhd" "crc_rom_sr" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|LPM_SHIFTREG:status_register " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|LPM_SHIFTREG:status_register\"" {  } { { "sld_signaltap_impl.vhd" "status_register" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_crc_16 ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc " "Elaborating entity \"serial_crc_16\" for hierarchy \"ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\"" {  } { { "sld_signaltap_impl.vhd" "\\tdo_crc_gen:tdo_crc_calc" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_top fifo_top:u_fifo_top " "Elaborating entity \"fifo_top\" for hierarchy \"fifo_top:u_fifo_top\"" {  } { { "../../../User/Verilog/top.v" "u_fifo_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_top:u_fifo_top\|fifo_rd:u_fifo_rd " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_top:u_fifo_top\|fifo_rd:u_fifo_rd\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "u_fifo_rd" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_top:u_fifo_top\|fifo_wr:u_fifo_wr " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_top:u_fifo_top\|fifo_wr:u_fifo_wr\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "u_fifo_wr" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo_top:u_fifo_top\|fifo0:fifo0_inst " "Elaborating entity \"fifo0\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo0_inst" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\"" {  } { { "../Verilog/ipcores/fifo0/fifo0.v" "dcfifo_component" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\"" {  } { { "../Verilog/ipcores/fifo0/fifo0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787089 ""}  } { { "../Verilog/ipcores/fifo0/fifo0.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610281787089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4ii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4ii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4ii1 " "Found entity 1: dcfifo_4ii1" {  } { { "db/dcfifo_4ii1.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4ii1 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated " "Elaborating entity \"dcfifo_4ii1\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4ii1.tdf" "rdptr_g_gray2bin" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/a_graycounter_on6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_4ii1.tdf" "rdptr_g1p" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k5c " "Found entity 1: a_graycounter_k5c" {  } { { "db/a_graycounter_k5c.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/a_graycounter_k5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k5c fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_graycounter_k5c:wrptr_g1p " "Elaborating entity \"a_graycounter_k5c\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|a_graycounter_k5c:wrptr_g1p\"" {  } { { "db/dcfifo_4ii1.tdf" "wrptr_g1p" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4t01 " "Found entity 1: altsyncram_4t01" {  } { { "db/altsyncram_4t01.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/altsyncram_4t01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4t01 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|altsyncram_4t01:fifo_ram " "Elaborating entity \"altsyncram_4t01\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|altsyncram_4t01:fifo_ram\"" {  } { { "db/dcfifo_4ii1.tdf" "fifo_ram" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|dffpipe_uu8:rs_brp " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|dffpipe_uu8:rs_brp\"" {  } { { "db/dcfifo_4ii1.tdf" "rs_brp" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_06d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_06d " "Found entity 1: alt_synch_pipe_06d" {  } { { "db/alt_synch_pipe_06d.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/alt_synch_pipe_06d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_06d fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_06d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_06d\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\"" {  } { { "db/dcfifo_4ii1.tdf" "rs_dgwp" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\|dffpipe_vu8:dffpipe13 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\|dffpipe_vu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_06d.tdf" "dffpipe13" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/alt_synch_pipe_06d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_16d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_16d " "Found entity 1: alt_synch_pipe_16d" {  } { { "db/alt_synch_pipe_16d.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/alt_synch_pipe_16d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_16d fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_16d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_16d\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\"" {  } { { "db/dcfifo_4ii1.tdf" "ws_dgrp" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\|dffpipe_0v8:dffpipe16 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\|dffpipe_0v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_16d.tdf" "dffpipe16" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/alt_synch_pipe_16d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610281787364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610281787364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"fifo_top:u_fifo_top\|fifo0:fifo0_inst\|dcfifo:dcfifo_component\|dcfifo_4ii1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_4ii1.tdf" "rdempty_eq_comp" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/dcfifo_4ii1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data_check fifo_top:u_fifo_top\|fifo_data_check:u_fifo_data_check " "Elaborating entity \"fifo_data_check\" for hierarchy \"fifo_top:u_fifo_top\|fifo_data_check:u_fifo_data_check\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "u_fifo_data_check" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_top key_top:u_key_top " "Elaborating entity \"key_top\" for hierarchy \"key_top:u_key_top\"" {  } { { "../../../User/Verilog/top.v" "u_key_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key_top:u_key_top\|key:key_lable\[0\].u_key " "Elaborating entity \"key\" for hierarchy \"key_top:u_key_top\|key:key_lable\[0\].u_key\"" {  } { { "../../../User/Verilog/key/key_top.v" "key_lable\[0\].u_key" { Text "D:/project/fpga_training/User/Verilog/key/key_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detect key_top:u_key_top\|key:key_lable\[0\].u_key\|negedge_detect:u_negedge_detect " "Elaborating entity \"negedge_detect\" for hierarchy \"key_top:u_key_top\|key:key_lable\[0\].u_key\|negedge_detect:u_negedge_detect\"" {  } { { "../../../User/Verilog/key/key.v" "u_negedge_detect" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_top led_top:u_led_top " "Elaborating entity \"led_top\" for hierarchy \"led_top:u_led_top\"" {  } { { "../../../User/Verilog/top.v" "u_led_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610281787585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led_top.v(83) " "Verilog HDL assignment warning at led_top.v(83): truncated value with size 32 to match size of target (2)" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610281787585 "|top|led_top:u_led_top"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "next_st " "Can't recognize finite state machine \"next_st\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1610281787585 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1610281788058 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1610281788058 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "6 " "6 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "key_top:u_key_top " "Partition \"key_top:u_key_top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "clock_tree:u_clock_tree " "Partition \"clock_tree:u_clock_tree\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_top:u_ram_top " "Partition \"ram_top:u_ram_top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "led_top:u_led_top " "Partition \"led_top:u_led_top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "fifo_top:u_fifo_top " "Partition \"fifo_top:u_fifo_top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1610281788058 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1610281788058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1610281788675 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1610281788729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281788866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610281788996 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610281788996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610281788996 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "5 " "Implemented 5 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 -1 1610281788996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610281788996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/output_files/top.map.smsg " "Generated suppressed messages file D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1610281789064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610281789299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:29:49 2021 " "Processing ended: Sun Jan 10 20:29:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610281789299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610281789299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610281789299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610281789299 ""}
