13:58:14 INFO  : Registering command handlers for SDK TCF services
13:58:15 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\temp_xsdb_launch_script.tcl
13:58:17 INFO  : XSCT server has started successfully.
13:58:20 INFO  : Successfully done setting XSCT server connection channel  
13:58:20 INFO  : Successfully done setting SDK workspace  
13:58:20 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
14:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:11:57 INFO  : 'jtag frequency' command is executed.
14:11:57 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:57 INFO  : Context for 'APU' is selected.
14:11:57 INFO  : System reset is completed.
14:12:00 INFO  : 'after 3000' command is executed.
14:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:12:03 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:03 INFO  : Context for 'APU' is selected.
14:12:03 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:03 INFO  : Context for 'APU' is selected.
14:12:03 INFO  : 'ps7_init' command is executed.
14:12:03 INFO  : 'ps7_post_config' command is executed.
14:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:03 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:03 INFO  : Memory regions updated for context APU
14:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:03 INFO  : 'con' command is executed.
14:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:12:03 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
14:24:43 INFO  : Disconnected from the channel tcfchan#1.
15:43:41 INFO  : Registering command handlers for SDK TCF services
15:43:41 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\temp_xsdb_launch_script.tcl
15:43:43 INFO  : XSCT server has started successfully.
15:43:46 INFO  : Successfully done setting XSCT server connection channel  
15:43:46 INFO  : Successfully done setting SDK workspace  
15:43:46 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
15:43:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:43:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1730702574087,  Project:1730696218165
15:43:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
15:43:50 INFO  : Copied contents of E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:43:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:43:55 INFO  : 
15:43:56 INFO  : Updating hardware inferred compiler options for ZynqLab03.
15:43:56 INFO  : Clearing existing target manager status.
15:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:45:53 INFO  : 'jtag frequency' command is executed.
15:45:53 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:53 INFO  : Context for 'APU' is selected.
15:45:53 INFO  : System reset is completed.
15:45:56 INFO  : 'after 3000' command is executed.
15:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:45:58 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:58 INFO  : Context for 'APU' is selected.
15:45:58 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:58 INFO  : Context for 'APU' is selected.
15:45:59 INFO  : 'ps7_init' command is executed.
15:45:59 INFO  : 'ps7_post_config' command is executed.
15:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:59 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:59 INFO  : Memory regions updated for context APU
15:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:59 INFO  : 'con' command is executed.
15:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:45:59 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
15:48:13 INFO  : Disconnected from the channel tcfchan#1.
15:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:48:15 INFO  : 'jtag frequency' command is executed.
15:48:15 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:15 INFO  : Context for 'APU' is selected.
15:48:15 INFO  : System reset is completed.
15:48:18 INFO  : 'after 3000' command is executed.
15:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:48:20 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:20 INFO  : Context for 'APU' is selected.
15:48:22 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:22 INFO  : Context for 'APU' is selected.
15:48:23 INFO  : 'ps7_init' command is executed.
15:48:23 INFO  : 'ps7_post_config' command is executed.
15:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:23 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:23 INFO  : Memory regions updated for context APU
15:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:23 INFO  : 'con' command is executed.
15:48:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:48:23 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
15:48:44 INFO  : Disconnected from the channel tcfchan#2.
15:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:48:45 INFO  : 'jtag frequency' command is executed.
15:48:45 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:45 INFO  : Context for 'APU' is selected.
15:48:45 INFO  : System reset is completed.
15:48:48 INFO  : 'after 3000' command is executed.
15:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:48:51 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:51 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:51 INFO  : Context for 'APU' is selected.
15:48:52 INFO  : 'ps7_init' command is executed.
15:48:52 INFO  : 'ps7_post_config' command is executed.
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:52 INFO  : Memory regions updated for context APU
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : 'con' command is executed.
15:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:48:52 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
15:50:32 INFO  : Disconnected from the channel tcfchan#3.
16:35:24 INFO  : Registering command handlers for SDK TCF services
16:35:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\temp_xsdb_launch_script.tcl
16:35:26 INFO  : XSCT server has started successfully.
16:35:26 INFO  : Successfully done setting XSCT server connection channel  
16:35:26 INFO  : Successfully done setting SDK workspace  
16:35:26 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
16:35:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:35:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1730705702240,  Project:1730702574087
16:35:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
16:35:29 INFO  : Copied contents of E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:35:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:35:34 INFO  : 
16:35:34 INFO  : Updating hardware inferred compiler options for ZynqLab03.
16:35:34 INFO  : Clearing existing target manager status.
16:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:39:43 INFO  : 'jtag frequency' command is executed.
16:39:43 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:43 INFO  : Context for 'APU' is selected.
16:39:43 INFO  : System reset is completed.
16:39:46 INFO  : 'after 3000' command is executed.
16:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:39:48 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:48 INFO  : Context for 'APU' is selected.
16:39:48 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:48 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : 'ps7_init' command is executed.
16:39:49 INFO  : 'ps7_post_config' command is executed.
16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:49 INFO  : Memory regions updated for context APU
16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : 'con' command is executed.
16:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:39:49 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
16:41:11 INFO  : Disconnected from the channel tcfchan#1.
16:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:41:12 INFO  : 'jtag frequency' command is executed.
16:41:12 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:12 INFO  : Context for 'APU' is selected.
16:41:12 INFO  : System reset is completed.
16:41:15 INFO  : 'after 3000' command is executed.
16:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:41:18 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:18 INFO  : Context for 'APU' is selected.
16:41:20 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:20 INFO  : Context for 'APU' is selected.
16:41:20 INFO  : 'ps7_init' command is executed.
16:41:20 INFO  : 'ps7_post_config' command is executed.
16:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:20 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:20 INFO  : Memory regions updated for context APU
16:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:20 INFO  : 'con' command is executed.
16:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:41:20 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
16:51:44 INFO  : Disconnected from the channel tcfchan#2.
17:19:58 INFO  : Registering command handlers for SDK TCF services
17:19:58 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\temp_xsdb_launch_script.tcl
17:20:00 INFO  : XSCT server has started successfully.
17:20:01 INFO  : Successfully done setting XSCT server connection channel  
17:20:01 INFO  : Successfully done setting SDK workspace  
17:20:01 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
17:20:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:20:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1730708369232,  Project:1730705702240
17:20:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
17:20:04 INFO  : Copied contents of E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:20:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:20:09 INFO  : 
17:20:09 INFO  : Updating hardware inferred compiler options for ZynqLab03.
17:20:09 INFO  : Clearing existing target manager status.
17:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:22:15 INFO  : 'jtag frequency' command is executed.
17:22:15 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:15 INFO  : Context for 'APU' is selected.
17:22:16 INFO  : System reset is completed.
17:22:19 INFO  : 'after 3000' command is executed.
17:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:22:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:21 INFO  : Context for 'APU' is selected.
17:22:21 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:21 INFO  : Context for 'APU' is selected.
17:22:21 INFO  : 'ps7_init' command is executed.
17:22:21 INFO  : 'ps7_post_config' command is executed.
17:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:22 INFO  : The application 'E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:22 INFO  : Memory regions updated for context APU
17:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:22 INFO  : 'con' command is executed.
17:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:22:22 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
17:24:45 INFO  : Disconnected from the channel tcfchan#1.
