// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/05/2025 14:25:02"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath_debug (
	clk,
	reset,
	pc,
	pc_next,
	pc_new,
	aluResult,
	rd1,
	rd2);
input 	clk;
input 	reset;
output 	[31:0] pc;
output 	[31:0] pc_next;
output 	[31:0] pc_new;
output 	[31:0] aluResult;
output 	[31:0] rd1;
output 	[31:0] rd2;

// Design Ports Information
// reset	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pc[0]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[3]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[7]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[8]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[9]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[10]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[12]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[13]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[14]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[15]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[16]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[17]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[18]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[19]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[20]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[21]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[22]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[23]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[24]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[25]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[26]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[27]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[28]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[29]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[30]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[31]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[1]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[2]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[4]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[7]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[8]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[9]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[11]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[12]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[13]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[14]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[15]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[16]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[17]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[18]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[19]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[20]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[21]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[22]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[23]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[24]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[25]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[26]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[27]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[28]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[29]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[30]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_next[31]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[0]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[1]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[2]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[3]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[5]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[6]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[7]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[10]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[11]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[12]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[13]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[14]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[15]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[16]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[17]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[18]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[19]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[20]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[21]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[22]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[23]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[24]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[25]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[26]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[28]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[29]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[30]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_new[31]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[3]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[4]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[5]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[6]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[7]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[8]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[10]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[12]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[13]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[14]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[15]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[16]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[17]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[18]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[19]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[20]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[21]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[22]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[23]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[24]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[25]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[26]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[27]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[28]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[29]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[30]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluResult[31]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[0]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[3]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[6]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[7]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[8]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[9]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[10]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[11]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[12]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[13]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[14]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[15]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[16]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[17]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[18]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[19]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[20]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[21]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[22]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[23]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[24]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[25]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[26]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[27]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[28]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[29]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[30]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd1[31]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[0]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[1]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[2]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[3]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[4]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[5]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[6]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[8]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[9]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[11]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[12]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[13]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[14]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[15]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[16]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[17]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[18]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[19]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[20]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[21]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[22]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[23]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[24]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[25]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[26]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[27]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[28]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[29]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[30]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd2[31]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RISCV_v_fast.sdo");
// synopsys translate_on



// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[0]));
// synopsys translate_off
defparam \pc[0]~I .input_async_reset = "none";
defparam \pc[0]~I .input_power_up = "low";
defparam \pc[0]~I .input_register_mode = "none";
defparam \pc[0]~I .input_sync_reset = "none";
defparam \pc[0]~I .oe_async_reset = "none";
defparam \pc[0]~I .oe_power_up = "low";
defparam \pc[0]~I .oe_register_mode = "none";
defparam \pc[0]~I .oe_sync_reset = "none";
defparam \pc[0]~I .operation_mode = "output";
defparam \pc[0]~I .output_async_reset = "none";
defparam \pc[0]~I .output_power_up = "low";
defparam \pc[0]~I .output_register_mode = "none";
defparam \pc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[1]));
// synopsys translate_off
defparam \pc[1]~I .input_async_reset = "none";
defparam \pc[1]~I .input_power_up = "low";
defparam \pc[1]~I .input_register_mode = "none";
defparam \pc[1]~I .input_sync_reset = "none";
defparam \pc[1]~I .oe_async_reset = "none";
defparam \pc[1]~I .oe_power_up = "low";
defparam \pc[1]~I .oe_register_mode = "none";
defparam \pc[1]~I .oe_sync_reset = "none";
defparam \pc[1]~I .operation_mode = "output";
defparam \pc[1]~I .output_async_reset = "none";
defparam \pc[1]~I .output_power_up = "low";
defparam \pc[1]~I .output_register_mode = "none";
defparam \pc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[2]));
// synopsys translate_off
defparam \pc[2]~I .input_async_reset = "none";
defparam \pc[2]~I .input_power_up = "low";
defparam \pc[2]~I .input_register_mode = "none";
defparam \pc[2]~I .input_sync_reset = "none";
defparam \pc[2]~I .oe_async_reset = "none";
defparam \pc[2]~I .oe_power_up = "low";
defparam \pc[2]~I .oe_register_mode = "none";
defparam \pc[2]~I .oe_sync_reset = "none";
defparam \pc[2]~I .operation_mode = "output";
defparam \pc[2]~I .output_async_reset = "none";
defparam \pc[2]~I .output_power_up = "low";
defparam \pc[2]~I .output_register_mode = "none";
defparam \pc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[3]));
// synopsys translate_off
defparam \pc[3]~I .input_async_reset = "none";
defparam \pc[3]~I .input_power_up = "low";
defparam \pc[3]~I .input_register_mode = "none";
defparam \pc[3]~I .input_sync_reset = "none";
defparam \pc[3]~I .oe_async_reset = "none";
defparam \pc[3]~I .oe_power_up = "low";
defparam \pc[3]~I .oe_register_mode = "none";
defparam \pc[3]~I .oe_sync_reset = "none";
defparam \pc[3]~I .operation_mode = "output";
defparam \pc[3]~I .output_async_reset = "none";
defparam \pc[3]~I .output_power_up = "low";
defparam \pc[3]~I .output_register_mode = "none";
defparam \pc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[4]));
// synopsys translate_off
defparam \pc[4]~I .input_async_reset = "none";
defparam \pc[4]~I .input_power_up = "low";
defparam \pc[4]~I .input_register_mode = "none";
defparam \pc[4]~I .input_sync_reset = "none";
defparam \pc[4]~I .oe_async_reset = "none";
defparam \pc[4]~I .oe_power_up = "low";
defparam \pc[4]~I .oe_register_mode = "none";
defparam \pc[4]~I .oe_sync_reset = "none";
defparam \pc[4]~I .operation_mode = "output";
defparam \pc[4]~I .output_async_reset = "none";
defparam \pc[4]~I .output_power_up = "low";
defparam \pc[4]~I .output_register_mode = "none";
defparam \pc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[5]));
// synopsys translate_off
defparam \pc[5]~I .input_async_reset = "none";
defparam \pc[5]~I .input_power_up = "low";
defparam \pc[5]~I .input_register_mode = "none";
defparam \pc[5]~I .input_sync_reset = "none";
defparam \pc[5]~I .oe_async_reset = "none";
defparam \pc[5]~I .oe_power_up = "low";
defparam \pc[5]~I .oe_register_mode = "none";
defparam \pc[5]~I .oe_sync_reset = "none";
defparam \pc[5]~I .operation_mode = "output";
defparam \pc[5]~I .output_async_reset = "none";
defparam \pc[5]~I .output_power_up = "low";
defparam \pc[5]~I .output_register_mode = "none";
defparam \pc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[6]));
// synopsys translate_off
defparam \pc[6]~I .input_async_reset = "none";
defparam \pc[6]~I .input_power_up = "low";
defparam \pc[6]~I .input_register_mode = "none";
defparam \pc[6]~I .input_sync_reset = "none";
defparam \pc[6]~I .oe_async_reset = "none";
defparam \pc[6]~I .oe_power_up = "low";
defparam \pc[6]~I .oe_register_mode = "none";
defparam \pc[6]~I .oe_sync_reset = "none";
defparam \pc[6]~I .operation_mode = "output";
defparam \pc[6]~I .output_async_reset = "none";
defparam \pc[6]~I .output_power_up = "low";
defparam \pc[6]~I .output_register_mode = "none";
defparam \pc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[7]));
// synopsys translate_off
defparam \pc[7]~I .input_async_reset = "none";
defparam \pc[7]~I .input_power_up = "low";
defparam \pc[7]~I .input_register_mode = "none";
defparam \pc[7]~I .input_sync_reset = "none";
defparam \pc[7]~I .oe_async_reset = "none";
defparam \pc[7]~I .oe_power_up = "low";
defparam \pc[7]~I .oe_register_mode = "none";
defparam \pc[7]~I .oe_sync_reset = "none";
defparam \pc[7]~I .operation_mode = "output";
defparam \pc[7]~I .output_async_reset = "none";
defparam \pc[7]~I .output_power_up = "low";
defparam \pc[7]~I .output_register_mode = "none";
defparam \pc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[8]));
// synopsys translate_off
defparam \pc[8]~I .input_async_reset = "none";
defparam \pc[8]~I .input_power_up = "low";
defparam \pc[8]~I .input_register_mode = "none";
defparam \pc[8]~I .input_sync_reset = "none";
defparam \pc[8]~I .oe_async_reset = "none";
defparam \pc[8]~I .oe_power_up = "low";
defparam \pc[8]~I .oe_register_mode = "none";
defparam \pc[8]~I .oe_sync_reset = "none";
defparam \pc[8]~I .operation_mode = "output";
defparam \pc[8]~I .output_async_reset = "none";
defparam \pc[8]~I .output_power_up = "low";
defparam \pc[8]~I .output_register_mode = "none";
defparam \pc[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[9]));
// synopsys translate_off
defparam \pc[9]~I .input_async_reset = "none";
defparam \pc[9]~I .input_power_up = "low";
defparam \pc[9]~I .input_register_mode = "none";
defparam \pc[9]~I .input_sync_reset = "none";
defparam \pc[9]~I .oe_async_reset = "none";
defparam \pc[9]~I .oe_power_up = "low";
defparam \pc[9]~I .oe_register_mode = "none";
defparam \pc[9]~I .oe_sync_reset = "none";
defparam \pc[9]~I .operation_mode = "output";
defparam \pc[9]~I .output_async_reset = "none";
defparam \pc[9]~I .output_power_up = "low";
defparam \pc[9]~I .output_register_mode = "none";
defparam \pc[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[10]));
// synopsys translate_off
defparam \pc[10]~I .input_async_reset = "none";
defparam \pc[10]~I .input_power_up = "low";
defparam \pc[10]~I .input_register_mode = "none";
defparam \pc[10]~I .input_sync_reset = "none";
defparam \pc[10]~I .oe_async_reset = "none";
defparam \pc[10]~I .oe_power_up = "low";
defparam \pc[10]~I .oe_register_mode = "none";
defparam \pc[10]~I .oe_sync_reset = "none";
defparam \pc[10]~I .operation_mode = "output";
defparam \pc[10]~I .output_async_reset = "none";
defparam \pc[10]~I .output_power_up = "low";
defparam \pc[10]~I .output_register_mode = "none";
defparam \pc[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[11]));
// synopsys translate_off
defparam \pc[11]~I .input_async_reset = "none";
defparam \pc[11]~I .input_power_up = "low";
defparam \pc[11]~I .input_register_mode = "none";
defparam \pc[11]~I .input_sync_reset = "none";
defparam \pc[11]~I .oe_async_reset = "none";
defparam \pc[11]~I .oe_power_up = "low";
defparam \pc[11]~I .oe_register_mode = "none";
defparam \pc[11]~I .oe_sync_reset = "none";
defparam \pc[11]~I .operation_mode = "output";
defparam \pc[11]~I .output_async_reset = "none";
defparam \pc[11]~I .output_power_up = "low";
defparam \pc[11]~I .output_register_mode = "none";
defparam \pc[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[12]));
// synopsys translate_off
defparam \pc[12]~I .input_async_reset = "none";
defparam \pc[12]~I .input_power_up = "low";
defparam \pc[12]~I .input_register_mode = "none";
defparam \pc[12]~I .input_sync_reset = "none";
defparam \pc[12]~I .oe_async_reset = "none";
defparam \pc[12]~I .oe_power_up = "low";
defparam \pc[12]~I .oe_register_mode = "none";
defparam \pc[12]~I .oe_sync_reset = "none";
defparam \pc[12]~I .operation_mode = "output";
defparam \pc[12]~I .output_async_reset = "none";
defparam \pc[12]~I .output_power_up = "low";
defparam \pc[12]~I .output_register_mode = "none";
defparam \pc[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[13]));
// synopsys translate_off
defparam \pc[13]~I .input_async_reset = "none";
defparam \pc[13]~I .input_power_up = "low";
defparam \pc[13]~I .input_register_mode = "none";
defparam \pc[13]~I .input_sync_reset = "none";
defparam \pc[13]~I .oe_async_reset = "none";
defparam \pc[13]~I .oe_power_up = "low";
defparam \pc[13]~I .oe_register_mode = "none";
defparam \pc[13]~I .oe_sync_reset = "none";
defparam \pc[13]~I .operation_mode = "output";
defparam \pc[13]~I .output_async_reset = "none";
defparam \pc[13]~I .output_power_up = "low";
defparam \pc[13]~I .output_register_mode = "none";
defparam \pc[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[14]));
// synopsys translate_off
defparam \pc[14]~I .input_async_reset = "none";
defparam \pc[14]~I .input_power_up = "low";
defparam \pc[14]~I .input_register_mode = "none";
defparam \pc[14]~I .input_sync_reset = "none";
defparam \pc[14]~I .oe_async_reset = "none";
defparam \pc[14]~I .oe_power_up = "low";
defparam \pc[14]~I .oe_register_mode = "none";
defparam \pc[14]~I .oe_sync_reset = "none";
defparam \pc[14]~I .operation_mode = "output";
defparam \pc[14]~I .output_async_reset = "none";
defparam \pc[14]~I .output_power_up = "low";
defparam \pc[14]~I .output_register_mode = "none";
defparam \pc[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[15]));
// synopsys translate_off
defparam \pc[15]~I .input_async_reset = "none";
defparam \pc[15]~I .input_power_up = "low";
defparam \pc[15]~I .input_register_mode = "none";
defparam \pc[15]~I .input_sync_reset = "none";
defparam \pc[15]~I .oe_async_reset = "none";
defparam \pc[15]~I .oe_power_up = "low";
defparam \pc[15]~I .oe_register_mode = "none";
defparam \pc[15]~I .oe_sync_reset = "none";
defparam \pc[15]~I .operation_mode = "output";
defparam \pc[15]~I .output_async_reset = "none";
defparam \pc[15]~I .output_power_up = "low";
defparam \pc[15]~I .output_register_mode = "none";
defparam \pc[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[16]));
// synopsys translate_off
defparam \pc[16]~I .input_async_reset = "none";
defparam \pc[16]~I .input_power_up = "low";
defparam \pc[16]~I .input_register_mode = "none";
defparam \pc[16]~I .input_sync_reset = "none";
defparam \pc[16]~I .oe_async_reset = "none";
defparam \pc[16]~I .oe_power_up = "low";
defparam \pc[16]~I .oe_register_mode = "none";
defparam \pc[16]~I .oe_sync_reset = "none";
defparam \pc[16]~I .operation_mode = "output";
defparam \pc[16]~I .output_async_reset = "none";
defparam \pc[16]~I .output_power_up = "low";
defparam \pc[16]~I .output_register_mode = "none";
defparam \pc[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[17]));
// synopsys translate_off
defparam \pc[17]~I .input_async_reset = "none";
defparam \pc[17]~I .input_power_up = "low";
defparam \pc[17]~I .input_register_mode = "none";
defparam \pc[17]~I .input_sync_reset = "none";
defparam \pc[17]~I .oe_async_reset = "none";
defparam \pc[17]~I .oe_power_up = "low";
defparam \pc[17]~I .oe_register_mode = "none";
defparam \pc[17]~I .oe_sync_reset = "none";
defparam \pc[17]~I .operation_mode = "output";
defparam \pc[17]~I .output_async_reset = "none";
defparam \pc[17]~I .output_power_up = "low";
defparam \pc[17]~I .output_register_mode = "none";
defparam \pc[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[18]));
// synopsys translate_off
defparam \pc[18]~I .input_async_reset = "none";
defparam \pc[18]~I .input_power_up = "low";
defparam \pc[18]~I .input_register_mode = "none";
defparam \pc[18]~I .input_sync_reset = "none";
defparam \pc[18]~I .oe_async_reset = "none";
defparam \pc[18]~I .oe_power_up = "low";
defparam \pc[18]~I .oe_register_mode = "none";
defparam \pc[18]~I .oe_sync_reset = "none";
defparam \pc[18]~I .operation_mode = "output";
defparam \pc[18]~I .output_async_reset = "none";
defparam \pc[18]~I .output_power_up = "low";
defparam \pc[18]~I .output_register_mode = "none";
defparam \pc[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[19]));
// synopsys translate_off
defparam \pc[19]~I .input_async_reset = "none";
defparam \pc[19]~I .input_power_up = "low";
defparam \pc[19]~I .input_register_mode = "none";
defparam \pc[19]~I .input_sync_reset = "none";
defparam \pc[19]~I .oe_async_reset = "none";
defparam \pc[19]~I .oe_power_up = "low";
defparam \pc[19]~I .oe_register_mode = "none";
defparam \pc[19]~I .oe_sync_reset = "none";
defparam \pc[19]~I .operation_mode = "output";
defparam \pc[19]~I .output_async_reset = "none";
defparam \pc[19]~I .output_power_up = "low";
defparam \pc[19]~I .output_register_mode = "none";
defparam \pc[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[20]));
// synopsys translate_off
defparam \pc[20]~I .input_async_reset = "none";
defparam \pc[20]~I .input_power_up = "low";
defparam \pc[20]~I .input_register_mode = "none";
defparam \pc[20]~I .input_sync_reset = "none";
defparam \pc[20]~I .oe_async_reset = "none";
defparam \pc[20]~I .oe_power_up = "low";
defparam \pc[20]~I .oe_register_mode = "none";
defparam \pc[20]~I .oe_sync_reset = "none";
defparam \pc[20]~I .operation_mode = "output";
defparam \pc[20]~I .output_async_reset = "none";
defparam \pc[20]~I .output_power_up = "low";
defparam \pc[20]~I .output_register_mode = "none";
defparam \pc[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[21]));
// synopsys translate_off
defparam \pc[21]~I .input_async_reset = "none";
defparam \pc[21]~I .input_power_up = "low";
defparam \pc[21]~I .input_register_mode = "none";
defparam \pc[21]~I .input_sync_reset = "none";
defparam \pc[21]~I .oe_async_reset = "none";
defparam \pc[21]~I .oe_power_up = "low";
defparam \pc[21]~I .oe_register_mode = "none";
defparam \pc[21]~I .oe_sync_reset = "none";
defparam \pc[21]~I .operation_mode = "output";
defparam \pc[21]~I .output_async_reset = "none";
defparam \pc[21]~I .output_power_up = "low";
defparam \pc[21]~I .output_register_mode = "none";
defparam \pc[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[22]));
// synopsys translate_off
defparam \pc[22]~I .input_async_reset = "none";
defparam \pc[22]~I .input_power_up = "low";
defparam \pc[22]~I .input_register_mode = "none";
defparam \pc[22]~I .input_sync_reset = "none";
defparam \pc[22]~I .oe_async_reset = "none";
defparam \pc[22]~I .oe_power_up = "low";
defparam \pc[22]~I .oe_register_mode = "none";
defparam \pc[22]~I .oe_sync_reset = "none";
defparam \pc[22]~I .operation_mode = "output";
defparam \pc[22]~I .output_async_reset = "none";
defparam \pc[22]~I .output_power_up = "low";
defparam \pc[22]~I .output_register_mode = "none";
defparam \pc[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[23]));
// synopsys translate_off
defparam \pc[23]~I .input_async_reset = "none";
defparam \pc[23]~I .input_power_up = "low";
defparam \pc[23]~I .input_register_mode = "none";
defparam \pc[23]~I .input_sync_reset = "none";
defparam \pc[23]~I .oe_async_reset = "none";
defparam \pc[23]~I .oe_power_up = "low";
defparam \pc[23]~I .oe_register_mode = "none";
defparam \pc[23]~I .oe_sync_reset = "none";
defparam \pc[23]~I .operation_mode = "output";
defparam \pc[23]~I .output_async_reset = "none";
defparam \pc[23]~I .output_power_up = "low";
defparam \pc[23]~I .output_register_mode = "none";
defparam \pc[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[24]));
// synopsys translate_off
defparam \pc[24]~I .input_async_reset = "none";
defparam \pc[24]~I .input_power_up = "low";
defparam \pc[24]~I .input_register_mode = "none";
defparam \pc[24]~I .input_sync_reset = "none";
defparam \pc[24]~I .oe_async_reset = "none";
defparam \pc[24]~I .oe_power_up = "low";
defparam \pc[24]~I .oe_register_mode = "none";
defparam \pc[24]~I .oe_sync_reset = "none";
defparam \pc[24]~I .operation_mode = "output";
defparam \pc[24]~I .output_async_reset = "none";
defparam \pc[24]~I .output_power_up = "low";
defparam \pc[24]~I .output_register_mode = "none";
defparam \pc[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[25]));
// synopsys translate_off
defparam \pc[25]~I .input_async_reset = "none";
defparam \pc[25]~I .input_power_up = "low";
defparam \pc[25]~I .input_register_mode = "none";
defparam \pc[25]~I .input_sync_reset = "none";
defparam \pc[25]~I .oe_async_reset = "none";
defparam \pc[25]~I .oe_power_up = "low";
defparam \pc[25]~I .oe_register_mode = "none";
defparam \pc[25]~I .oe_sync_reset = "none";
defparam \pc[25]~I .operation_mode = "output";
defparam \pc[25]~I .output_async_reset = "none";
defparam \pc[25]~I .output_power_up = "low";
defparam \pc[25]~I .output_register_mode = "none";
defparam \pc[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[26]));
// synopsys translate_off
defparam \pc[26]~I .input_async_reset = "none";
defparam \pc[26]~I .input_power_up = "low";
defparam \pc[26]~I .input_register_mode = "none";
defparam \pc[26]~I .input_sync_reset = "none";
defparam \pc[26]~I .oe_async_reset = "none";
defparam \pc[26]~I .oe_power_up = "low";
defparam \pc[26]~I .oe_register_mode = "none";
defparam \pc[26]~I .oe_sync_reset = "none";
defparam \pc[26]~I .operation_mode = "output";
defparam \pc[26]~I .output_async_reset = "none";
defparam \pc[26]~I .output_power_up = "low";
defparam \pc[26]~I .output_register_mode = "none";
defparam \pc[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[27]));
// synopsys translate_off
defparam \pc[27]~I .input_async_reset = "none";
defparam \pc[27]~I .input_power_up = "low";
defparam \pc[27]~I .input_register_mode = "none";
defparam \pc[27]~I .input_sync_reset = "none";
defparam \pc[27]~I .oe_async_reset = "none";
defparam \pc[27]~I .oe_power_up = "low";
defparam \pc[27]~I .oe_register_mode = "none";
defparam \pc[27]~I .oe_sync_reset = "none";
defparam \pc[27]~I .operation_mode = "output";
defparam \pc[27]~I .output_async_reset = "none";
defparam \pc[27]~I .output_power_up = "low";
defparam \pc[27]~I .output_register_mode = "none";
defparam \pc[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[28]));
// synopsys translate_off
defparam \pc[28]~I .input_async_reset = "none";
defparam \pc[28]~I .input_power_up = "low";
defparam \pc[28]~I .input_register_mode = "none";
defparam \pc[28]~I .input_sync_reset = "none";
defparam \pc[28]~I .oe_async_reset = "none";
defparam \pc[28]~I .oe_power_up = "low";
defparam \pc[28]~I .oe_register_mode = "none";
defparam \pc[28]~I .oe_sync_reset = "none";
defparam \pc[28]~I .operation_mode = "output";
defparam \pc[28]~I .output_async_reset = "none";
defparam \pc[28]~I .output_power_up = "low";
defparam \pc[28]~I .output_register_mode = "none";
defparam \pc[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[29]));
// synopsys translate_off
defparam \pc[29]~I .input_async_reset = "none";
defparam \pc[29]~I .input_power_up = "low";
defparam \pc[29]~I .input_register_mode = "none";
defparam \pc[29]~I .input_sync_reset = "none";
defparam \pc[29]~I .oe_async_reset = "none";
defparam \pc[29]~I .oe_power_up = "low";
defparam \pc[29]~I .oe_register_mode = "none";
defparam \pc[29]~I .oe_sync_reset = "none";
defparam \pc[29]~I .operation_mode = "output";
defparam \pc[29]~I .output_async_reset = "none";
defparam \pc[29]~I .output_power_up = "low";
defparam \pc[29]~I .output_register_mode = "none";
defparam \pc[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[30]));
// synopsys translate_off
defparam \pc[30]~I .input_async_reset = "none";
defparam \pc[30]~I .input_power_up = "low";
defparam \pc[30]~I .input_register_mode = "none";
defparam \pc[30]~I .input_sync_reset = "none";
defparam \pc[30]~I .oe_async_reset = "none";
defparam \pc[30]~I .oe_power_up = "low";
defparam \pc[30]~I .oe_register_mode = "none";
defparam \pc[30]~I .oe_sync_reset = "none";
defparam \pc[30]~I .operation_mode = "output";
defparam \pc[30]~I .output_async_reset = "none";
defparam \pc[30]~I .output_power_up = "low";
defparam \pc[30]~I .output_register_mode = "none";
defparam \pc[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[31]));
// synopsys translate_off
defparam \pc[31]~I .input_async_reset = "none";
defparam \pc[31]~I .input_power_up = "low";
defparam \pc[31]~I .input_register_mode = "none";
defparam \pc[31]~I .input_sync_reset = "none";
defparam \pc[31]~I .oe_async_reset = "none";
defparam \pc[31]~I .oe_power_up = "low";
defparam \pc[31]~I .oe_register_mode = "none";
defparam \pc[31]~I .oe_sync_reset = "none";
defparam \pc[31]~I .operation_mode = "output";
defparam \pc[31]~I .output_async_reset = "none";
defparam \pc[31]~I .output_power_up = "low";
defparam \pc[31]~I .output_register_mode = "none";
defparam \pc[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[0]));
// synopsys translate_off
defparam \pc_next[0]~I .input_async_reset = "none";
defparam \pc_next[0]~I .input_power_up = "low";
defparam \pc_next[0]~I .input_register_mode = "none";
defparam \pc_next[0]~I .input_sync_reset = "none";
defparam \pc_next[0]~I .oe_async_reset = "none";
defparam \pc_next[0]~I .oe_power_up = "low";
defparam \pc_next[0]~I .oe_register_mode = "none";
defparam \pc_next[0]~I .oe_sync_reset = "none";
defparam \pc_next[0]~I .operation_mode = "output";
defparam \pc_next[0]~I .output_async_reset = "none";
defparam \pc_next[0]~I .output_power_up = "low";
defparam \pc_next[0]~I .output_register_mode = "none";
defparam \pc_next[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[1]));
// synopsys translate_off
defparam \pc_next[1]~I .input_async_reset = "none";
defparam \pc_next[1]~I .input_power_up = "low";
defparam \pc_next[1]~I .input_register_mode = "none";
defparam \pc_next[1]~I .input_sync_reset = "none";
defparam \pc_next[1]~I .oe_async_reset = "none";
defparam \pc_next[1]~I .oe_power_up = "low";
defparam \pc_next[1]~I .oe_register_mode = "none";
defparam \pc_next[1]~I .oe_sync_reset = "none";
defparam \pc_next[1]~I .operation_mode = "output";
defparam \pc_next[1]~I .output_async_reset = "none";
defparam \pc_next[1]~I .output_power_up = "low";
defparam \pc_next[1]~I .output_register_mode = "none";
defparam \pc_next[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[2]));
// synopsys translate_off
defparam \pc_next[2]~I .input_async_reset = "none";
defparam \pc_next[2]~I .input_power_up = "low";
defparam \pc_next[2]~I .input_register_mode = "none";
defparam \pc_next[2]~I .input_sync_reset = "none";
defparam \pc_next[2]~I .oe_async_reset = "none";
defparam \pc_next[2]~I .oe_power_up = "low";
defparam \pc_next[2]~I .oe_register_mode = "none";
defparam \pc_next[2]~I .oe_sync_reset = "none";
defparam \pc_next[2]~I .operation_mode = "output";
defparam \pc_next[2]~I .output_async_reset = "none";
defparam \pc_next[2]~I .output_power_up = "low";
defparam \pc_next[2]~I .output_register_mode = "none";
defparam \pc_next[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[3]));
// synopsys translate_off
defparam \pc_next[3]~I .input_async_reset = "none";
defparam \pc_next[3]~I .input_power_up = "low";
defparam \pc_next[3]~I .input_register_mode = "none";
defparam \pc_next[3]~I .input_sync_reset = "none";
defparam \pc_next[3]~I .oe_async_reset = "none";
defparam \pc_next[3]~I .oe_power_up = "low";
defparam \pc_next[3]~I .oe_register_mode = "none";
defparam \pc_next[3]~I .oe_sync_reset = "none";
defparam \pc_next[3]~I .operation_mode = "output";
defparam \pc_next[3]~I .output_async_reset = "none";
defparam \pc_next[3]~I .output_power_up = "low";
defparam \pc_next[3]~I .output_register_mode = "none";
defparam \pc_next[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[4]));
// synopsys translate_off
defparam \pc_next[4]~I .input_async_reset = "none";
defparam \pc_next[4]~I .input_power_up = "low";
defparam \pc_next[4]~I .input_register_mode = "none";
defparam \pc_next[4]~I .input_sync_reset = "none";
defparam \pc_next[4]~I .oe_async_reset = "none";
defparam \pc_next[4]~I .oe_power_up = "low";
defparam \pc_next[4]~I .oe_register_mode = "none";
defparam \pc_next[4]~I .oe_sync_reset = "none";
defparam \pc_next[4]~I .operation_mode = "output";
defparam \pc_next[4]~I .output_async_reset = "none";
defparam \pc_next[4]~I .output_power_up = "low";
defparam \pc_next[4]~I .output_register_mode = "none";
defparam \pc_next[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[5]));
// synopsys translate_off
defparam \pc_next[5]~I .input_async_reset = "none";
defparam \pc_next[5]~I .input_power_up = "low";
defparam \pc_next[5]~I .input_register_mode = "none";
defparam \pc_next[5]~I .input_sync_reset = "none";
defparam \pc_next[5]~I .oe_async_reset = "none";
defparam \pc_next[5]~I .oe_power_up = "low";
defparam \pc_next[5]~I .oe_register_mode = "none";
defparam \pc_next[5]~I .oe_sync_reset = "none";
defparam \pc_next[5]~I .operation_mode = "output";
defparam \pc_next[5]~I .output_async_reset = "none";
defparam \pc_next[5]~I .output_power_up = "low";
defparam \pc_next[5]~I .output_register_mode = "none";
defparam \pc_next[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[6]));
// synopsys translate_off
defparam \pc_next[6]~I .input_async_reset = "none";
defparam \pc_next[6]~I .input_power_up = "low";
defparam \pc_next[6]~I .input_register_mode = "none";
defparam \pc_next[6]~I .input_sync_reset = "none";
defparam \pc_next[6]~I .oe_async_reset = "none";
defparam \pc_next[6]~I .oe_power_up = "low";
defparam \pc_next[6]~I .oe_register_mode = "none";
defparam \pc_next[6]~I .oe_sync_reset = "none";
defparam \pc_next[6]~I .operation_mode = "output";
defparam \pc_next[6]~I .output_async_reset = "none";
defparam \pc_next[6]~I .output_power_up = "low";
defparam \pc_next[6]~I .output_register_mode = "none";
defparam \pc_next[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[7]));
// synopsys translate_off
defparam \pc_next[7]~I .input_async_reset = "none";
defparam \pc_next[7]~I .input_power_up = "low";
defparam \pc_next[7]~I .input_register_mode = "none";
defparam \pc_next[7]~I .input_sync_reset = "none";
defparam \pc_next[7]~I .oe_async_reset = "none";
defparam \pc_next[7]~I .oe_power_up = "low";
defparam \pc_next[7]~I .oe_register_mode = "none";
defparam \pc_next[7]~I .oe_sync_reset = "none";
defparam \pc_next[7]~I .operation_mode = "output";
defparam \pc_next[7]~I .output_async_reset = "none";
defparam \pc_next[7]~I .output_power_up = "low";
defparam \pc_next[7]~I .output_register_mode = "none";
defparam \pc_next[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[8]));
// synopsys translate_off
defparam \pc_next[8]~I .input_async_reset = "none";
defparam \pc_next[8]~I .input_power_up = "low";
defparam \pc_next[8]~I .input_register_mode = "none";
defparam \pc_next[8]~I .input_sync_reset = "none";
defparam \pc_next[8]~I .oe_async_reset = "none";
defparam \pc_next[8]~I .oe_power_up = "low";
defparam \pc_next[8]~I .oe_register_mode = "none";
defparam \pc_next[8]~I .oe_sync_reset = "none";
defparam \pc_next[8]~I .operation_mode = "output";
defparam \pc_next[8]~I .output_async_reset = "none";
defparam \pc_next[8]~I .output_power_up = "low";
defparam \pc_next[8]~I .output_register_mode = "none";
defparam \pc_next[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[9]));
// synopsys translate_off
defparam \pc_next[9]~I .input_async_reset = "none";
defparam \pc_next[9]~I .input_power_up = "low";
defparam \pc_next[9]~I .input_register_mode = "none";
defparam \pc_next[9]~I .input_sync_reset = "none";
defparam \pc_next[9]~I .oe_async_reset = "none";
defparam \pc_next[9]~I .oe_power_up = "low";
defparam \pc_next[9]~I .oe_register_mode = "none";
defparam \pc_next[9]~I .oe_sync_reset = "none";
defparam \pc_next[9]~I .operation_mode = "output";
defparam \pc_next[9]~I .output_async_reset = "none";
defparam \pc_next[9]~I .output_power_up = "low";
defparam \pc_next[9]~I .output_register_mode = "none";
defparam \pc_next[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[10]));
// synopsys translate_off
defparam \pc_next[10]~I .input_async_reset = "none";
defparam \pc_next[10]~I .input_power_up = "low";
defparam \pc_next[10]~I .input_register_mode = "none";
defparam \pc_next[10]~I .input_sync_reset = "none";
defparam \pc_next[10]~I .oe_async_reset = "none";
defparam \pc_next[10]~I .oe_power_up = "low";
defparam \pc_next[10]~I .oe_register_mode = "none";
defparam \pc_next[10]~I .oe_sync_reset = "none";
defparam \pc_next[10]~I .operation_mode = "output";
defparam \pc_next[10]~I .output_async_reset = "none";
defparam \pc_next[10]~I .output_power_up = "low";
defparam \pc_next[10]~I .output_register_mode = "none";
defparam \pc_next[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[11]));
// synopsys translate_off
defparam \pc_next[11]~I .input_async_reset = "none";
defparam \pc_next[11]~I .input_power_up = "low";
defparam \pc_next[11]~I .input_register_mode = "none";
defparam \pc_next[11]~I .input_sync_reset = "none";
defparam \pc_next[11]~I .oe_async_reset = "none";
defparam \pc_next[11]~I .oe_power_up = "low";
defparam \pc_next[11]~I .oe_register_mode = "none";
defparam \pc_next[11]~I .oe_sync_reset = "none";
defparam \pc_next[11]~I .operation_mode = "output";
defparam \pc_next[11]~I .output_async_reset = "none";
defparam \pc_next[11]~I .output_power_up = "low";
defparam \pc_next[11]~I .output_register_mode = "none";
defparam \pc_next[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[12]));
// synopsys translate_off
defparam \pc_next[12]~I .input_async_reset = "none";
defparam \pc_next[12]~I .input_power_up = "low";
defparam \pc_next[12]~I .input_register_mode = "none";
defparam \pc_next[12]~I .input_sync_reset = "none";
defparam \pc_next[12]~I .oe_async_reset = "none";
defparam \pc_next[12]~I .oe_power_up = "low";
defparam \pc_next[12]~I .oe_register_mode = "none";
defparam \pc_next[12]~I .oe_sync_reset = "none";
defparam \pc_next[12]~I .operation_mode = "output";
defparam \pc_next[12]~I .output_async_reset = "none";
defparam \pc_next[12]~I .output_power_up = "low";
defparam \pc_next[12]~I .output_register_mode = "none";
defparam \pc_next[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[13]));
// synopsys translate_off
defparam \pc_next[13]~I .input_async_reset = "none";
defparam \pc_next[13]~I .input_power_up = "low";
defparam \pc_next[13]~I .input_register_mode = "none";
defparam \pc_next[13]~I .input_sync_reset = "none";
defparam \pc_next[13]~I .oe_async_reset = "none";
defparam \pc_next[13]~I .oe_power_up = "low";
defparam \pc_next[13]~I .oe_register_mode = "none";
defparam \pc_next[13]~I .oe_sync_reset = "none";
defparam \pc_next[13]~I .operation_mode = "output";
defparam \pc_next[13]~I .output_async_reset = "none";
defparam \pc_next[13]~I .output_power_up = "low";
defparam \pc_next[13]~I .output_register_mode = "none";
defparam \pc_next[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[14]));
// synopsys translate_off
defparam \pc_next[14]~I .input_async_reset = "none";
defparam \pc_next[14]~I .input_power_up = "low";
defparam \pc_next[14]~I .input_register_mode = "none";
defparam \pc_next[14]~I .input_sync_reset = "none";
defparam \pc_next[14]~I .oe_async_reset = "none";
defparam \pc_next[14]~I .oe_power_up = "low";
defparam \pc_next[14]~I .oe_register_mode = "none";
defparam \pc_next[14]~I .oe_sync_reset = "none";
defparam \pc_next[14]~I .operation_mode = "output";
defparam \pc_next[14]~I .output_async_reset = "none";
defparam \pc_next[14]~I .output_power_up = "low";
defparam \pc_next[14]~I .output_register_mode = "none";
defparam \pc_next[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[15]));
// synopsys translate_off
defparam \pc_next[15]~I .input_async_reset = "none";
defparam \pc_next[15]~I .input_power_up = "low";
defparam \pc_next[15]~I .input_register_mode = "none";
defparam \pc_next[15]~I .input_sync_reset = "none";
defparam \pc_next[15]~I .oe_async_reset = "none";
defparam \pc_next[15]~I .oe_power_up = "low";
defparam \pc_next[15]~I .oe_register_mode = "none";
defparam \pc_next[15]~I .oe_sync_reset = "none";
defparam \pc_next[15]~I .operation_mode = "output";
defparam \pc_next[15]~I .output_async_reset = "none";
defparam \pc_next[15]~I .output_power_up = "low";
defparam \pc_next[15]~I .output_register_mode = "none";
defparam \pc_next[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[16]));
// synopsys translate_off
defparam \pc_next[16]~I .input_async_reset = "none";
defparam \pc_next[16]~I .input_power_up = "low";
defparam \pc_next[16]~I .input_register_mode = "none";
defparam \pc_next[16]~I .input_sync_reset = "none";
defparam \pc_next[16]~I .oe_async_reset = "none";
defparam \pc_next[16]~I .oe_power_up = "low";
defparam \pc_next[16]~I .oe_register_mode = "none";
defparam \pc_next[16]~I .oe_sync_reset = "none";
defparam \pc_next[16]~I .operation_mode = "output";
defparam \pc_next[16]~I .output_async_reset = "none";
defparam \pc_next[16]~I .output_power_up = "low";
defparam \pc_next[16]~I .output_register_mode = "none";
defparam \pc_next[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[17]));
// synopsys translate_off
defparam \pc_next[17]~I .input_async_reset = "none";
defparam \pc_next[17]~I .input_power_up = "low";
defparam \pc_next[17]~I .input_register_mode = "none";
defparam \pc_next[17]~I .input_sync_reset = "none";
defparam \pc_next[17]~I .oe_async_reset = "none";
defparam \pc_next[17]~I .oe_power_up = "low";
defparam \pc_next[17]~I .oe_register_mode = "none";
defparam \pc_next[17]~I .oe_sync_reset = "none";
defparam \pc_next[17]~I .operation_mode = "output";
defparam \pc_next[17]~I .output_async_reset = "none";
defparam \pc_next[17]~I .output_power_up = "low";
defparam \pc_next[17]~I .output_register_mode = "none";
defparam \pc_next[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[18]));
// synopsys translate_off
defparam \pc_next[18]~I .input_async_reset = "none";
defparam \pc_next[18]~I .input_power_up = "low";
defparam \pc_next[18]~I .input_register_mode = "none";
defparam \pc_next[18]~I .input_sync_reset = "none";
defparam \pc_next[18]~I .oe_async_reset = "none";
defparam \pc_next[18]~I .oe_power_up = "low";
defparam \pc_next[18]~I .oe_register_mode = "none";
defparam \pc_next[18]~I .oe_sync_reset = "none";
defparam \pc_next[18]~I .operation_mode = "output";
defparam \pc_next[18]~I .output_async_reset = "none";
defparam \pc_next[18]~I .output_power_up = "low";
defparam \pc_next[18]~I .output_register_mode = "none";
defparam \pc_next[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[19]));
// synopsys translate_off
defparam \pc_next[19]~I .input_async_reset = "none";
defparam \pc_next[19]~I .input_power_up = "low";
defparam \pc_next[19]~I .input_register_mode = "none";
defparam \pc_next[19]~I .input_sync_reset = "none";
defparam \pc_next[19]~I .oe_async_reset = "none";
defparam \pc_next[19]~I .oe_power_up = "low";
defparam \pc_next[19]~I .oe_register_mode = "none";
defparam \pc_next[19]~I .oe_sync_reset = "none";
defparam \pc_next[19]~I .operation_mode = "output";
defparam \pc_next[19]~I .output_async_reset = "none";
defparam \pc_next[19]~I .output_power_up = "low";
defparam \pc_next[19]~I .output_register_mode = "none";
defparam \pc_next[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[20]));
// synopsys translate_off
defparam \pc_next[20]~I .input_async_reset = "none";
defparam \pc_next[20]~I .input_power_up = "low";
defparam \pc_next[20]~I .input_register_mode = "none";
defparam \pc_next[20]~I .input_sync_reset = "none";
defparam \pc_next[20]~I .oe_async_reset = "none";
defparam \pc_next[20]~I .oe_power_up = "low";
defparam \pc_next[20]~I .oe_register_mode = "none";
defparam \pc_next[20]~I .oe_sync_reset = "none";
defparam \pc_next[20]~I .operation_mode = "output";
defparam \pc_next[20]~I .output_async_reset = "none";
defparam \pc_next[20]~I .output_power_up = "low";
defparam \pc_next[20]~I .output_register_mode = "none";
defparam \pc_next[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[21]));
// synopsys translate_off
defparam \pc_next[21]~I .input_async_reset = "none";
defparam \pc_next[21]~I .input_power_up = "low";
defparam \pc_next[21]~I .input_register_mode = "none";
defparam \pc_next[21]~I .input_sync_reset = "none";
defparam \pc_next[21]~I .oe_async_reset = "none";
defparam \pc_next[21]~I .oe_power_up = "low";
defparam \pc_next[21]~I .oe_register_mode = "none";
defparam \pc_next[21]~I .oe_sync_reset = "none";
defparam \pc_next[21]~I .operation_mode = "output";
defparam \pc_next[21]~I .output_async_reset = "none";
defparam \pc_next[21]~I .output_power_up = "low";
defparam \pc_next[21]~I .output_register_mode = "none";
defparam \pc_next[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[22]));
// synopsys translate_off
defparam \pc_next[22]~I .input_async_reset = "none";
defparam \pc_next[22]~I .input_power_up = "low";
defparam \pc_next[22]~I .input_register_mode = "none";
defparam \pc_next[22]~I .input_sync_reset = "none";
defparam \pc_next[22]~I .oe_async_reset = "none";
defparam \pc_next[22]~I .oe_power_up = "low";
defparam \pc_next[22]~I .oe_register_mode = "none";
defparam \pc_next[22]~I .oe_sync_reset = "none";
defparam \pc_next[22]~I .operation_mode = "output";
defparam \pc_next[22]~I .output_async_reset = "none";
defparam \pc_next[22]~I .output_power_up = "low";
defparam \pc_next[22]~I .output_register_mode = "none";
defparam \pc_next[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[23]));
// synopsys translate_off
defparam \pc_next[23]~I .input_async_reset = "none";
defparam \pc_next[23]~I .input_power_up = "low";
defparam \pc_next[23]~I .input_register_mode = "none";
defparam \pc_next[23]~I .input_sync_reset = "none";
defparam \pc_next[23]~I .oe_async_reset = "none";
defparam \pc_next[23]~I .oe_power_up = "low";
defparam \pc_next[23]~I .oe_register_mode = "none";
defparam \pc_next[23]~I .oe_sync_reset = "none";
defparam \pc_next[23]~I .operation_mode = "output";
defparam \pc_next[23]~I .output_async_reset = "none";
defparam \pc_next[23]~I .output_power_up = "low";
defparam \pc_next[23]~I .output_register_mode = "none";
defparam \pc_next[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[24]));
// synopsys translate_off
defparam \pc_next[24]~I .input_async_reset = "none";
defparam \pc_next[24]~I .input_power_up = "low";
defparam \pc_next[24]~I .input_register_mode = "none";
defparam \pc_next[24]~I .input_sync_reset = "none";
defparam \pc_next[24]~I .oe_async_reset = "none";
defparam \pc_next[24]~I .oe_power_up = "low";
defparam \pc_next[24]~I .oe_register_mode = "none";
defparam \pc_next[24]~I .oe_sync_reset = "none";
defparam \pc_next[24]~I .operation_mode = "output";
defparam \pc_next[24]~I .output_async_reset = "none";
defparam \pc_next[24]~I .output_power_up = "low";
defparam \pc_next[24]~I .output_register_mode = "none";
defparam \pc_next[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[25]));
// synopsys translate_off
defparam \pc_next[25]~I .input_async_reset = "none";
defparam \pc_next[25]~I .input_power_up = "low";
defparam \pc_next[25]~I .input_register_mode = "none";
defparam \pc_next[25]~I .input_sync_reset = "none";
defparam \pc_next[25]~I .oe_async_reset = "none";
defparam \pc_next[25]~I .oe_power_up = "low";
defparam \pc_next[25]~I .oe_register_mode = "none";
defparam \pc_next[25]~I .oe_sync_reset = "none";
defparam \pc_next[25]~I .operation_mode = "output";
defparam \pc_next[25]~I .output_async_reset = "none";
defparam \pc_next[25]~I .output_power_up = "low";
defparam \pc_next[25]~I .output_register_mode = "none";
defparam \pc_next[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[26]));
// synopsys translate_off
defparam \pc_next[26]~I .input_async_reset = "none";
defparam \pc_next[26]~I .input_power_up = "low";
defparam \pc_next[26]~I .input_register_mode = "none";
defparam \pc_next[26]~I .input_sync_reset = "none";
defparam \pc_next[26]~I .oe_async_reset = "none";
defparam \pc_next[26]~I .oe_power_up = "low";
defparam \pc_next[26]~I .oe_register_mode = "none";
defparam \pc_next[26]~I .oe_sync_reset = "none";
defparam \pc_next[26]~I .operation_mode = "output";
defparam \pc_next[26]~I .output_async_reset = "none";
defparam \pc_next[26]~I .output_power_up = "low";
defparam \pc_next[26]~I .output_register_mode = "none";
defparam \pc_next[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[27]));
// synopsys translate_off
defparam \pc_next[27]~I .input_async_reset = "none";
defparam \pc_next[27]~I .input_power_up = "low";
defparam \pc_next[27]~I .input_register_mode = "none";
defparam \pc_next[27]~I .input_sync_reset = "none";
defparam \pc_next[27]~I .oe_async_reset = "none";
defparam \pc_next[27]~I .oe_power_up = "low";
defparam \pc_next[27]~I .oe_register_mode = "none";
defparam \pc_next[27]~I .oe_sync_reset = "none";
defparam \pc_next[27]~I .operation_mode = "output";
defparam \pc_next[27]~I .output_async_reset = "none";
defparam \pc_next[27]~I .output_power_up = "low";
defparam \pc_next[27]~I .output_register_mode = "none";
defparam \pc_next[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[28]));
// synopsys translate_off
defparam \pc_next[28]~I .input_async_reset = "none";
defparam \pc_next[28]~I .input_power_up = "low";
defparam \pc_next[28]~I .input_register_mode = "none";
defparam \pc_next[28]~I .input_sync_reset = "none";
defparam \pc_next[28]~I .oe_async_reset = "none";
defparam \pc_next[28]~I .oe_power_up = "low";
defparam \pc_next[28]~I .oe_register_mode = "none";
defparam \pc_next[28]~I .oe_sync_reset = "none";
defparam \pc_next[28]~I .operation_mode = "output";
defparam \pc_next[28]~I .output_async_reset = "none";
defparam \pc_next[28]~I .output_power_up = "low";
defparam \pc_next[28]~I .output_register_mode = "none";
defparam \pc_next[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[29]));
// synopsys translate_off
defparam \pc_next[29]~I .input_async_reset = "none";
defparam \pc_next[29]~I .input_power_up = "low";
defparam \pc_next[29]~I .input_register_mode = "none";
defparam \pc_next[29]~I .input_sync_reset = "none";
defparam \pc_next[29]~I .oe_async_reset = "none";
defparam \pc_next[29]~I .oe_power_up = "low";
defparam \pc_next[29]~I .oe_register_mode = "none";
defparam \pc_next[29]~I .oe_sync_reset = "none";
defparam \pc_next[29]~I .operation_mode = "output";
defparam \pc_next[29]~I .output_async_reset = "none";
defparam \pc_next[29]~I .output_power_up = "low";
defparam \pc_next[29]~I .output_register_mode = "none";
defparam \pc_next[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[30]));
// synopsys translate_off
defparam \pc_next[30]~I .input_async_reset = "none";
defparam \pc_next[30]~I .input_power_up = "low";
defparam \pc_next[30]~I .input_register_mode = "none";
defparam \pc_next[30]~I .input_sync_reset = "none";
defparam \pc_next[30]~I .oe_async_reset = "none";
defparam \pc_next[30]~I .oe_power_up = "low";
defparam \pc_next[30]~I .oe_register_mode = "none";
defparam \pc_next[30]~I .oe_sync_reset = "none";
defparam \pc_next[30]~I .operation_mode = "output";
defparam \pc_next[30]~I .output_async_reset = "none";
defparam \pc_next[30]~I .output_power_up = "low";
defparam \pc_next[30]~I .output_register_mode = "none";
defparam \pc_next[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_next[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_next[31]));
// synopsys translate_off
defparam \pc_next[31]~I .input_async_reset = "none";
defparam \pc_next[31]~I .input_power_up = "low";
defparam \pc_next[31]~I .input_register_mode = "none";
defparam \pc_next[31]~I .input_sync_reset = "none";
defparam \pc_next[31]~I .oe_async_reset = "none";
defparam \pc_next[31]~I .oe_power_up = "low";
defparam \pc_next[31]~I .oe_register_mode = "none";
defparam \pc_next[31]~I .oe_sync_reset = "none";
defparam \pc_next[31]~I .operation_mode = "output";
defparam \pc_next[31]~I .output_async_reset = "none";
defparam \pc_next[31]~I .output_power_up = "low";
defparam \pc_next[31]~I .output_register_mode = "none";
defparam \pc_next[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[0]));
// synopsys translate_off
defparam \pc_new[0]~I .input_async_reset = "none";
defparam \pc_new[0]~I .input_power_up = "low";
defparam \pc_new[0]~I .input_register_mode = "none";
defparam \pc_new[0]~I .input_sync_reset = "none";
defparam \pc_new[0]~I .oe_async_reset = "none";
defparam \pc_new[0]~I .oe_power_up = "low";
defparam \pc_new[0]~I .oe_register_mode = "none";
defparam \pc_new[0]~I .oe_sync_reset = "none";
defparam \pc_new[0]~I .operation_mode = "output";
defparam \pc_new[0]~I .output_async_reset = "none";
defparam \pc_new[0]~I .output_power_up = "low";
defparam \pc_new[0]~I .output_register_mode = "none";
defparam \pc_new[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[1]));
// synopsys translate_off
defparam \pc_new[1]~I .input_async_reset = "none";
defparam \pc_new[1]~I .input_power_up = "low";
defparam \pc_new[1]~I .input_register_mode = "none";
defparam \pc_new[1]~I .input_sync_reset = "none";
defparam \pc_new[1]~I .oe_async_reset = "none";
defparam \pc_new[1]~I .oe_power_up = "low";
defparam \pc_new[1]~I .oe_register_mode = "none";
defparam \pc_new[1]~I .oe_sync_reset = "none";
defparam \pc_new[1]~I .operation_mode = "output";
defparam \pc_new[1]~I .output_async_reset = "none";
defparam \pc_new[1]~I .output_power_up = "low";
defparam \pc_new[1]~I .output_register_mode = "none";
defparam \pc_new[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[2]));
// synopsys translate_off
defparam \pc_new[2]~I .input_async_reset = "none";
defparam \pc_new[2]~I .input_power_up = "low";
defparam \pc_new[2]~I .input_register_mode = "none";
defparam \pc_new[2]~I .input_sync_reset = "none";
defparam \pc_new[2]~I .oe_async_reset = "none";
defparam \pc_new[2]~I .oe_power_up = "low";
defparam \pc_new[2]~I .oe_register_mode = "none";
defparam \pc_new[2]~I .oe_sync_reset = "none";
defparam \pc_new[2]~I .operation_mode = "output";
defparam \pc_new[2]~I .output_async_reset = "none";
defparam \pc_new[2]~I .output_power_up = "low";
defparam \pc_new[2]~I .output_register_mode = "none";
defparam \pc_new[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[3]));
// synopsys translate_off
defparam \pc_new[3]~I .input_async_reset = "none";
defparam \pc_new[3]~I .input_power_up = "low";
defparam \pc_new[3]~I .input_register_mode = "none";
defparam \pc_new[3]~I .input_sync_reset = "none";
defparam \pc_new[3]~I .oe_async_reset = "none";
defparam \pc_new[3]~I .oe_power_up = "low";
defparam \pc_new[3]~I .oe_register_mode = "none";
defparam \pc_new[3]~I .oe_sync_reset = "none";
defparam \pc_new[3]~I .operation_mode = "output";
defparam \pc_new[3]~I .output_async_reset = "none";
defparam \pc_new[3]~I .output_power_up = "low";
defparam \pc_new[3]~I .output_register_mode = "none";
defparam \pc_new[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[4]));
// synopsys translate_off
defparam \pc_new[4]~I .input_async_reset = "none";
defparam \pc_new[4]~I .input_power_up = "low";
defparam \pc_new[4]~I .input_register_mode = "none";
defparam \pc_new[4]~I .input_sync_reset = "none";
defparam \pc_new[4]~I .oe_async_reset = "none";
defparam \pc_new[4]~I .oe_power_up = "low";
defparam \pc_new[4]~I .oe_register_mode = "none";
defparam \pc_new[4]~I .oe_sync_reset = "none";
defparam \pc_new[4]~I .operation_mode = "output";
defparam \pc_new[4]~I .output_async_reset = "none";
defparam \pc_new[4]~I .output_power_up = "low";
defparam \pc_new[4]~I .output_register_mode = "none";
defparam \pc_new[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[5]));
// synopsys translate_off
defparam \pc_new[5]~I .input_async_reset = "none";
defparam \pc_new[5]~I .input_power_up = "low";
defparam \pc_new[5]~I .input_register_mode = "none";
defparam \pc_new[5]~I .input_sync_reset = "none";
defparam \pc_new[5]~I .oe_async_reset = "none";
defparam \pc_new[5]~I .oe_power_up = "low";
defparam \pc_new[5]~I .oe_register_mode = "none";
defparam \pc_new[5]~I .oe_sync_reset = "none";
defparam \pc_new[5]~I .operation_mode = "output";
defparam \pc_new[5]~I .output_async_reset = "none";
defparam \pc_new[5]~I .output_power_up = "low";
defparam \pc_new[5]~I .output_register_mode = "none";
defparam \pc_new[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[6]));
// synopsys translate_off
defparam \pc_new[6]~I .input_async_reset = "none";
defparam \pc_new[6]~I .input_power_up = "low";
defparam \pc_new[6]~I .input_register_mode = "none";
defparam \pc_new[6]~I .input_sync_reset = "none";
defparam \pc_new[6]~I .oe_async_reset = "none";
defparam \pc_new[6]~I .oe_power_up = "low";
defparam \pc_new[6]~I .oe_register_mode = "none";
defparam \pc_new[6]~I .oe_sync_reset = "none";
defparam \pc_new[6]~I .operation_mode = "output";
defparam \pc_new[6]~I .output_async_reset = "none";
defparam \pc_new[6]~I .output_power_up = "low";
defparam \pc_new[6]~I .output_register_mode = "none";
defparam \pc_new[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[7]));
// synopsys translate_off
defparam \pc_new[7]~I .input_async_reset = "none";
defparam \pc_new[7]~I .input_power_up = "low";
defparam \pc_new[7]~I .input_register_mode = "none";
defparam \pc_new[7]~I .input_sync_reset = "none";
defparam \pc_new[7]~I .oe_async_reset = "none";
defparam \pc_new[7]~I .oe_power_up = "low";
defparam \pc_new[7]~I .oe_register_mode = "none";
defparam \pc_new[7]~I .oe_sync_reset = "none";
defparam \pc_new[7]~I .operation_mode = "output";
defparam \pc_new[7]~I .output_async_reset = "none";
defparam \pc_new[7]~I .output_power_up = "low";
defparam \pc_new[7]~I .output_register_mode = "none";
defparam \pc_new[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[8]));
// synopsys translate_off
defparam \pc_new[8]~I .input_async_reset = "none";
defparam \pc_new[8]~I .input_power_up = "low";
defparam \pc_new[8]~I .input_register_mode = "none";
defparam \pc_new[8]~I .input_sync_reset = "none";
defparam \pc_new[8]~I .oe_async_reset = "none";
defparam \pc_new[8]~I .oe_power_up = "low";
defparam \pc_new[8]~I .oe_register_mode = "none";
defparam \pc_new[8]~I .oe_sync_reset = "none";
defparam \pc_new[8]~I .operation_mode = "output";
defparam \pc_new[8]~I .output_async_reset = "none";
defparam \pc_new[8]~I .output_power_up = "low";
defparam \pc_new[8]~I .output_register_mode = "none";
defparam \pc_new[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[9]));
// synopsys translate_off
defparam \pc_new[9]~I .input_async_reset = "none";
defparam \pc_new[9]~I .input_power_up = "low";
defparam \pc_new[9]~I .input_register_mode = "none";
defparam \pc_new[9]~I .input_sync_reset = "none";
defparam \pc_new[9]~I .oe_async_reset = "none";
defparam \pc_new[9]~I .oe_power_up = "low";
defparam \pc_new[9]~I .oe_register_mode = "none";
defparam \pc_new[9]~I .oe_sync_reset = "none";
defparam \pc_new[9]~I .operation_mode = "output";
defparam \pc_new[9]~I .output_async_reset = "none";
defparam \pc_new[9]~I .output_power_up = "low";
defparam \pc_new[9]~I .output_register_mode = "none";
defparam \pc_new[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[10]));
// synopsys translate_off
defparam \pc_new[10]~I .input_async_reset = "none";
defparam \pc_new[10]~I .input_power_up = "low";
defparam \pc_new[10]~I .input_register_mode = "none";
defparam \pc_new[10]~I .input_sync_reset = "none";
defparam \pc_new[10]~I .oe_async_reset = "none";
defparam \pc_new[10]~I .oe_power_up = "low";
defparam \pc_new[10]~I .oe_register_mode = "none";
defparam \pc_new[10]~I .oe_sync_reset = "none";
defparam \pc_new[10]~I .operation_mode = "output";
defparam \pc_new[10]~I .output_async_reset = "none";
defparam \pc_new[10]~I .output_power_up = "low";
defparam \pc_new[10]~I .output_register_mode = "none";
defparam \pc_new[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[11]));
// synopsys translate_off
defparam \pc_new[11]~I .input_async_reset = "none";
defparam \pc_new[11]~I .input_power_up = "low";
defparam \pc_new[11]~I .input_register_mode = "none";
defparam \pc_new[11]~I .input_sync_reset = "none";
defparam \pc_new[11]~I .oe_async_reset = "none";
defparam \pc_new[11]~I .oe_power_up = "low";
defparam \pc_new[11]~I .oe_register_mode = "none";
defparam \pc_new[11]~I .oe_sync_reset = "none";
defparam \pc_new[11]~I .operation_mode = "output";
defparam \pc_new[11]~I .output_async_reset = "none";
defparam \pc_new[11]~I .output_power_up = "low";
defparam \pc_new[11]~I .output_register_mode = "none";
defparam \pc_new[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[12]));
// synopsys translate_off
defparam \pc_new[12]~I .input_async_reset = "none";
defparam \pc_new[12]~I .input_power_up = "low";
defparam \pc_new[12]~I .input_register_mode = "none";
defparam \pc_new[12]~I .input_sync_reset = "none";
defparam \pc_new[12]~I .oe_async_reset = "none";
defparam \pc_new[12]~I .oe_power_up = "low";
defparam \pc_new[12]~I .oe_register_mode = "none";
defparam \pc_new[12]~I .oe_sync_reset = "none";
defparam \pc_new[12]~I .operation_mode = "output";
defparam \pc_new[12]~I .output_async_reset = "none";
defparam \pc_new[12]~I .output_power_up = "low";
defparam \pc_new[12]~I .output_register_mode = "none";
defparam \pc_new[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[13]));
// synopsys translate_off
defparam \pc_new[13]~I .input_async_reset = "none";
defparam \pc_new[13]~I .input_power_up = "low";
defparam \pc_new[13]~I .input_register_mode = "none";
defparam \pc_new[13]~I .input_sync_reset = "none";
defparam \pc_new[13]~I .oe_async_reset = "none";
defparam \pc_new[13]~I .oe_power_up = "low";
defparam \pc_new[13]~I .oe_register_mode = "none";
defparam \pc_new[13]~I .oe_sync_reset = "none";
defparam \pc_new[13]~I .operation_mode = "output";
defparam \pc_new[13]~I .output_async_reset = "none";
defparam \pc_new[13]~I .output_power_up = "low";
defparam \pc_new[13]~I .output_register_mode = "none";
defparam \pc_new[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[14]));
// synopsys translate_off
defparam \pc_new[14]~I .input_async_reset = "none";
defparam \pc_new[14]~I .input_power_up = "low";
defparam \pc_new[14]~I .input_register_mode = "none";
defparam \pc_new[14]~I .input_sync_reset = "none";
defparam \pc_new[14]~I .oe_async_reset = "none";
defparam \pc_new[14]~I .oe_power_up = "low";
defparam \pc_new[14]~I .oe_register_mode = "none";
defparam \pc_new[14]~I .oe_sync_reset = "none";
defparam \pc_new[14]~I .operation_mode = "output";
defparam \pc_new[14]~I .output_async_reset = "none";
defparam \pc_new[14]~I .output_power_up = "low";
defparam \pc_new[14]~I .output_register_mode = "none";
defparam \pc_new[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[15]));
// synopsys translate_off
defparam \pc_new[15]~I .input_async_reset = "none";
defparam \pc_new[15]~I .input_power_up = "low";
defparam \pc_new[15]~I .input_register_mode = "none";
defparam \pc_new[15]~I .input_sync_reset = "none";
defparam \pc_new[15]~I .oe_async_reset = "none";
defparam \pc_new[15]~I .oe_power_up = "low";
defparam \pc_new[15]~I .oe_register_mode = "none";
defparam \pc_new[15]~I .oe_sync_reset = "none";
defparam \pc_new[15]~I .operation_mode = "output";
defparam \pc_new[15]~I .output_async_reset = "none";
defparam \pc_new[15]~I .output_power_up = "low";
defparam \pc_new[15]~I .output_register_mode = "none";
defparam \pc_new[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[16]));
// synopsys translate_off
defparam \pc_new[16]~I .input_async_reset = "none";
defparam \pc_new[16]~I .input_power_up = "low";
defparam \pc_new[16]~I .input_register_mode = "none";
defparam \pc_new[16]~I .input_sync_reset = "none";
defparam \pc_new[16]~I .oe_async_reset = "none";
defparam \pc_new[16]~I .oe_power_up = "low";
defparam \pc_new[16]~I .oe_register_mode = "none";
defparam \pc_new[16]~I .oe_sync_reset = "none";
defparam \pc_new[16]~I .operation_mode = "output";
defparam \pc_new[16]~I .output_async_reset = "none";
defparam \pc_new[16]~I .output_power_up = "low";
defparam \pc_new[16]~I .output_register_mode = "none";
defparam \pc_new[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[17]));
// synopsys translate_off
defparam \pc_new[17]~I .input_async_reset = "none";
defparam \pc_new[17]~I .input_power_up = "low";
defparam \pc_new[17]~I .input_register_mode = "none";
defparam \pc_new[17]~I .input_sync_reset = "none";
defparam \pc_new[17]~I .oe_async_reset = "none";
defparam \pc_new[17]~I .oe_power_up = "low";
defparam \pc_new[17]~I .oe_register_mode = "none";
defparam \pc_new[17]~I .oe_sync_reset = "none";
defparam \pc_new[17]~I .operation_mode = "output";
defparam \pc_new[17]~I .output_async_reset = "none";
defparam \pc_new[17]~I .output_power_up = "low";
defparam \pc_new[17]~I .output_register_mode = "none";
defparam \pc_new[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[18]));
// synopsys translate_off
defparam \pc_new[18]~I .input_async_reset = "none";
defparam \pc_new[18]~I .input_power_up = "low";
defparam \pc_new[18]~I .input_register_mode = "none";
defparam \pc_new[18]~I .input_sync_reset = "none";
defparam \pc_new[18]~I .oe_async_reset = "none";
defparam \pc_new[18]~I .oe_power_up = "low";
defparam \pc_new[18]~I .oe_register_mode = "none";
defparam \pc_new[18]~I .oe_sync_reset = "none";
defparam \pc_new[18]~I .operation_mode = "output";
defparam \pc_new[18]~I .output_async_reset = "none";
defparam \pc_new[18]~I .output_power_up = "low";
defparam \pc_new[18]~I .output_register_mode = "none";
defparam \pc_new[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[19]));
// synopsys translate_off
defparam \pc_new[19]~I .input_async_reset = "none";
defparam \pc_new[19]~I .input_power_up = "low";
defparam \pc_new[19]~I .input_register_mode = "none";
defparam \pc_new[19]~I .input_sync_reset = "none";
defparam \pc_new[19]~I .oe_async_reset = "none";
defparam \pc_new[19]~I .oe_power_up = "low";
defparam \pc_new[19]~I .oe_register_mode = "none";
defparam \pc_new[19]~I .oe_sync_reset = "none";
defparam \pc_new[19]~I .operation_mode = "output";
defparam \pc_new[19]~I .output_async_reset = "none";
defparam \pc_new[19]~I .output_power_up = "low";
defparam \pc_new[19]~I .output_register_mode = "none";
defparam \pc_new[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[20]));
// synopsys translate_off
defparam \pc_new[20]~I .input_async_reset = "none";
defparam \pc_new[20]~I .input_power_up = "low";
defparam \pc_new[20]~I .input_register_mode = "none";
defparam \pc_new[20]~I .input_sync_reset = "none";
defparam \pc_new[20]~I .oe_async_reset = "none";
defparam \pc_new[20]~I .oe_power_up = "low";
defparam \pc_new[20]~I .oe_register_mode = "none";
defparam \pc_new[20]~I .oe_sync_reset = "none";
defparam \pc_new[20]~I .operation_mode = "output";
defparam \pc_new[20]~I .output_async_reset = "none";
defparam \pc_new[20]~I .output_power_up = "low";
defparam \pc_new[20]~I .output_register_mode = "none";
defparam \pc_new[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[21]));
// synopsys translate_off
defparam \pc_new[21]~I .input_async_reset = "none";
defparam \pc_new[21]~I .input_power_up = "low";
defparam \pc_new[21]~I .input_register_mode = "none";
defparam \pc_new[21]~I .input_sync_reset = "none";
defparam \pc_new[21]~I .oe_async_reset = "none";
defparam \pc_new[21]~I .oe_power_up = "low";
defparam \pc_new[21]~I .oe_register_mode = "none";
defparam \pc_new[21]~I .oe_sync_reset = "none";
defparam \pc_new[21]~I .operation_mode = "output";
defparam \pc_new[21]~I .output_async_reset = "none";
defparam \pc_new[21]~I .output_power_up = "low";
defparam \pc_new[21]~I .output_register_mode = "none";
defparam \pc_new[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[22]));
// synopsys translate_off
defparam \pc_new[22]~I .input_async_reset = "none";
defparam \pc_new[22]~I .input_power_up = "low";
defparam \pc_new[22]~I .input_register_mode = "none";
defparam \pc_new[22]~I .input_sync_reset = "none";
defparam \pc_new[22]~I .oe_async_reset = "none";
defparam \pc_new[22]~I .oe_power_up = "low";
defparam \pc_new[22]~I .oe_register_mode = "none";
defparam \pc_new[22]~I .oe_sync_reset = "none";
defparam \pc_new[22]~I .operation_mode = "output";
defparam \pc_new[22]~I .output_async_reset = "none";
defparam \pc_new[22]~I .output_power_up = "low";
defparam \pc_new[22]~I .output_register_mode = "none";
defparam \pc_new[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[23]));
// synopsys translate_off
defparam \pc_new[23]~I .input_async_reset = "none";
defparam \pc_new[23]~I .input_power_up = "low";
defparam \pc_new[23]~I .input_register_mode = "none";
defparam \pc_new[23]~I .input_sync_reset = "none";
defparam \pc_new[23]~I .oe_async_reset = "none";
defparam \pc_new[23]~I .oe_power_up = "low";
defparam \pc_new[23]~I .oe_register_mode = "none";
defparam \pc_new[23]~I .oe_sync_reset = "none";
defparam \pc_new[23]~I .operation_mode = "output";
defparam \pc_new[23]~I .output_async_reset = "none";
defparam \pc_new[23]~I .output_power_up = "low";
defparam \pc_new[23]~I .output_register_mode = "none";
defparam \pc_new[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[24]));
// synopsys translate_off
defparam \pc_new[24]~I .input_async_reset = "none";
defparam \pc_new[24]~I .input_power_up = "low";
defparam \pc_new[24]~I .input_register_mode = "none";
defparam \pc_new[24]~I .input_sync_reset = "none";
defparam \pc_new[24]~I .oe_async_reset = "none";
defparam \pc_new[24]~I .oe_power_up = "low";
defparam \pc_new[24]~I .oe_register_mode = "none";
defparam \pc_new[24]~I .oe_sync_reset = "none";
defparam \pc_new[24]~I .operation_mode = "output";
defparam \pc_new[24]~I .output_async_reset = "none";
defparam \pc_new[24]~I .output_power_up = "low";
defparam \pc_new[24]~I .output_register_mode = "none";
defparam \pc_new[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[25]));
// synopsys translate_off
defparam \pc_new[25]~I .input_async_reset = "none";
defparam \pc_new[25]~I .input_power_up = "low";
defparam \pc_new[25]~I .input_register_mode = "none";
defparam \pc_new[25]~I .input_sync_reset = "none";
defparam \pc_new[25]~I .oe_async_reset = "none";
defparam \pc_new[25]~I .oe_power_up = "low";
defparam \pc_new[25]~I .oe_register_mode = "none";
defparam \pc_new[25]~I .oe_sync_reset = "none";
defparam \pc_new[25]~I .operation_mode = "output";
defparam \pc_new[25]~I .output_async_reset = "none";
defparam \pc_new[25]~I .output_power_up = "low";
defparam \pc_new[25]~I .output_register_mode = "none";
defparam \pc_new[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[26]));
// synopsys translate_off
defparam \pc_new[26]~I .input_async_reset = "none";
defparam \pc_new[26]~I .input_power_up = "low";
defparam \pc_new[26]~I .input_register_mode = "none";
defparam \pc_new[26]~I .input_sync_reset = "none";
defparam \pc_new[26]~I .oe_async_reset = "none";
defparam \pc_new[26]~I .oe_power_up = "low";
defparam \pc_new[26]~I .oe_register_mode = "none";
defparam \pc_new[26]~I .oe_sync_reset = "none";
defparam \pc_new[26]~I .operation_mode = "output";
defparam \pc_new[26]~I .output_async_reset = "none";
defparam \pc_new[26]~I .output_power_up = "low";
defparam \pc_new[26]~I .output_register_mode = "none";
defparam \pc_new[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[27]));
// synopsys translate_off
defparam \pc_new[27]~I .input_async_reset = "none";
defparam \pc_new[27]~I .input_power_up = "low";
defparam \pc_new[27]~I .input_register_mode = "none";
defparam \pc_new[27]~I .input_sync_reset = "none";
defparam \pc_new[27]~I .oe_async_reset = "none";
defparam \pc_new[27]~I .oe_power_up = "low";
defparam \pc_new[27]~I .oe_register_mode = "none";
defparam \pc_new[27]~I .oe_sync_reset = "none";
defparam \pc_new[27]~I .operation_mode = "output";
defparam \pc_new[27]~I .output_async_reset = "none";
defparam \pc_new[27]~I .output_power_up = "low";
defparam \pc_new[27]~I .output_register_mode = "none";
defparam \pc_new[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[28]));
// synopsys translate_off
defparam \pc_new[28]~I .input_async_reset = "none";
defparam \pc_new[28]~I .input_power_up = "low";
defparam \pc_new[28]~I .input_register_mode = "none";
defparam \pc_new[28]~I .input_sync_reset = "none";
defparam \pc_new[28]~I .oe_async_reset = "none";
defparam \pc_new[28]~I .oe_power_up = "low";
defparam \pc_new[28]~I .oe_register_mode = "none";
defparam \pc_new[28]~I .oe_sync_reset = "none";
defparam \pc_new[28]~I .operation_mode = "output";
defparam \pc_new[28]~I .output_async_reset = "none";
defparam \pc_new[28]~I .output_power_up = "low";
defparam \pc_new[28]~I .output_register_mode = "none";
defparam \pc_new[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[29]));
// synopsys translate_off
defparam \pc_new[29]~I .input_async_reset = "none";
defparam \pc_new[29]~I .input_power_up = "low";
defparam \pc_new[29]~I .input_register_mode = "none";
defparam \pc_new[29]~I .input_sync_reset = "none";
defparam \pc_new[29]~I .oe_async_reset = "none";
defparam \pc_new[29]~I .oe_power_up = "low";
defparam \pc_new[29]~I .oe_register_mode = "none";
defparam \pc_new[29]~I .oe_sync_reset = "none";
defparam \pc_new[29]~I .operation_mode = "output";
defparam \pc_new[29]~I .output_async_reset = "none";
defparam \pc_new[29]~I .output_power_up = "low";
defparam \pc_new[29]~I .output_register_mode = "none";
defparam \pc_new[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[30]));
// synopsys translate_off
defparam \pc_new[30]~I .input_async_reset = "none";
defparam \pc_new[30]~I .input_power_up = "low";
defparam \pc_new[30]~I .input_register_mode = "none";
defparam \pc_new[30]~I .input_sync_reset = "none";
defparam \pc_new[30]~I .oe_async_reset = "none";
defparam \pc_new[30]~I .oe_power_up = "low";
defparam \pc_new[30]~I .oe_register_mode = "none";
defparam \pc_new[30]~I .oe_sync_reset = "none";
defparam \pc_new[30]~I .operation_mode = "output";
defparam \pc_new[30]~I .output_async_reset = "none";
defparam \pc_new[30]~I .output_power_up = "low";
defparam \pc_new[30]~I .output_register_mode = "none";
defparam \pc_new[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_new[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_new[31]));
// synopsys translate_off
defparam \pc_new[31]~I .input_async_reset = "none";
defparam \pc_new[31]~I .input_power_up = "low";
defparam \pc_new[31]~I .input_register_mode = "none";
defparam \pc_new[31]~I .input_sync_reset = "none";
defparam \pc_new[31]~I .oe_async_reset = "none";
defparam \pc_new[31]~I .oe_power_up = "low";
defparam \pc_new[31]~I .oe_register_mode = "none";
defparam \pc_new[31]~I .oe_sync_reset = "none";
defparam \pc_new[31]~I .operation_mode = "output";
defparam \pc_new[31]~I .output_async_reset = "none";
defparam \pc_new[31]~I .output_power_up = "low";
defparam \pc_new[31]~I .output_register_mode = "none";
defparam \pc_new[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[0]));
// synopsys translate_off
defparam \aluResult[0]~I .input_async_reset = "none";
defparam \aluResult[0]~I .input_power_up = "low";
defparam \aluResult[0]~I .input_register_mode = "none";
defparam \aluResult[0]~I .input_sync_reset = "none";
defparam \aluResult[0]~I .oe_async_reset = "none";
defparam \aluResult[0]~I .oe_power_up = "low";
defparam \aluResult[0]~I .oe_register_mode = "none";
defparam \aluResult[0]~I .oe_sync_reset = "none";
defparam \aluResult[0]~I .operation_mode = "output";
defparam \aluResult[0]~I .output_async_reset = "none";
defparam \aluResult[0]~I .output_power_up = "low";
defparam \aluResult[0]~I .output_register_mode = "none";
defparam \aluResult[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[1]));
// synopsys translate_off
defparam \aluResult[1]~I .input_async_reset = "none";
defparam \aluResult[1]~I .input_power_up = "low";
defparam \aluResult[1]~I .input_register_mode = "none";
defparam \aluResult[1]~I .input_sync_reset = "none";
defparam \aluResult[1]~I .oe_async_reset = "none";
defparam \aluResult[1]~I .oe_power_up = "low";
defparam \aluResult[1]~I .oe_register_mode = "none";
defparam \aluResult[1]~I .oe_sync_reset = "none";
defparam \aluResult[1]~I .operation_mode = "output";
defparam \aluResult[1]~I .output_async_reset = "none";
defparam \aluResult[1]~I .output_power_up = "low";
defparam \aluResult[1]~I .output_register_mode = "none";
defparam \aluResult[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[2]));
// synopsys translate_off
defparam \aluResult[2]~I .input_async_reset = "none";
defparam \aluResult[2]~I .input_power_up = "low";
defparam \aluResult[2]~I .input_register_mode = "none";
defparam \aluResult[2]~I .input_sync_reset = "none";
defparam \aluResult[2]~I .oe_async_reset = "none";
defparam \aluResult[2]~I .oe_power_up = "low";
defparam \aluResult[2]~I .oe_register_mode = "none";
defparam \aluResult[2]~I .oe_sync_reset = "none";
defparam \aluResult[2]~I .operation_mode = "output";
defparam \aluResult[2]~I .output_async_reset = "none";
defparam \aluResult[2]~I .output_power_up = "low";
defparam \aluResult[2]~I .output_register_mode = "none";
defparam \aluResult[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[3]));
// synopsys translate_off
defparam \aluResult[3]~I .input_async_reset = "none";
defparam \aluResult[3]~I .input_power_up = "low";
defparam \aluResult[3]~I .input_register_mode = "none";
defparam \aluResult[3]~I .input_sync_reset = "none";
defparam \aluResult[3]~I .oe_async_reset = "none";
defparam \aluResult[3]~I .oe_power_up = "low";
defparam \aluResult[3]~I .oe_register_mode = "none";
defparam \aluResult[3]~I .oe_sync_reset = "none";
defparam \aluResult[3]~I .operation_mode = "output";
defparam \aluResult[3]~I .output_async_reset = "none";
defparam \aluResult[3]~I .output_power_up = "low";
defparam \aluResult[3]~I .output_register_mode = "none";
defparam \aluResult[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[4]));
// synopsys translate_off
defparam \aluResult[4]~I .input_async_reset = "none";
defparam \aluResult[4]~I .input_power_up = "low";
defparam \aluResult[4]~I .input_register_mode = "none";
defparam \aluResult[4]~I .input_sync_reset = "none";
defparam \aluResult[4]~I .oe_async_reset = "none";
defparam \aluResult[4]~I .oe_power_up = "low";
defparam \aluResult[4]~I .oe_register_mode = "none";
defparam \aluResult[4]~I .oe_sync_reset = "none";
defparam \aluResult[4]~I .operation_mode = "output";
defparam \aluResult[4]~I .output_async_reset = "none";
defparam \aluResult[4]~I .output_power_up = "low";
defparam \aluResult[4]~I .output_register_mode = "none";
defparam \aluResult[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[5]));
// synopsys translate_off
defparam \aluResult[5]~I .input_async_reset = "none";
defparam \aluResult[5]~I .input_power_up = "low";
defparam \aluResult[5]~I .input_register_mode = "none";
defparam \aluResult[5]~I .input_sync_reset = "none";
defparam \aluResult[5]~I .oe_async_reset = "none";
defparam \aluResult[5]~I .oe_power_up = "low";
defparam \aluResult[5]~I .oe_register_mode = "none";
defparam \aluResult[5]~I .oe_sync_reset = "none";
defparam \aluResult[5]~I .operation_mode = "output";
defparam \aluResult[5]~I .output_async_reset = "none";
defparam \aluResult[5]~I .output_power_up = "low";
defparam \aluResult[5]~I .output_register_mode = "none";
defparam \aluResult[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[6]));
// synopsys translate_off
defparam \aluResult[6]~I .input_async_reset = "none";
defparam \aluResult[6]~I .input_power_up = "low";
defparam \aluResult[6]~I .input_register_mode = "none";
defparam \aluResult[6]~I .input_sync_reset = "none";
defparam \aluResult[6]~I .oe_async_reset = "none";
defparam \aluResult[6]~I .oe_power_up = "low";
defparam \aluResult[6]~I .oe_register_mode = "none";
defparam \aluResult[6]~I .oe_sync_reset = "none";
defparam \aluResult[6]~I .operation_mode = "output";
defparam \aluResult[6]~I .output_async_reset = "none";
defparam \aluResult[6]~I .output_power_up = "low";
defparam \aluResult[6]~I .output_register_mode = "none";
defparam \aluResult[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[7]));
// synopsys translate_off
defparam \aluResult[7]~I .input_async_reset = "none";
defparam \aluResult[7]~I .input_power_up = "low";
defparam \aluResult[7]~I .input_register_mode = "none";
defparam \aluResult[7]~I .input_sync_reset = "none";
defparam \aluResult[7]~I .oe_async_reset = "none";
defparam \aluResult[7]~I .oe_power_up = "low";
defparam \aluResult[7]~I .oe_register_mode = "none";
defparam \aluResult[7]~I .oe_sync_reset = "none";
defparam \aluResult[7]~I .operation_mode = "output";
defparam \aluResult[7]~I .output_async_reset = "none";
defparam \aluResult[7]~I .output_power_up = "low";
defparam \aluResult[7]~I .output_register_mode = "none";
defparam \aluResult[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[8]));
// synopsys translate_off
defparam \aluResult[8]~I .input_async_reset = "none";
defparam \aluResult[8]~I .input_power_up = "low";
defparam \aluResult[8]~I .input_register_mode = "none";
defparam \aluResult[8]~I .input_sync_reset = "none";
defparam \aluResult[8]~I .oe_async_reset = "none";
defparam \aluResult[8]~I .oe_power_up = "low";
defparam \aluResult[8]~I .oe_register_mode = "none";
defparam \aluResult[8]~I .oe_sync_reset = "none";
defparam \aluResult[8]~I .operation_mode = "output";
defparam \aluResult[8]~I .output_async_reset = "none";
defparam \aluResult[8]~I .output_power_up = "low";
defparam \aluResult[8]~I .output_register_mode = "none";
defparam \aluResult[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[9]));
// synopsys translate_off
defparam \aluResult[9]~I .input_async_reset = "none";
defparam \aluResult[9]~I .input_power_up = "low";
defparam \aluResult[9]~I .input_register_mode = "none";
defparam \aluResult[9]~I .input_sync_reset = "none";
defparam \aluResult[9]~I .oe_async_reset = "none";
defparam \aluResult[9]~I .oe_power_up = "low";
defparam \aluResult[9]~I .oe_register_mode = "none";
defparam \aluResult[9]~I .oe_sync_reset = "none";
defparam \aluResult[9]~I .operation_mode = "output";
defparam \aluResult[9]~I .output_async_reset = "none";
defparam \aluResult[9]~I .output_power_up = "low";
defparam \aluResult[9]~I .output_register_mode = "none";
defparam \aluResult[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[10]));
// synopsys translate_off
defparam \aluResult[10]~I .input_async_reset = "none";
defparam \aluResult[10]~I .input_power_up = "low";
defparam \aluResult[10]~I .input_register_mode = "none";
defparam \aluResult[10]~I .input_sync_reset = "none";
defparam \aluResult[10]~I .oe_async_reset = "none";
defparam \aluResult[10]~I .oe_power_up = "low";
defparam \aluResult[10]~I .oe_register_mode = "none";
defparam \aluResult[10]~I .oe_sync_reset = "none";
defparam \aluResult[10]~I .operation_mode = "output";
defparam \aluResult[10]~I .output_async_reset = "none";
defparam \aluResult[10]~I .output_power_up = "low";
defparam \aluResult[10]~I .output_register_mode = "none";
defparam \aluResult[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[11]));
// synopsys translate_off
defparam \aluResult[11]~I .input_async_reset = "none";
defparam \aluResult[11]~I .input_power_up = "low";
defparam \aluResult[11]~I .input_register_mode = "none";
defparam \aluResult[11]~I .input_sync_reset = "none";
defparam \aluResult[11]~I .oe_async_reset = "none";
defparam \aluResult[11]~I .oe_power_up = "low";
defparam \aluResult[11]~I .oe_register_mode = "none";
defparam \aluResult[11]~I .oe_sync_reset = "none";
defparam \aluResult[11]~I .operation_mode = "output";
defparam \aluResult[11]~I .output_async_reset = "none";
defparam \aluResult[11]~I .output_power_up = "low";
defparam \aluResult[11]~I .output_register_mode = "none";
defparam \aluResult[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[12]));
// synopsys translate_off
defparam \aluResult[12]~I .input_async_reset = "none";
defparam \aluResult[12]~I .input_power_up = "low";
defparam \aluResult[12]~I .input_register_mode = "none";
defparam \aluResult[12]~I .input_sync_reset = "none";
defparam \aluResult[12]~I .oe_async_reset = "none";
defparam \aluResult[12]~I .oe_power_up = "low";
defparam \aluResult[12]~I .oe_register_mode = "none";
defparam \aluResult[12]~I .oe_sync_reset = "none";
defparam \aluResult[12]~I .operation_mode = "output";
defparam \aluResult[12]~I .output_async_reset = "none";
defparam \aluResult[12]~I .output_power_up = "low";
defparam \aluResult[12]~I .output_register_mode = "none";
defparam \aluResult[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[13]));
// synopsys translate_off
defparam \aluResult[13]~I .input_async_reset = "none";
defparam \aluResult[13]~I .input_power_up = "low";
defparam \aluResult[13]~I .input_register_mode = "none";
defparam \aluResult[13]~I .input_sync_reset = "none";
defparam \aluResult[13]~I .oe_async_reset = "none";
defparam \aluResult[13]~I .oe_power_up = "low";
defparam \aluResult[13]~I .oe_register_mode = "none";
defparam \aluResult[13]~I .oe_sync_reset = "none";
defparam \aluResult[13]~I .operation_mode = "output";
defparam \aluResult[13]~I .output_async_reset = "none";
defparam \aluResult[13]~I .output_power_up = "low";
defparam \aluResult[13]~I .output_register_mode = "none";
defparam \aluResult[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[14]));
// synopsys translate_off
defparam \aluResult[14]~I .input_async_reset = "none";
defparam \aluResult[14]~I .input_power_up = "low";
defparam \aluResult[14]~I .input_register_mode = "none";
defparam \aluResult[14]~I .input_sync_reset = "none";
defparam \aluResult[14]~I .oe_async_reset = "none";
defparam \aluResult[14]~I .oe_power_up = "low";
defparam \aluResult[14]~I .oe_register_mode = "none";
defparam \aluResult[14]~I .oe_sync_reset = "none";
defparam \aluResult[14]~I .operation_mode = "output";
defparam \aluResult[14]~I .output_async_reset = "none";
defparam \aluResult[14]~I .output_power_up = "low";
defparam \aluResult[14]~I .output_register_mode = "none";
defparam \aluResult[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[15]));
// synopsys translate_off
defparam \aluResult[15]~I .input_async_reset = "none";
defparam \aluResult[15]~I .input_power_up = "low";
defparam \aluResult[15]~I .input_register_mode = "none";
defparam \aluResult[15]~I .input_sync_reset = "none";
defparam \aluResult[15]~I .oe_async_reset = "none";
defparam \aluResult[15]~I .oe_power_up = "low";
defparam \aluResult[15]~I .oe_register_mode = "none";
defparam \aluResult[15]~I .oe_sync_reset = "none";
defparam \aluResult[15]~I .operation_mode = "output";
defparam \aluResult[15]~I .output_async_reset = "none";
defparam \aluResult[15]~I .output_power_up = "low";
defparam \aluResult[15]~I .output_register_mode = "none";
defparam \aluResult[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[16]));
// synopsys translate_off
defparam \aluResult[16]~I .input_async_reset = "none";
defparam \aluResult[16]~I .input_power_up = "low";
defparam \aluResult[16]~I .input_register_mode = "none";
defparam \aluResult[16]~I .input_sync_reset = "none";
defparam \aluResult[16]~I .oe_async_reset = "none";
defparam \aluResult[16]~I .oe_power_up = "low";
defparam \aluResult[16]~I .oe_register_mode = "none";
defparam \aluResult[16]~I .oe_sync_reset = "none";
defparam \aluResult[16]~I .operation_mode = "output";
defparam \aluResult[16]~I .output_async_reset = "none";
defparam \aluResult[16]~I .output_power_up = "low";
defparam \aluResult[16]~I .output_register_mode = "none";
defparam \aluResult[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[17]));
// synopsys translate_off
defparam \aluResult[17]~I .input_async_reset = "none";
defparam \aluResult[17]~I .input_power_up = "low";
defparam \aluResult[17]~I .input_register_mode = "none";
defparam \aluResult[17]~I .input_sync_reset = "none";
defparam \aluResult[17]~I .oe_async_reset = "none";
defparam \aluResult[17]~I .oe_power_up = "low";
defparam \aluResult[17]~I .oe_register_mode = "none";
defparam \aluResult[17]~I .oe_sync_reset = "none";
defparam \aluResult[17]~I .operation_mode = "output";
defparam \aluResult[17]~I .output_async_reset = "none";
defparam \aluResult[17]~I .output_power_up = "low";
defparam \aluResult[17]~I .output_register_mode = "none";
defparam \aluResult[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[18]));
// synopsys translate_off
defparam \aluResult[18]~I .input_async_reset = "none";
defparam \aluResult[18]~I .input_power_up = "low";
defparam \aluResult[18]~I .input_register_mode = "none";
defparam \aluResult[18]~I .input_sync_reset = "none";
defparam \aluResult[18]~I .oe_async_reset = "none";
defparam \aluResult[18]~I .oe_power_up = "low";
defparam \aluResult[18]~I .oe_register_mode = "none";
defparam \aluResult[18]~I .oe_sync_reset = "none";
defparam \aluResult[18]~I .operation_mode = "output";
defparam \aluResult[18]~I .output_async_reset = "none";
defparam \aluResult[18]~I .output_power_up = "low";
defparam \aluResult[18]~I .output_register_mode = "none";
defparam \aluResult[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[19]));
// synopsys translate_off
defparam \aluResult[19]~I .input_async_reset = "none";
defparam \aluResult[19]~I .input_power_up = "low";
defparam \aluResult[19]~I .input_register_mode = "none";
defparam \aluResult[19]~I .input_sync_reset = "none";
defparam \aluResult[19]~I .oe_async_reset = "none";
defparam \aluResult[19]~I .oe_power_up = "low";
defparam \aluResult[19]~I .oe_register_mode = "none";
defparam \aluResult[19]~I .oe_sync_reset = "none";
defparam \aluResult[19]~I .operation_mode = "output";
defparam \aluResult[19]~I .output_async_reset = "none";
defparam \aluResult[19]~I .output_power_up = "low";
defparam \aluResult[19]~I .output_register_mode = "none";
defparam \aluResult[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[20]));
// synopsys translate_off
defparam \aluResult[20]~I .input_async_reset = "none";
defparam \aluResult[20]~I .input_power_up = "low";
defparam \aluResult[20]~I .input_register_mode = "none";
defparam \aluResult[20]~I .input_sync_reset = "none";
defparam \aluResult[20]~I .oe_async_reset = "none";
defparam \aluResult[20]~I .oe_power_up = "low";
defparam \aluResult[20]~I .oe_register_mode = "none";
defparam \aluResult[20]~I .oe_sync_reset = "none";
defparam \aluResult[20]~I .operation_mode = "output";
defparam \aluResult[20]~I .output_async_reset = "none";
defparam \aluResult[20]~I .output_power_up = "low";
defparam \aluResult[20]~I .output_register_mode = "none";
defparam \aluResult[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[21]));
// synopsys translate_off
defparam \aluResult[21]~I .input_async_reset = "none";
defparam \aluResult[21]~I .input_power_up = "low";
defparam \aluResult[21]~I .input_register_mode = "none";
defparam \aluResult[21]~I .input_sync_reset = "none";
defparam \aluResult[21]~I .oe_async_reset = "none";
defparam \aluResult[21]~I .oe_power_up = "low";
defparam \aluResult[21]~I .oe_register_mode = "none";
defparam \aluResult[21]~I .oe_sync_reset = "none";
defparam \aluResult[21]~I .operation_mode = "output";
defparam \aluResult[21]~I .output_async_reset = "none";
defparam \aluResult[21]~I .output_power_up = "low";
defparam \aluResult[21]~I .output_register_mode = "none";
defparam \aluResult[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[22]));
// synopsys translate_off
defparam \aluResult[22]~I .input_async_reset = "none";
defparam \aluResult[22]~I .input_power_up = "low";
defparam \aluResult[22]~I .input_register_mode = "none";
defparam \aluResult[22]~I .input_sync_reset = "none";
defparam \aluResult[22]~I .oe_async_reset = "none";
defparam \aluResult[22]~I .oe_power_up = "low";
defparam \aluResult[22]~I .oe_register_mode = "none";
defparam \aluResult[22]~I .oe_sync_reset = "none";
defparam \aluResult[22]~I .operation_mode = "output";
defparam \aluResult[22]~I .output_async_reset = "none";
defparam \aluResult[22]~I .output_power_up = "low";
defparam \aluResult[22]~I .output_register_mode = "none";
defparam \aluResult[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[23]));
// synopsys translate_off
defparam \aluResult[23]~I .input_async_reset = "none";
defparam \aluResult[23]~I .input_power_up = "low";
defparam \aluResult[23]~I .input_register_mode = "none";
defparam \aluResult[23]~I .input_sync_reset = "none";
defparam \aluResult[23]~I .oe_async_reset = "none";
defparam \aluResult[23]~I .oe_power_up = "low";
defparam \aluResult[23]~I .oe_register_mode = "none";
defparam \aluResult[23]~I .oe_sync_reset = "none";
defparam \aluResult[23]~I .operation_mode = "output";
defparam \aluResult[23]~I .output_async_reset = "none";
defparam \aluResult[23]~I .output_power_up = "low";
defparam \aluResult[23]~I .output_register_mode = "none";
defparam \aluResult[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[24]));
// synopsys translate_off
defparam \aluResult[24]~I .input_async_reset = "none";
defparam \aluResult[24]~I .input_power_up = "low";
defparam \aluResult[24]~I .input_register_mode = "none";
defparam \aluResult[24]~I .input_sync_reset = "none";
defparam \aluResult[24]~I .oe_async_reset = "none";
defparam \aluResult[24]~I .oe_power_up = "low";
defparam \aluResult[24]~I .oe_register_mode = "none";
defparam \aluResult[24]~I .oe_sync_reset = "none";
defparam \aluResult[24]~I .operation_mode = "output";
defparam \aluResult[24]~I .output_async_reset = "none";
defparam \aluResult[24]~I .output_power_up = "low";
defparam \aluResult[24]~I .output_register_mode = "none";
defparam \aluResult[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[25]));
// synopsys translate_off
defparam \aluResult[25]~I .input_async_reset = "none";
defparam \aluResult[25]~I .input_power_up = "low";
defparam \aluResult[25]~I .input_register_mode = "none";
defparam \aluResult[25]~I .input_sync_reset = "none";
defparam \aluResult[25]~I .oe_async_reset = "none";
defparam \aluResult[25]~I .oe_power_up = "low";
defparam \aluResult[25]~I .oe_register_mode = "none";
defparam \aluResult[25]~I .oe_sync_reset = "none";
defparam \aluResult[25]~I .operation_mode = "output";
defparam \aluResult[25]~I .output_async_reset = "none";
defparam \aluResult[25]~I .output_power_up = "low";
defparam \aluResult[25]~I .output_register_mode = "none";
defparam \aluResult[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[26]));
// synopsys translate_off
defparam \aluResult[26]~I .input_async_reset = "none";
defparam \aluResult[26]~I .input_power_up = "low";
defparam \aluResult[26]~I .input_register_mode = "none";
defparam \aluResult[26]~I .input_sync_reset = "none";
defparam \aluResult[26]~I .oe_async_reset = "none";
defparam \aluResult[26]~I .oe_power_up = "low";
defparam \aluResult[26]~I .oe_register_mode = "none";
defparam \aluResult[26]~I .oe_sync_reset = "none";
defparam \aluResult[26]~I .operation_mode = "output";
defparam \aluResult[26]~I .output_async_reset = "none";
defparam \aluResult[26]~I .output_power_up = "low";
defparam \aluResult[26]~I .output_register_mode = "none";
defparam \aluResult[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[27]));
// synopsys translate_off
defparam \aluResult[27]~I .input_async_reset = "none";
defparam \aluResult[27]~I .input_power_up = "low";
defparam \aluResult[27]~I .input_register_mode = "none";
defparam \aluResult[27]~I .input_sync_reset = "none";
defparam \aluResult[27]~I .oe_async_reset = "none";
defparam \aluResult[27]~I .oe_power_up = "low";
defparam \aluResult[27]~I .oe_register_mode = "none";
defparam \aluResult[27]~I .oe_sync_reset = "none";
defparam \aluResult[27]~I .operation_mode = "output";
defparam \aluResult[27]~I .output_async_reset = "none";
defparam \aluResult[27]~I .output_power_up = "low";
defparam \aluResult[27]~I .output_register_mode = "none";
defparam \aluResult[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[28]));
// synopsys translate_off
defparam \aluResult[28]~I .input_async_reset = "none";
defparam \aluResult[28]~I .input_power_up = "low";
defparam \aluResult[28]~I .input_register_mode = "none";
defparam \aluResult[28]~I .input_sync_reset = "none";
defparam \aluResult[28]~I .oe_async_reset = "none";
defparam \aluResult[28]~I .oe_power_up = "low";
defparam \aluResult[28]~I .oe_register_mode = "none";
defparam \aluResult[28]~I .oe_sync_reset = "none";
defparam \aluResult[28]~I .operation_mode = "output";
defparam \aluResult[28]~I .output_async_reset = "none";
defparam \aluResult[28]~I .output_power_up = "low";
defparam \aluResult[28]~I .output_register_mode = "none";
defparam \aluResult[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[29]));
// synopsys translate_off
defparam \aluResult[29]~I .input_async_reset = "none";
defparam \aluResult[29]~I .input_power_up = "low";
defparam \aluResult[29]~I .input_register_mode = "none";
defparam \aluResult[29]~I .input_sync_reset = "none";
defparam \aluResult[29]~I .oe_async_reset = "none";
defparam \aluResult[29]~I .oe_power_up = "low";
defparam \aluResult[29]~I .oe_register_mode = "none";
defparam \aluResult[29]~I .oe_sync_reset = "none";
defparam \aluResult[29]~I .operation_mode = "output";
defparam \aluResult[29]~I .output_async_reset = "none";
defparam \aluResult[29]~I .output_power_up = "low";
defparam \aluResult[29]~I .output_register_mode = "none";
defparam \aluResult[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[30]));
// synopsys translate_off
defparam \aluResult[30]~I .input_async_reset = "none";
defparam \aluResult[30]~I .input_power_up = "low";
defparam \aluResult[30]~I .input_register_mode = "none";
defparam \aluResult[30]~I .input_sync_reset = "none";
defparam \aluResult[30]~I .oe_async_reset = "none";
defparam \aluResult[30]~I .oe_power_up = "low";
defparam \aluResult[30]~I .oe_register_mode = "none";
defparam \aluResult[30]~I .oe_sync_reset = "none";
defparam \aluResult[30]~I .operation_mode = "output";
defparam \aluResult[30]~I .output_async_reset = "none";
defparam \aluResult[30]~I .output_power_up = "low";
defparam \aluResult[30]~I .output_register_mode = "none";
defparam \aluResult[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluResult[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluResult[31]));
// synopsys translate_off
defparam \aluResult[31]~I .input_async_reset = "none";
defparam \aluResult[31]~I .input_power_up = "low";
defparam \aluResult[31]~I .input_register_mode = "none";
defparam \aluResult[31]~I .input_sync_reset = "none";
defparam \aluResult[31]~I .oe_async_reset = "none";
defparam \aluResult[31]~I .oe_power_up = "low";
defparam \aluResult[31]~I .oe_register_mode = "none";
defparam \aluResult[31]~I .oe_sync_reset = "none";
defparam \aluResult[31]~I .operation_mode = "output";
defparam \aluResult[31]~I .output_async_reset = "none";
defparam \aluResult[31]~I .output_power_up = "low";
defparam \aluResult[31]~I .output_register_mode = "none";
defparam \aluResult[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[0]));
// synopsys translate_off
defparam \rd1[0]~I .input_async_reset = "none";
defparam \rd1[0]~I .input_power_up = "low";
defparam \rd1[0]~I .input_register_mode = "none";
defparam \rd1[0]~I .input_sync_reset = "none";
defparam \rd1[0]~I .oe_async_reset = "none";
defparam \rd1[0]~I .oe_power_up = "low";
defparam \rd1[0]~I .oe_register_mode = "none";
defparam \rd1[0]~I .oe_sync_reset = "none";
defparam \rd1[0]~I .operation_mode = "output";
defparam \rd1[0]~I .output_async_reset = "none";
defparam \rd1[0]~I .output_power_up = "low";
defparam \rd1[0]~I .output_register_mode = "none";
defparam \rd1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[1]));
// synopsys translate_off
defparam \rd1[1]~I .input_async_reset = "none";
defparam \rd1[1]~I .input_power_up = "low";
defparam \rd1[1]~I .input_register_mode = "none";
defparam \rd1[1]~I .input_sync_reset = "none";
defparam \rd1[1]~I .oe_async_reset = "none";
defparam \rd1[1]~I .oe_power_up = "low";
defparam \rd1[1]~I .oe_register_mode = "none";
defparam \rd1[1]~I .oe_sync_reset = "none";
defparam \rd1[1]~I .operation_mode = "output";
defparam \rd1[1]~I .output_async_reset = "none";
defparam \rd1[1]~I .output_power_up = "low";
defparam \rd1[1]~I .output_register_mode = "none";
defparam \rd1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[2]));
// synopsys translate_off
defparam \rd1[2]~I .input_async_reset = "none";
defparam \rd1[2]~I .input_power_up = "low";
defparam \rd1[2]~I .input_register_mode = "none";
defparam \rd1[2]~I .input_sync_reset = "none";
defparam \rd1[2]~I .oe_async_reset = "none";
defparam \rd1[2]~I .oe_power_up = "low";
defparam \rd1[2]~I .oe_register_mode = "none";
defparam \rd1[2]~I .oe_sync_reset = "none";
defparam \rd1[2]~I .operation_mode = "output";
defparam \rd1[2]~I .output_async_reset = "none";
defparam \rd1[2]~I .output_power_up = "low";
defparam \rd1[2]~I .output_register_mode = "none";
defparam \rd1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[3]));
// synopsys translate_off
defparam \rd1[3]~I .input_async_reset = "none";
defparam \rd1[3]~I .input_power_up = "low";
defparam \rd1[3]~I .input_register_mode = "none";
defparam \rd1[3]~I .input_sync_reset = "none";
defparam \rd1[3]~I .oe_async_reset = "none";
defparam \rd1[3]~I .oe_power_up = "low";
defparam \rd1[3]~I .oe_register_mode = "none";
defparam \rd1[3]~I .oe_sync_reset = "none";
defparam \rd1[3]~I .operation_mode = "output";
defparam \rd1[3]~I .output_async_reset = "none";
defparam \rd1[3]~I .output_power_up = "low";
defparam \rd1[3]~I .output_register_mode = "none";
defparam \rd1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[4]));
// synopsys translate_off
defparam \rd1[4]~I .input_async_reset = "none";
defparam \rd1[4]~I .input_power_up = "low";
defparam \rd1[4]~I .input_register_mode = "none";
defparam \rd1[4]~I .input_sync_reset = "none";
defparam \rd1[4]~I .oe_async_reset = "none";
defparam \rd1[4]~I .oe_power_up = "low";
defparam \rd1[4]~I .oe_register_mode = "none";
defparam \rd1[4]~I .oe_sync_reset = "none";
defparam \rd1[4]~I .operation_mode = "output";
defparam \rd1[4]~I .output_async_reset = "none";
defparam \rd1[4]~I .output_power_up = "low";
defparam \rd1[4]~I .output_register_mode = "none";
defparam \rd1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[5]));
// synopsys translate_off
defparam \rd1[5]~I .input_async_reset = "none";
defparam \rd1[5]~I .input_power_up = "low";
defparam \rd1[5]~I .input_register_mode = "none";
defparam \rd1[5]~I .input_sync_reset = "none";
defparam \rd1[5]~I .oe_async_reset = "none";
defparam \rd1[5]~I .oe_power_up = "low";
defparam \rd1[5]~I .oe_register_mode = "none";
defparam \rd1[5]~I .oe_sync_reset = "none";
defparam \rd1[5]~I .operation_mode = "output";
defparam \rd1[5]~I .output_async_reset = "none";
defparam \rd1[5]~I .output_power_up = "low";
defparam \rd1[5]~I .output_register_mode = "none";
defparam \rd1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[6]));
// synopsys translate_off
defparam \rd1[6]~I .input_async_reset = "none";
defparam \rd1[6]~I .input_power_up = "low";
defparam \rd1[6]~I .input_register_mode = "none";
defparam \rd1[6]~I .input_sync_reset = "none";
defparam \rd1[6]~I .oe_async_reset = "none";
defparam \rd1[6]~I .oe_power_up = "low";
defparam \rd1[6]~I .oe_register_mode = "none";
defparam \rd1[6]~I .oe_sync_reset = "none";
defparam \rd1[6]~I .operation_mode = "output";
defparam \rd1[6]~I .output_async_reset = "none";
defparam \rd1[6]~I .output_power_up = "low";
defparam \rd1[6]~I .output_register_mode = "none";
defparam \rd1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[7]));
// synopsys translate_off
defparam \rd1[7]~I .input_async_reset = "none";
defparam \rd1[7]~I .input_power_up = "low";
defparam \rd1[7]~I .input_register_mode = "none";
defparam \rd1[7]~I .input_sync_reset = "none";
defparam \rd1[7]~I .oe_async_reset = "none";
defparam \rd1[7]~I .oe_power_up = "low";
defparam \rd1[7]~I .oe_register_mode = "none";
defparam \rd1[7]~I .oe_sync_reset = "none";
defparam \rd1[7]~I .operation_mode = "output";
defparam \rd1[7]~I .output_async_reset = "none";
defparam \rd1[7]~I .output_power_up = "low";
defparam \rd1[7]~I .output_register_mode = "none";
defparam \rd1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[8]));
// synopsys translate_off
defparam \rd1[8]~I .input_async_reset = "none";
defparam \rd1[8]~I .input_power_up = "low";
defparam \rd1[8]~I .input_register_mode = "none";
defparam \rd1[8]~I .input_sync_reset = "none";
defparam \rd1[8]~I .oe_async_reset = "none";
defparam \rd1[8]~I .oe_power_up = "low";
defparam \rd1[8]~I .oe_register_mode = "none";
defparam \rd1[8]~I .oe_sync_reset = "none";
defparam \rd1[8]~I .operation_mode = "output";
defparam \rd1[8]~I .output_async_reset = "none";
defparam \rd1[8]~I .output_power_up = "low";
defparam \rd1[8]~I .output_register_mode = "none";
defparam \rd1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[9]));
// synopsys translate_off
defparam \rd1[9]~I .input_async_reset = "none";
defparam \rd1[9]~I .input_power_up = "low";
defparam \rd1[9]~I .input_register_mode = "none";
defparam \rd1[9]~I .input_sync_reset = "none";
defparam \rd1[9]~I .oe_async_reset = "none";
defparam \rd1[9]~I .oe_power_up = "low";
defparam \rd1[9]~I .oe_register_mode = "none";
defparam \rd1[9]~I .oe_sync_reset = "none";
defparam \rd1[9]~I .operation_mode = "output";
defparam \rd1[9]~I .output_async_reset = "none";
defparam \rd1[9]~I .output_power_up = "low";
defparam \rd1[9]~I .output_register_mode = "none";
defparam \rd1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[10]));
// synopsys translate_off
defparam \rd1[10]~I .input_async_reset = "none";
defparam \rd1[10]~I .input_power_up = "low";
defparam \rd1[10]~I .input_register_mode = "none";
defparam \rd1[10]~I .input_sync_reset = "none";
defparam \rd1[10]~I .oe_async_reset = "none";
defparam \rd1[10]~I .oe_power_up = "low";
defparam \rd1[10]~I .oe_register_mode = "none";
defparam \rd1[10]~I .oe_sync_reset = "none";
defparam \rd1[10]~I .operation_mode = "output";
defparam \rd1[10]~I .output_async_reset = "none";
defparam \rd1[10]~I .output_power_up = "low";
defparam \rd1[10]~I .output_register_mode = "none";
defparam \rd1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[11]));
// synopsys translate_off
defparam \rd1[11]~I .input_async_reset = "none";
defparam \rd1[11]~I .input_power_up = "low";
defparam \rd1[11]~I .input_register_mode = "none";
defparam \rd1[11]~I .input_sync_reset = "none";
defparam \rd1[11]~I .oe_async_reset = "none";
defparam \rd1[11]~I .oe_power_up = "low";
defparam \rd1[11]~I .oe_register_mode = "none";
defparam \rd1[11]~I .oe_sync_reset = "none";
defparam \rd1[11]~I .operation_mode = "output";
defparam \rd1[11]~I .output_async_reset = "none";
defparam \rd1[11]~I .output_power_up = "low";
defparam \rd1[11]~I .output_register_mode = "none";
defparam \rd1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[12]));
// synopsys translate_off
defparam \rd1[12]~I .input_async_reset = "none";
defparam \rd1[12]~I .input_power_up = "low";
defparam \rd1[12]~I .input_register_mode = "none";
defparam \rd1[12]~I .input_sync_reset = "none";
defparam \rd1[12]~I .oe_async_reset = "none";
defparam \rd1[12]~I .oe_power_up = "low";
defparam \rd1[12]~I .oe_register_mode = "none";
defparam \rd1[12]~I .oe_sync_reset = "none";
defparam \rd1[12]~I .operation_mode = "output";
defparam \rd1[12]~I .output_async_reset = "none";
defparam \rd1[12]~I .output_power_up = "low";
defparam \rd1[12]~I .output_register_mode = "none";
defparam \rd1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[13]));
// synopsys translate_off
defparam \rd1[13]~I .input_async_reset = "none";
defparam \rd1[13]~I .input_power_up = "low";
defparam \rd1[13]~I .input_register_mode = "none";
defparam \rd1[13]~I .input_sync_reset = "none";
defparam \rd1[13]~I .oe_async_reset = "none";
defparam \rd1[13]~I .oe_power_up = "low";
defparam \rd1[13]~I .oe_register_mode = "none";
defparam \rd1[13]~I .oe_sync_reset = "none";
defparam \rd1[13]~I .operation_mode = "output";
defparam \rd1[13]~I .output_async_reset = "none";
defparam \rd1[13]~I .output_power_up = "low";
defparam \rd1[13]~I .output_register_mode = "none";
defparam \rd1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[14]));
// synopsys translate_off
defparam \rd1[14]~I .input_async_reset = "none";
defparam \rd1[14]~I .input_power_up = "low";
defparam \rd1[14]~I .input_register_mode = "none";
defparam \rd1[14]~I .input_sync_reset = "none";
defparam \rd1[14]~I .oe_async_reset = "none";
defparam \rd1[14]~I .oe_power_up = "low";
defparam \rd1[14]~I .oe_register_mode = "none";
defparam \rd1[14]~I .oe_sync_reset = "none";
defparam \rd1[14]~I .operation_mode = "output";
defparam \rd1[14]~I .output_async_reset = "none";
defparam \rd1[14]~I .output_power_up = "low";
defparam \rd1[14]~I .output_register_mode = "none";
defparam \rd1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[15]));
// synopsys translate_off
defparam \rd1[15]~I .input_async_reset = "none";
defparam \rd1[15]~I .input_power_up = "low";
defparam \rd1[15]~I .input_register_mode = "none";
defparam \rd1[15]~I .input_sync_reset = "none";
defparam \rd1[15]~I .oe_async_reset = "none";
defparam \rd1[15]~I .oe_power_up = "low";
defparam \rd1[15]~I .oe_register_mode = "none";
defparam \rd1[15]~I .oe_sync_reset = "none";
defparam \rd1[15]~I .operation_mode = "output";
defparam \rd1[15]~I .output_async_reset = "none";
defparam \rd1[15]~I .output_power_up = "low";
defparam \rd1[15]~I .output_register_mode = "none";
defparam \rd1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[16]));
// synopsys translate_off
defparam \rd1[16]~I .input_async_reset = "none";
defparam \rd1[16]~I .input_power_up = "low";
defparam \rd1[16]~I .input_register_mode = "none";
defparam \rd1[16]~I .input_sync_reset = "none";
defparam \rd1[16]~I .oe_async_reset = "none";
defparam \rd1[16]~I .oe_power_up = "low";
defparam \rd1[16]~I .oe_register_mode = "none";
defparam \rd1[16]~I .oe_sync_reset = "none";
defparam \rd1[16]~I .operation_mode = "output";
defparam \rd1[16]~I .output_async_reset = "none";
defparam \rd1[16]~I .output_power_up = "low";
defparam \rd1[16]~I .output_register_mode = "none";
defparam \rd1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[17]));
// synopsys translate_off
defparam \rd1[17]~I .input_async_reset = "none";
defparam \rd1[17]~I .input_power_up = "low";
defparam \rd1[17]~I .input_register_mode = "none";
defparam \rd1[17]~I .input_sync_reset = "none";
defparam \rd1[17]~I .oe_async_reset = "none";
defparam \rd1[17]~I .oe_power_up = "low";
defparam \rd1[17]~I .oe_register_mode = "none";
defparam \rd1[17]~I .oe_sync_reset = "none";
defparam \rd1[17]~I .operation_mode = "output";
defparam \rd1[17]~I .output_async_reset = "none";
defparam \rd1[17]~I .output_power_up = "low";
defparam \rd1[17]~I .output_register_mode = "none";
defparam \rd1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[18]));
// synopsys translate_off
defparam \rd1[18]~I .input_async_reset = "none";
defparam \rd1[18]~I .input_power_up = "low";
defparam \rd1[18]~I .input_register_mode = "none";
defparam \rd1[18]~I .input_sync_reset = "none";
defparam \rd1[18]~I .oe_async_reset = "none";
defparam \rd1[18]~I .oe_power_up = "low";
defparam \rd1[18]~I .oe_register_mode = "none";
defparam \rd1[18]~I .oe_sync_reset = "none";
defparam \rd1[18]~I .operation_mode = "output";
defparam \rd1[18]~I .output_async_reset = "none";
defparam \rd1[18]~I .output_power_up = "low";
defparam \rd1[18]~I .output_register_mode = "none";
defparam \rd1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[19]));
// synopsys translate_off
defparam \rd1[19]~I .input_async_reset = "none";
defparam \rd1[19]~I .input_power_up = "low";
defparam \rd1[19]~I .input_register_mode = "none";
defparam \rd1[19]~I .input_sync_reset = "none";
defparam \rd1[19]~I .oe_async_reset = "none";
defparam \rd1[19]~I .oe_power_up = "low";
defparam \rd1[19]~I .oe_register_mode = "none";
defparam \rd1[19]~I .oe_sync_reset = "none";
defparam \rd1[19]~I .operation_mode = "output";
defparam \rd1[19]~I .output_async_reset = "none";
defparam \rd1[19]~I .output_power_up = "low";
defparam \rd1[19]~I .output_register_mode = "none";
defparam \rd1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[20]));
// synopsys translate_off
defparam \rd1[20]~I .input_async_reset = "none";
defparam \rd1[20]~I .input_power_up = "low";
defparam \rd1[20]~I .input_register_mode = "none";
defparam \rd1[20]~I .input_sync_reset = "none";
defparam \rd1[20]~I .oe_async_reset = "none";
defparam \rd1[20]~I .oe_power_up = "low";
defparam \rd1[20]~I .oe_register_mode = "none";
defparam \rd1[20]~I .oe_sync_reset = "none";
defparam \rd1[20]~I .operation_mode = "output";
defparam \rd1[20]~I .output_async_reset = "none";
defparam \rd1[20]~I .output_power_up = "low";
defparam \rd1[20]~I .output_register_mode = "none";
defparam \rd1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[21]));
// synopsys translate_off
defparam \rd1[21]~I .input_async_reset = "none";
defparam \rd1[21]~I .input_power_up = "low";
defparam \rd1[21]~I .input_register_mode = "none";
defparam \rd1[21]~I .input_sync_reset = "none";
defparam \rd1[21]~I .oe_async_reset = "none";
defparam \rd1[21]~I .oe_power_up = "low";
defparam \rd1[21]~I .oe_register_mode = "none";
defparam \rd1[21]~I .oe_sync_reset = "none";
defparam \rd1[21]~I .operation_mode = "output";
defparam \rd1[21]~I .output_async_reset = "none";
defparam \rd1[21]~I .output_power_up = "low";
defparam \rd1[21]~I .output_register_mode = "none";
defparam \rd1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[22]));
// synopsys translate_off
defparam \rd1[22]~I .input_async_reset = "none";
defparam \rd1[22]~I .input_power_up = "low";
defparam \rd1[22]~I .input_register_mode = "none";
defparam \rd1[22]~I .input_sync_reset = "none";
defparam \rd1[22]~I .oe_async_reset = "none";
defparam \rd1[22]~I .oe_power_up = "low";
defparam \rd1[22]~I .oe_register_mode = "none";
defparam \rd1[22]~I .oe_sync_reset = "none";
defparam \rd1[22]~I .operation_mode = "output";
defparam \rd1[22]~I .output_async_reset = "none";
defparam \rd1[22]~I .output_power_up = "low";
defparam \rd1[22]~I .output_register_mode = "none";
defparam \rd1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[23]));
// synopsys translate_off
defparam \rd1[23]~I .input_async_reset = "none";
defparam \rd1[23]~I .input_power_up = "low";
defparam \rd1[23]~I .input_register_mode = "none";
defparam \rd1[23]~I .input_sync_reset = "none";
defparam \rd1[23]~I .oe_async_reset = "none";
defparam \rd1[23]~I .oe_power_up = "low";
defparam \rd1[23]~I .oe_register_mode = "none";
defparam \rd1[23]~I .oe_sync_reset = "none";
defparam \rd1[23]~I .operation_mode = "output";
defparam \rd1[23]~I .output_async_reset = "none";
defparam \rd1[23]~I .output_power_up = "low";
defparam \rd1[23]~I .output_register_mode = "none";
defparam \rd1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[24]));
// synopsys translate_off
defparam \rd1[24]~I .input_async_reset = "none";
defparam \rd1[24]~I .input_power_up = "low";
defparam \rd1[24]~I .input_register_mode = "none";
defparam \rd1[24]~I .input_sync_reset = "none";
defparam \rd1[24]~I .oe_async_reset = "none";
defparam \rd1[24]~I .oe_power_up = "low";
defparam \rd1[24]~I .oe_register_mode = "none";
defparam \rd1[24]~I .oe_sync_reset = "none";
defparam \rd1[24]~I .operation_mode = "output";
defparam \rd1[24]~I .output_async_reset = "none";
defparam \rd1[24]~I .output_power_up = "low";
defparam \rd1[24]~I .output_register_mode = "none";
defparam \rd1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[25]));
// synopsys translate_off
defparam \rd1[25]~I .input_async_reset = "none";
defparam \rd1[25]~I .input_power_up = "low";
defparam \rd1[25]~I .input_register_mode = "none";
defparam \rd1[25]~I .input_sync_reset = "none";
defparam \rd1[25]~I .oe_async_reset = "none";
defparam \rd1[25]~I .oe_power_up = "low";
defparam \rd1[25]~I .oe_register_mode = "none";
defparam \rd1[25]~I .oe_sync_reset = "none";
defparam \rd1[25]~I .operation_mode = "output";
defparam \rd1[25]~I .output_async_reset = "none";
defparam \rd1[25]~I .output_power_up = "low";
defparam \rd1[25]~I .output_register_mode = "none";
defparam \rd1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[26]));
// synopsys translate_off
defparam \rd1[26]~I .input_async_reset = "none";
defparam \rd1[26]~I .input_power_up = "low";
defparam \rd1[26]~I .input_register_mode = "none";
defparam \rd1[26]~I .input_sync_reset = "none";
defparam \rd1[26]~I .oe_async_reset = "none";
defparam \rd1[26]~I .oe_power_up = "low";
defparam \rd1[26]~I .oe_register_mode = "none";
defparam \rd1[26]~I .oe_sync_reset = "none";
defparam \rd1[26]~I .operation_mode = "output";
defparam \rd1[26]~I .output_async_reset = "none";
defparam \rd1[26]~I .output_power_up = "low";
defparam \rd1[26]~I .output_register_mode = "none";
defparam \rd1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[27]));
// synopsys translate_off
defparam \rd1[27]~I .input_async_reset = "none";
defparam \rd1[27]~I .input_power_up = "low";
defparam \rd1[27]~I .input_register_mode = "none";
defparam \rd1[27]~I .input_sync_reset = "none";
defparam \rd1[27]~I .oe_async_reset = "none";
defparam \rd1[27]~I .oe_power_up = "low";
defparam \rd1[27]~I .oe_register_mode = "none";
defparam \rd1[27]~I .oe_sync_reset = "none";
defparam \rd1[27]~I .operation_mode = "output";
defparam \rd1[27]~I .output_async_reset = "none";
defparam \rd1[27]~I .output_power_up = "low";
defparam \rd1[27]~I .output_register_mode = "none";
defparam \rd1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[28]));
// synopsys translate_off
defparam \rd1[28]~I .input_async_reset = "none";
defparam \rd1[28]~I .input_power_up = "low";
defparam \rd1[28]~I .input_register_mode = "none";
defparam \rd1[28]~I .input_sync_reset = "none";
defparam \rd1[28]~I .oe_async_reset = "none";
defparam \rd1[28]~I .oe_power_up = "low";
defparam \rd1[28]~I .oe_register_mode = "none";
defparam \rd1[28]~I .oe_sync_reset = "none";
defparam \rd1[28]~I .operation_mode = "output";
defparam \rd1[28]~I .output_async_reset = "none";
defparam \rd1[28]~I .output_power_up = "low";
defparam \rd1[28]~I .output_register_mode = "none";
defparam \rd1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[29]));
// synopsys translate_off
defparam \rd1[29]~I .input_async_reset = "none";
defparam \rd1[29]~I .input_power_up = "low";
defparam \rd1[29]~I .input_register_mode = "none";
defparam \rd1[29]~I .input_sync_reset = "none";
defparam \rd1[29]~I .oe_async_reset = "none";
defparam \rd1[29]~I .oe_power_up = "low";
defparam \rd1[29]~I .oe_register_mode = "none";
defparam \rd1[29]~I .oe_sync_reset = "none";
defparam \rd1[29]~I .operation_mode = "output";
defparam \rd1[29]~I .output_async_reset = "none";
defparam \rd1[29]~I .output_power_up = "low";
defparam \rd1[29]~I .output_register_mode = "none";
defparam \rd1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[30]));
// synopsys translate_off
defparam \rd1[30]~I .input_async_reset = "none";
defparam \rd1[30]~I .input_power_up = "low";
defparam \rd1[30]~I .input_register_mode = "none";
defparam \rd1[30]~I .input_sync_reset = "none";
defparam \rd1[30]~I .oe_async_reset = "none";
defparam \rd1[30]~I .oe_power_up = "low";
defparam \rd1[30]~I .oe_register_mode = "none";
defparam \rd1[30]~I .oe_sync_reset = "none";
defparam \rd1[30]~I .operation_mode = "output";
defparam \rd1[30]~I .output_async_reset = "none";
defparam \rd1[30]~I .output_power_up = "low";
defparam \rd1[30]~I .output_register_mode = "none";
defparam \rd1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd1[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd1[31]));
// synopsys translate_off
defparam \rd1[31]~I .input_async_reset = "none";
defparam \rd1[31]~I .input_power_up = "low";
defparam \rd1[31]~I .input_register_mode = "none";
defparam \rd1[31]~I .input_sync_reset = "none";
defparam \rd1[31]~I .oe_async_reset = "none";
defparam \rd1[31]~I .oe_power_up = "low";
defparam \rd1[31]~I .oe_register_mode = "none";
defparam \rd1[31]~I .oe_sync_reset = "none";
defparam \rd1[31]~I .operation_mode = "output";
defparam \rd1[31]~I .output_async_reset = "none";
defparam \rd1[31]~I .output_power_up = "low";
defparam \rd1[31]~I .output_register_mode = "none";
defparam \rd1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[0]));
// synopsys translate_off
defparam \rd2[0]~I .input_async_reset = "none";
defparam \rd2[0]~I .input_power_up = "low";
defparam \rd2[0]~I .input_register_mode = "none";
defparam \rd2[0]~I .input_sync_reset = "none";
defparam \rd2[0]~I .oe_async_reset = "none";
defparam \rd2[0]~I .oe_power_up = "low";
defparam \rd2[0]~I .oe_register_mode = "none";
defparam \rd2[0]~I .oe_sync_reset = "none";
defparam \rd2[0]~I .operation_mode = "output";
defparam \rd2[0]~I .output_async_reset = "none";
defparam \rd2[0]~I .output_power_up = "low";
defparam \rd2[0]~I .output_register_mode = "none";
defparam \rd2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[1]));
// synopsys translate_off
defparam \rd2[1]~I .input_async_reset = "none";
defparam \rd2[1]~I .input_power_up = "low";
defparam \rd2[1]~I .input_register_mode = "none";
defparam \rd2[1]~I .input_sync_reset = "none";
defparam \rd2[1]~I .oe_async_reset = "none";
defparam \rd2[1]~I .oe_power_up = "low";
defparam \rd2[1]~I .oe_register_mode = "none";
defparam \rd2[1]~I .oe_sync_reset = "none";
defparam \rd2[1]~I .operation_mode = "output";
defparam \rd2[1]~I .output_async_reset = "none";
defparam \rd2[1]~I .output_power_up = "low";
defparam \rd2[1]~I .output_register_mode = "none";
defparam \rd2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[2]));
// synopsys translate_off
defparam \rd2[2]~I .input_async_reset = "none";
defparam \rd2[2]~I .input_power_up = "low";
defparam \rd2[2]~I .input_register_mode = "none";
defparam \rd2[2]~I .input_sync_reset = "none";
defparam \rd2[2]~I .oe_async_reset = "none";
defparam \rd2[2]~I .oe_power_up = "low";
defparam \rd2[2]~I .oe_register_mode = "none";
defparam \rd2[2]~I .oe_sync_reset = "none";
defparam \rd2[2]~I .operation_mode = "output";
defparam \rd2[2]~I .output_async_reset = "none";
defparam \rd2[2]~I .output_power_up = "low";
defparam \rd2[2]~I .output_register_mode = "none";
defparam \rd2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[3]));
// synopsys translate_off
defparam \rd2[3]~I .input_async_reset = "none";
defparam \rd2[3]~I .input_power_up = "low";
defparam \rd2[3]~I .input_register_mode = "none";
defparam \rd2[3]~I .input_sync_reset = "none";
defparam \rd2[3]~I .oe_async_reset = "none";
defparam \rd2[3]~I .oe_power_up = "low";
defparam \rd2[3]~I .oe_register_mode = "none";
defparam \rd2[3]~I .oe_sync_reset = "none";
defparam \rd2[3]~I .operation_mode = "output";
defparam \rd2[3]~I .output_async_reset = "none";
defparam \rd2[3]~I .output_power_up = "low";
defparam \rd2[3]~I .output_register_mode = "none";
defparam \rd2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[4]));
// synopsys translate_off
defparam \rd2[4]~I .input_async_reset = "none";
defparam \rd2[4]~I .input_power_up = "low";
defparam \rd2[4]~I .input_register_mode = "none";
defparam \rd2[4]~I .input_sync_reset = "none";
defparam \rd2[4]~I .oe_async_reset = "none";
defparam \rd2[4]~I .oe_power_up = "low";
defparam \rd2[4]~I .oe_register_mode = "none";
defparam \rd2[4]~I .oe_sync_reset = "none";
defparam \rd2[4]~I .operation_mode = "output";
defparam \rd2[4]~I .output_async_reset = "none";
defparam \rd2[4]~I .output_power_up = "low";
defparam \rd2[4]~I .output_register_mode = "none";
defparam \rd2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[5]));
// synopsys translate_off
defparam \rd2[5]~I .input_async_reset = "none";
defparam \rd2[5]~I .input_power_up = "low";
defparam \rd2[5]~I .input_register_mode = "none";
defparam \rd2[5]~I .input_sync_reset = "none";
defparam \rd2[5]~I .oe_async_reset = "none";
defparam \rd2[5]~I .oe_power_up = "low";
defparam \rd2[5]~I .oe_register_mode = "none";
defparam \rd2[5]~I .oe_sync_reset = "none";
defparam \rd2[5]~I .operation_mode = "output";
defparam \rd2[5]~I .output_async_reset = "none";
defparam \rd2[5]~I .output_power_up = "low";
defparam \rd2[5]~I .output_register_mode = "none";
defparam \rd2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[6]));
// synopsys translate_off
defparam \rd2[6]~I .input_async_reset = "none";
defparam \rd2[6]~I .input_power_up = "low";
defparam \rd2[6]~I .input_register_mode = "none";
defparam \rd2[6]~I .input_sync_reset = "none";
defparam \rd2[6]~I .oe_async_reset = "none";
defparam \rd2[6]~I .oe_power_up = "low";
defparam \rd2[6]~I .oe_register_mode = "none";
defparam \rd2[6]~I .oe_sync_reset = "none";
defparam \rd2[6]~I .operation_mode = "output";
defparam \rd2[6]~I .output_async_reset = "none";
defparam \rd2[6]~I .output_power_up = "low";
defparam \rd2[6]~I .output_register_mode = "none";
defparam \rd2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[7]));
// synopsys translate_off
defparam \rd2[7]~I .input_async_reset = "none";
defparam \rd2[7]~I .input_power_up = "low";
defparam \rd2[7]~I .input_register_mode = "none";
defparam \rd2[7]~I .input_sync_reset = "none";
defparam \rd2[7]~I .oe_async_reset = "none";
defparam \rd2[7]~I .oe_power_up = "low";
defparam \rd2[7]~I .oe_register_mode = "none";
defparam \rd2[7]~I .oe_sync_reset = "none";
defparam \rd2[7]~I .operation_mode = "output";
defparam \rd2[7]~I .output_async_reset = "none";
defparam \rd2[7]~I .output_power_up = "low";
defparam \rd2[7]~I .output_register_mode = "none";
defparam \rd2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[8]));
// synopsys translate_off
defparam \rd2[8]~I .input_async_reset = "none";
defparam \rd2[8]~I .input_power_up = "low";
defparam \rd2[8]~I .input_register_mode = "none";
defparam \rd2[8]~I .input_sync_reset = "none";
defparam \rd2[8]~I .oe_async_reset = "none";
defparam \rd2[8]~I .oe_power_up = "low";
defparam \rd2[8]~I .oe_register_mode = "none";
defparam \rd2[8]~I .oe_sync_reset = "none";
defparam \rd2[8]~I .operation_mode = "output";
defparam \rd2[8]~I .output_async_reset = "none";
defparam \rd2[8]~I .output_power_up = "low";
defparam \rd2[8]~I .output_register_mode = "none";
defparam \rd2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[9]));
// synopsys translate_off
defparam \rd2[9]~I .input_async_reset = "none";
defparam \rd2[9]~I .input_power_up = "low";
defparam \rd2[9]~I .input_register_mode = "none";
defparam \rd2[9]~I .input_sync_reset = "none";
defparam \rd2[9]~I .oe_async_reset = "none";
defparam \rd2[9]~I .oe_power_up = "low";
defparam \rd2[9]~I .oe_register_mode = "none";
defparam \rd2[9]~I .oe_sync_reset = "none";
defparam \rd2[9]~I .operation_mode = "output";
defparam \rd2[9]~I .output_async_reset = "none";
defparam \rd2[9]~I .output_power_up = "low";
defparam \rd2[9]~I .output_register_mode = "none";
defparam \rd2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[10]));
// synopsys translate_off
defparam \rd2[10]~I .input_async_reset = "none";
defparam \rd2[10]~I .input_power_up = "low";
defparam \rd2[10]~I .input_register_mode = "none";
defparam \rd2[10]~I .input_sync_reset = "none";
defparam \rd2[10]~I .oe_async_reset = "none";
defparam \rd2[10]~I .oe_power_up = "low";
defparam \rd2[10]~I .oe_register_mode = "none";
defparam \rd2[10]~I .oe_sync_reset = "none";
defparam \rd2[10]~I .operation_mode = "output";
defparam \rd2[10]~I .output_async_reset = "none";
defparam \rd2[10]~I .output_power_up = "low";
defparam \rd2[10]~I .output_register_mode = "none";
defparam \rd2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[11]));
// synopsys translate_off
defparam \rd2[11]~I .input_async_reset = "none";
defparam \rd2[11]~I .input_power_up = "low";
defparam \rd2[11]~I .input_register_mode = "none";
defparam \rd2[11]~I .input_sync_reset = "none";
defparam \rd2[11]~I .oe_async_reset = "none";
defparam \rd2[11]~I .oe_power_up = "low";
defparam \rd2[11]~I .oe_register_mode = "none";
defparam \rd2[11]~I .oe_sync_reset = "none";
defparam \rd2[11]~I .operation_mode = "output";
defparam \rd2[11]~I .output_async_reset = "none";
defparam \rd2[11]~I .output_power_up = "low";
defparam \rd2[11]~I .output_register_mode = "none";
defparam \rd2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[12]));
// synopsys translate_off
defparam \rd2[12]~I .input_async_reset = "none";
defparam \rd2[12]~I .input_power_up = "low";
defparam \rd2[12]~I .input_register_mode = "none";
defparam \rd2[12]~I .input_sync_reset = "none";
defparam \rd2[12]~I .oe_async_reset = "none";
defparam \rd2[12]~I .oe_power_up = "low";
defparam \rd2[12]~I .oe_register_mode = "none";
defparam \rd2[12]~I .oe_sync_reset = "none";
defparam \rd2[12]~I .operation_mode = "output";
defparam \rd2[12]~I .output_async_reset = "none";
defparam \rd2[12]~I .output_power_up = "low";
defparam \rd2[12]~I .output_register_mode = "none";
defparam \rd2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[13]));
// synopsys translate_off
defparam \rd2[13]~I .input_async_reset = "none";
defparam \rd2[13]~I .input_power_up = "low";
defparam \rd2[13]~I .input_register_mode = "none";
defparam \rd2[13]~I .input_sync_reset = "none";
defparam \rd2[13]~I .oe_async_reset = "none";
defparam \rd2[13]~I .oe_power_up = "low";
defparam \rd2[13]~I .oe_register_mode = "none";
defparam \rd2[13]~I .oe_sync_reset = "none";
defparam \rd2[13]~I .operation_mode = "output";
defparam \rd2[13]~I .output_async_reset = "none";
defparam \rd2[13]~I .output_power_up = "low";
defparam \rd2[13]~I .output_register_mode = "none";
defparam \rd2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[14]));
// synopsys translate_off
defparam \rd2[14]~I .input_async_reset = "none";
defparam \rd2[14]~I .input_power_up = "low";
defparam \rd2[14]~I .input_register_mode = "none";
defparam \rd2[14]~I .input_sync_reset = "none";
defparam \rd2[14]~I .oe_async_reset = "none";
defparam \rd2[14]~I .oe_power_up = "low";
defparam \rd2[14]~I .oe_register_mode = "none";
defparam \rd2[14]~I .oe_sync_reset = "none";
defparam \rd2[14]~I .operation_mode = "output";
defparam \rd2[14]~I .output_async_reset = "none";
defparam \rd2[14]~I .output_power_up = "low";
defparam \rd2[14]~I .output_register_mode = "none";
defparam \rd2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[15]));
// synopsys translate_off
defparam \rd2[15]~I .input_async_reset = "none";
defparam \rd2[15]~I .input_power_up = "low";
defparam \rd2[15]~I .input_register_mode = "none";
defparam \rd2[15]~I .input_sync_reset = "none";
defparam \rd2[15]~I .oe_async_reset = "none";
defparam \rd2[15]~I .oe_power_up = "low";
defparam \rd2[15]~I .oe_register_mode = "none";
defparam \rd2[15]~I .oe_sync_reset = "none";
defparam \rd2[15]~I .operation_mode = "output";
defparam \rd2[15]~I .output_async_reset = "none";
defparam \rd2[15]~I .output_power_up = "low";
defparam \rd2[15]~I .output_register_mode = "none";
defparam \rd2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[16]));
// synopsys translate_off
defparam \rd2[16]~I .input_async_reset = "none";
defparam \rd2[16]~I .input_power_up = "low";
defparam \rd2[16]~I .input_register_mode = "none";
defparam \rd2[16]~I .input_sync_reset = "none";
defparam \rd2[16]~I .oe_async_reset = "none";
defparam \rd2[16]~I .oe_power_up = "low";
defparam \rd2[16]~I .oe_register_mode = "none";
defparam \rd2[16]~I .oe_sync_reset = "none";
defparam \rd2[16]~I .operation_mode = "output";
defparam \rd2[16]~I .output_async_reset = "none";
defparam \rd2[16]~I .output_power_up = "low";
defparam \rd2[16]~I .output_register_mode = "none";
defparam \rd2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[17]));
// synopsys translate_off
defparam \rd2[17]~I .input_async_reset = "none";
defparam \rd2[17]~I .input_power_up = "low";
defparam \rd2[17]~I .input_register_mode = "none";
defparam \rd2[17]~I .input_sync_reset = "none";
defparam \rd2[17]~I .oe_async_reset = "none";
defparam \rd2[17]~I .oe_power_up = "low";
defparam \rd2[17]~I .oe_register_mode = "none";
defparam \rd2[17]~I .oe_sync_reset = "none";
defparam \rd2[17]~I .operation_mode = "output";
defparam \rd2[17]~I .output_async_reset = "none";
defparam \rd2[17]~I .output_power_up = "low";
defparam \rd2[17]~I .output_register_mode = "none";
defparam \rd2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[18]));
// synopsys translate_off
defparam \rd2[18]~I .input_async_reset = "none";
defparam \rd2[18]~I .input_power_up = "low";
defparam \rd2[18]~I .input_register_mode = "none";
defparam \rd2[18]~I .input_sync_reset = "none";
defparam \rd2[18]~I .oe_async_reset = "none";
defparam \rd2[18]~I .oe_power_up = "low";
defparam \rd2[18]~I .oe_register_mode = "none";
defparam \rd2[18]~I .oe_sync_reset = "none";
defparam \rd2[18]~I .operation_mode = "output";
defparam \rd2[18]~I .output_async_reset = "none";
defparam \rd2[18]~I .output_power_up = "low";
defparam \rd2[18]~I .output_register_mode = "none";
defparam \rd2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[19]));
// synopsys translate_off
defparam \rd2[19]~I .input_async_reset = "none";
defparam \rd2[19]~I .input_power_up = "low";
defparam \rd2[19]~I .input_register_mode = "none";
defparam \rd2[19]~I .input_sync_reset = "none";
defparam \rd2[19]~I .oe_async_reset = "none";
defparam \rd2[19]~I .oe_power_up = "low";
defparam \rd2[19]~I .oe_register_mode = "none";
defparam \rd2[19]~I .oe_sync_reset = "none";
defparam \rd2[19]~I .operation_mode = "output";
defparam \rd2[19]~I .output_async_reset = "none";
defparam \rd2[19]~I .output_power_up = "low";
defparam \rd2[19]~I .output_register_mode = "none";
defparam \rd2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[20]));
// synopsys translate_off
defparam \rd2[20]~I .input_async_reset = "none";
defparam \rd2[20]~I .input_power_up = "low";
defparam \rd2[20]~I .input_register_mode = "none";
defparam \rd2[20]~I .input_sync_reset = "none";
defparam \rd2[20]~I .oe_async_reset = "none";
defparam \rd2[20]~I .oe_power_up = "low";
defparam \rd2[20]~I .oe_register_mode = "none";
defparam \rd2[20]~I .oe_sync_reset = "none";
defparam \rd2[20]~I .operation_mode = "output";
defparam \rd2[20]~I .output_async_reset = "none";
defparam \rd2[20]~I .output_power_up = "low";
defparam \rd2[20]~I .output_register_mode = "none";
defparam \rd2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[21]));
// synopsys translate_off
defparam \rd2[21]~I .input_async_reset = "none";
defparam \rd2[21]~I .input_power_up = "low";
defparam \rd2[21]~I .input_register_mode = "none";
defparam \rd2[21]~I .input_sync_reset = "none";
defparam \rd2[21]~I .oe_async_reset = "none";
defparam \rd2[21]~I .oe_power_up = "low";
defparam \rd2[21]~I .oe_register_mode = "none";
defparam \rd2[21]~I .oe_sync_reset = "none";
defparam \rd2[21]~I .operation_mode = "output";
defparam \rd2[21]~I .output_async_reset = "none";
defparam \rd2[21]~I .output_power_up = "low";
defparam \rd2[21]~I .output_register_mode = "none";
defparam \rd2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[22]));
// synopsys translate_off
defparam \rd2[22]~I .input_async_reset = "none";
defparam \rd2[22]~I .input_power_up = "low";
defparam \rd2[22]~I .input_register_mode = "none";
defparam \rd2[22]~I .input_sync_reset = "none";
defparam \rd2[22]~I .oe_async_reset = "none";
defparam \rd2[22]~I .oe_power_up = "low";
defparam \rd2[22]~I .oe_register_mode = "none";
defparam \rd2[22]~I .oe_sync_reset = "none";
defparam \rd2[22]~I .operation_mode = "output";
defparam \rd2[22]~I .output_async_reset = "none";
defparam \rd2[22]~I .output_power_up = "low";
defparam \rd2[22]~I .output_register_mode = "none";
defparam \rd2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[23]));
// synopsys translate_off
defparam \rd2[23]~I .input_async_reset = "none";
defparam \rd2[23]~I .input_power_up = "low";
defparam \rd2[23]~I .input_register_mode = "none";
defparam \rd2[23]~I .input_sync_reset = "none";
defparam \rd2[23]~I .oe_async_reset = "none";
defparam \rd2[23]~I .oe_power_up = "low";
defparam \rd2[23]~I .oe_register_mode = "none";
defparam \rd2[23]~I .oe_sync_reset = "none";
defparam \rd2[23]~I .operation_mode = "output";
defparam \rd2[23]~I .output_async_reset = "none";
defparam \rd2[23]~I .output_power_up = "low";
defparam \rd2[23]~I .output_register_mode = "none";
defparam \rd2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[24]));
// synopsys translate_off
defparam \rd2[24]~I .input_async_reset = "none";
defparam \rd2[24]~I .input_power_up = "low";
defparam \rd2[24]~I .input_register_mode = "none";
defparam \rd2[24]~I .input_sync_reset = "none";
defparam \rd2[24]~I .oe_async_reset = "none";
defparam \rd2[24]~I .oe_power_up = "low";
defparam \rd2[24]~I .oe_register_mode = "none";
defparam \rd2[24]~I .oe_sync_reset = "none";
defparam \rd2[24]~I .operation_mode = "output";
defparam \rd2[24]~I .output_async_reset = "none";
defparam \rd2[24]~I .output_power_up = "low";
defparam \rd2[24]~I .output_register_mode = "none";
defparam \rd2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[25]));
// synopsys translate_off
defparam \rd2[25]~I .input_async_reset = "none";
defparam \rd2[25]~I .input_power_up = "low";
defparam \rd2[25]~I .input_register_mode = "none";
defparam \rd2[25]~I .input_sync_reset = "none";
defparam \rd2[25]~I .oe_async_reset = "none";
defparam \rd2[25]~I .oe_power_up = "low";
defparam \rd2[25]~I .oe_register_mode = "none";
defparam \rd2[25]~I .oe_sync_reset = "none";
defparam \rd2[25]~I .operation_mode = "output";
defparam \rd2[25]~I .output_async_reset = "none";
defparam \rd2[25]~I .output_power_up = "low";
defparam \rd2[25]~I .output_register_mode = "none";
defparam \rd2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[26]));
// synopsys translate_off
defparam \rd2[26]~I .input_async_reset = "none";
defparam \rd2[26]~I .input_power_up = "low";
defparam \rd2[26]~I .input_register_mode = "none";
defparam \rd2[26]~I .input_sync_reset = "none";
defparam \rd2[26]~I .oe_async_reset = "none";
defparam \rd2[26]~I .oe_power_up = "low";
defparam \rd2[26]~I .oe_register_mode = "none";
defparam \rd2[26]~I .oe_sync_reset = "none";
defparam \rd2[26]~I .operation_mode = "output";
defparam \rd2[26]~I .output_async_reset = "none";
defparam \rd2[26]~I .output_power_up = "low";
defparam \rd2[26]~I .output_register_mode = "none";
defparam \rd2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[27]));
// synopsys translate_off
defparam \rd2[27]~I .input_async_reset = "none";
defparam \rd2[27]~I .input_power_up = "low";
defparam \rd2[27]~I .input_register_mode = "none";
defparam \rd2[27]~I .input_sync_reset = "none";
defparam \rd2[27]~I .oe_async_reset = "none";
defparam \rd2[27]~I .oe_power_up = "low";
defparam \rd2[27]~I .oe_register_mode = "none";
defparam \rd2[27]~I .oe_sync_reset = "none";
defparam \rd2[27]~I .operation_mode = "output";
defparam \rd2[27]~I .output_async_reset = "none";
defparam \rd2[27]~I .output_power_up = "low";
defparam \rd2[27]~I .output_register_mode = "none";
defparam \rd2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[28]));
// synopsys translate_off
defparam \rd2[28]~I .input_async_reset = "none";
defparam \rd2[28]~I .input_power_up = "low";
defparam \rd2[28]~I .input_register_mode = "none";
defparam \rd2[28]~I .input_sync_reset = "none";
defparam \rd2[28]~I .oe_async_reset = "none";
defparam \rd2[28]~I .oe_power_up = "low";
defparam \rd2[28]~I .oe_register_mode = "none";
defparam \rd2[28]~I .oe_sync_reset = "none";
defparam \rd2[28]~I .operation_mode = "output";
defparam \rd2[28]~I .output_async_reset = "none";
defparam \rd2[28]~I .output_power_up = "low";
defparam \rd2[28]~I .output_register_mode = "none";
defparam \rd2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[29]));
// synopsys translate_off
defparam \rd2[29]~I .input_async_reset = "none";
defparam \rd2[29]~I .input_power_up = "low";
defparam \rd2[29]~I .input_register_mode = "none";
defparam \rd2[29]~I .input_sync_reset = "none";
defparam \rd2[29]~I .oe_async_reset = "none";
defparam \rd2[29]~I .oe_power_up = "low";
defparam \rd2[29]~I .oe_register_mode = "none";
defparam \rd2[29]~I .oe_sync_reset = "none";
defparam \rd2[29]~I .operation_mode = "output";
defparam \rd2[29]~I .output_async_reset = "none";
defparam \rd2[29]~I .output_power_up = "low";
defparam \rd2[29]~I .output_register_mode = "none";
defparam \rd2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[30]));
// synopsys translate_off
defparam \rd2[30]~I .input_async_reset = "none";
defparam \rd2[30]~I .input_power_up = "low";
defparam \rd2[30]~I .input_register_mode = "none";
defparam \rd2[30]~I .input_sync_reset = "none";
defparam \rd2[30]~I .oe_async_reset = "none";
defparam \rd2[30]~I .oe_power_up = "low";
defparam \rd2[30]~I .oe_register_mode = "none";
defparam \rd2[30]~I .oe_sync_reset = "none";
defparam \rd2[30]~I .operation_mode = "output";
defparam \rd2[30]~I .output_async_reset = "none";
defparam \rd2[30]~I .output_power_up = "low";
defparam \rd2[30]~I .output_register_mode = "none";
defparam \rd2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd2[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd2[31]));
// synopsys translate_off
defparam \rd2[31]~I .input_async_reset = "none";
defparam \rd2[31]~I .input_power_up = "low";
defparam \rd2[31]~I .input_register_mode = "none";
defparam \rd2[31]~I .input_sync_reset = "none";
defparam \rd2[31]~I .oe_async_reset = "none";
defparam \rd2[31]~I .oe_power_up = "low";
defparam \rd2[31]~I .oe_register_mode = "none";
defparam \rd2[31]~I .oe_sync_reset = "none";
defparam \rd2[31]~I .operation_mode = "output";
defparam \rd2[31]~I .output_async_reset = "none";
defparam \rd2[31]~I .output_power_up = "low";
defparam \rd2[31]~I .output_register_mode = "none";
defparam \rd2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
