-- Project:   freesoc
-- Generated: 06/14/2016 11:11:19
-- PSoC Creator  3.3 CP3

ENTITY freesoc IS
    PORT(
        Left_HB25_PWM_Pin(0)_PAD : INOUT std_ulogic;
        Left_HB25_Enable_Pin(0)_PAD : OUT std_ulogic;
        Right_HB25_PWM_Pin(0)_PAD : INOUT std_ulogic;
        Right_HB25_Enable_Pin(0)_PAD : OUT std_ulogic;
        Left_Encoder_A(0)_PAD : IN std_ulogic;
        Left_Encoder_B(0)_PAD : IN std_ulogic;
        Right_Encoder_A(0)_PAD : IN std_ulogic;
        Right_Encoder_B(0)_PAD : IN std_ulogic;
        I2C_SDA(0)_PAD : INOUT std_ulogic;
        I2C_SCL(0)_PAD : INOUT std_ulogic;
        Mainloop_Pin(0)_PAD : OUT std_ulogic;
        Front_Echo_Pin_0(0)_PAD : IN std_ulogic;
        Front_Trigger_0(0)_PAD : OUT std_ulogic;
        Front_Trigger_1(0)_PAD : OUT std_ulogic;
        Front_Trigger_2(0)_PAD : OUT std_ulogic;
        Front_Trigger_3(0)_PAD : OUT std_ulogic;
        Front_Trigger_4(0)_PAD : OUT std_ulogic;
        Front_Trigger_5(0)_PAD : OUT std_ulogic;
        Front_Trigger_6(0)_PAD : OUT std_ulogic;
        Front_Trigger_7(0)_PAD : OUT std_ulogic;
        Rear_Trigger_0(0)_PAD : OUT std_ulogic;
        Rear_Trigger_1(0)_PAD : OUT std_ulogic;
        Rear_Trigger_2(0)_PAD : OUT std_ulogic;
        Rear_Trigger_3(0)_PAD : OUT std_ulogic;
        Rear_Trigger_4(0)_PAD : OUT std_ulogic;
        Rear_Trigger_5(0)_PAD : OUT std_ulogic;
        Rear_Trigger_6(0)_PAD : OUT std_ulogic;
        Rear_Trigger_7(0)_PAD : OUT std_ulogic;
        Rear_Echo_Pin_0(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_1(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_2(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_3(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_4(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_5(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_6(0)_PAD : IN std_ulogic;
        Front_Echo_Pin_7(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_1(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_2(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_3(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_4(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_5(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_6(0)_PAD : IN std_ulogic;
        Rear_Echo_Pin_7(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END freesoc;

ARCHITECTURE __DEFAULT__ OF freesoc IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Front_Echo_Pin_0(0)__PA : bit;
    SIGNAL Front_Echo_Pin_1(0)__PA : bit;
    SIGNAL Front_Echo_Pin_2(0)__PA : bit;
    SIGNAL Front_Echo_Pin_3(0)__PA : bit;
    SIGNAL Front_Echo_Pin_4(0)__PA : bit;
    SIGNAL Front_Echo_Pin_5(0)__PA : bit;
    SIGNAL Front_Echo_Pin_6(0)__PA : bit;
    SIGNAL Front_Echo_Pin_7(0)__PA : bit;
    SIGNAL Front_Trigger_0(0)__PA : bit;
    SIGNAL Front_Trigger_1(0)__PA : bit;
    SIGNAL Front_Trigger_2(0)__PA : bit;
    SIGNAL Front_Trigger_3(0)__PA : bit;
    SIGNAL Front_Trigger_4(0)__PA : bit;
    SIGNAL Front_Trigger_5(0)__PA : bit;
    SIGNAL Front_Trigger_6(0)__PA : bit;
    SIGNAL Front_Trigger_7(0)__PA : bit;
    SIGNAL I2C_SCL(0)__PA : bit;
    SIGNAL I2C_SDA(0)__PA : bit;
    SIGNAL Infrared_Pin_0(0)__PA : bit;
    SIGNAL Infrared_Pin_1(0)__PA : bit;
    SIGNAL Infrared_Pin_10(0)__PA : bit;
    SIGNAL Infrared_Pin_11(0)__PA : bit;
    SIGNAL Infrared_Pin_12(0)__PA : bit;
    SIGNAL Infrared_Pin_13(0)__PA : bit;
    SIGNAL Infrared_Pin_14(0)__PA : bit;
    SIGNAL Infrared_Pin_15(0)__PA : bit;
    SIGNAL Infrared_Pin_2(0)__PA : bit;
    SIGNAL Infrared_Pin_3(0)__PA : bit;
    SIGNAL Infrared_Pin_4(0)__PA : bit;
    SIGNAL Infrared_Pin_5(0)__PA : bit;
    SIGNAL Infrared_Pin_6(0)__PA : bit;
    SIGNAL Infrared_Pin_7(0)__PA : bit;
    SIGNAL Infrared_Pin_8(0)__PA : bit;
    SIGNAL Infrared_Pin_9(0)__PA : bit;
    SIGNAL Left_Encoder_A(0)__PA : bit;
    SIGNAL Left_Encoder_B(0)__PA : bit;
    SIGNAL Left_HB25_Enable_Pin(0)__PA : bit;
    SIGNAL Left_HB25_PWM_Pin(0)__PA : bit;
    SIGNAL MODIN3_0 : bit;
    ATTRIBUTE placement_force OF MODIN3_0 : SIGNAL IS "U(0,1,A)2";
    SIGNAL MODIN3_1 : bit;
    ATTRIBUTE placement_force OF MODIN3_1 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Mainloop_Pin(0)__PA : bit;
    SIGNAL Net_1537 : bit;
    ATTRIBUTE placement_force OF Net_1537 : SIGNAL IS "U(2,2,A)2";
    SIGNAL Net_1584 : bit;
    SIGNAL Net_3173 : bit;
    SIGNAL Net_3174 : bit;
    SIGNAL Net_39 : bit;
    ATTRIBUTE placement_force OF Net_39 : SIGNAL IS "U(3,3,A)3";
    SIGNAL Net_51 : bit;
    SIGNAL Net_7792 : bit;
    SIGNAL Net_7860 : bit;
    SIGNAL Net_7952 : bit;
    ATTRIBUTE udbclken_assigned OF Net_7952 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_7952 : SIGNAL IS true;
    SIGNAL Net_7952_local : bit;
    SIGNAL Net_7954 : bit;
    SIGNAL Net_7963 : bit;
    SIGNAL Net_7964_0 : bit;
    SIGNAL Net_7964_1 : bit;
    SIGNAL Net_7964_2 : bit;
    SIGNAL Net_7981 : bit;
    ATTRIBUTE placement_force OF Net_7981 : SIGNAL IS "U(1,2,B)3";
    SIGNAL Net_7982 : bit;
    ATTRIBUTE placement_force OF Net_7982 : SIGNAL IS "U(1,5,B)2";
    SIGNAL Net_7983 : bit;
    ATTRIBUTE placement_force OF Net_7983 : SIGNAL IS "U(1,1,A)2";
    SIGNAL Net_7984 : bit;
    ATTRIBUTE placement_force OF Net_7984 : SIGNAL IS "U(1,5,A)3";
    SIGNAL Net_7985 : bit;
    ATTRIBUTE placement_force OF Net_7985 : SIGNAL IS "U(1,2,B)1";
    SIGNAL Net_7986 : bit;
    ATTRIBUTE placement_force OF Net_7986 : SIGNAL IS "U(1,3,B)3";
    SIGNAL Net_7987 : bit;
    ATTRIBUTE placement_force OF Net_7987 : SIGNAL IS "U(1,4,B)0";
    SIGNAL Net_7988 : bit;
    ATTRIBUTE placement_force OF Net_7988 : SIGNAL IS "U(1,1,A)3";
    SIGNAL Net_7989 : bit;
    SIGNAL Net_7990_0 : bit;
    SIGNAL Net_7990_1 : bit;
    SIGNAL Net_7990_2 : bit;
    SIGNAL Net_8007 : bit;
    ATTRIBUTE placement_force OF Net_8007 : SIGNAL IS "U(0,0,B)0";
    ATTRIBUTE soft OF Net_8007 : SIGNAL IS 1;
    SIGNAL Net_8008 : bit;
    SIGNAL Net_8022 : bit;
    SIGNAL Net_8023 : bit;
    SIGNAL Net_8024 : bit;
    SIGNAL Net_8025 : bit;
    SIGNAL Net_8026 : bit;
    SIGNAL Net_8027 : bit;
    SIGNAL Net_8028 : bit;
    SIGNAL Net_8029 : bit;
    SIGNAL Net_8089 : bit;
    ATTRIBUTE placement_force OF Net_8089 : SIGNAL IS "U(0,4,B)0";
    ATTRIBUTE soft OF Net_8089 : SIGNAL IS 1;
    SIGNAL Net_8113 : bit;
    SIGNAL Net_8114 : bit;
    SIGNAL Net_8115 : bit;
    SIGNAL Net_8116 : bit;
    SIGNAL Net_8117 : bit;
    SIGNAL Net_8118 : bit;
    SIGNAL Net_8119 : bit;
    SIGNAL Net_8120 : bit;
    SIGNAL Net_8121 : bit;
    SIGNAL Net_8122 : bit;
    SIGNAL Net_8125 : bit;
    ATTRIBUTE placement_force OF Net_8125 : SIGNAL IS "U(0,5,B)2";
    SIGNAL Net_8126 : bit;
    ATTRIBUTE placement_force OF Net_8126 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_8127 : bit;
    ATTRIBUTE placement_force OF Net_8127 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Net_8128 : bit;
    ATTRIBUTE placement_force OF Net_8128 : SIGNAL IS "U(1,0,B)2";
    SIGNAL Net_8129 : bit;
    ATTRIBUTE placement_force OF Net_8129 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_8130 : bit;
    ATTRIBUTE placement_force OF Net_8130 : SIGNAL IS "U(1,5,A)1";
    SIGNAL Net_8131 : bit;
    ATTRIBUTE placement_force OF Net_8131 : SIGNAL IS "U(3,3,B)2";
    SIGNAL Net_8147 : bit;
    ATTRIBUTE placement_force OF Net_8147 : SIGNAL IS "U(1,0,B)1";
    SIGNAL Net_8520 : bit;
    SIGNAL Net_8522 : bit;
    SIGNAL Net_8525 : bit;
    SIGNAL Net_8538 : bit;
    SIGNAL Net_8551 : bit;
    SIGNAL Net_8580 : bit;
    ATTRIBUTE udbclken_assigned OF Net_8580 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_8580 : SIGNAL IS true;
    SIGNAL Net_8580_local : bit;
    SIGNAL Net_8613 : bit;
    ATTRIBUTE udbclken_assigned OF Net_8613 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_8613 : SIGNAL IS true;
    SIGNAL Net_8613_local : bit;
    SIGNAL Net_95 : bit;
    SIGNAL Net_96 : bit;
    SIGNAL Rear_Echo_Pin_0(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_1(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_2(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_3(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_4(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_5(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_6(0)__PA : bit;
    SIGNAL Rear_Echo_Pin_7(0)__PA : bit;
    SIGNAL Rear_Trigger_0(0)__PA : bit;
    SIGNAL Rear_Trigger_1(0)__PA : bit;
    SIGNAL Rear_Trigger_2(0)__PA : bit;
    SIGNAL Rear_Trigger_3(0)__PA : bit;
    SIGNAL Rear_Trigger_4(0)__PA : bit;
    SIGNAL Rear_Trigger_5(0)__PA : bit;
    SIGNAL Rear_Trigger_6(0)__PA : bit;
    SIGNAL Rear_Trigger_7(0)__PA : bit;
    SIGNAL Right_Encoder_A(0)__PA : bit;
    SIGNAL Right_Encoder_B(0)__PA : bit;
    SIGNAL Right_HB25_Enable_Pin(0)__PA : bit;
    SIGNAL Right_HB25_PWM_Pin(0)__PA : bit;
    SIGNAL \EZI2C_Slave:Net_172\ : bit;
    SIGNAL \EZI2C_Slave:Net_173\ : bit;
    SIGNAL \EZI2C_Slave:Net_174\ : bit;
    SIGNAL \EZI2C_Slave:Net_175\ : bit;
    SIGNAL \EZI2C_Slave:Net_181\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_0\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_10\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_11\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_1\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_2\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_3\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_4\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_5\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_6\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_7\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_8\ : bit;
    SIGNAL \Front_ADC_SAR:Net_207_9\ : bit;
    SIGNAL \Front_ADC_SAR:Net_252\ : bit;
    SIGNAL \Front_ADC_SAR:Net_376\ : bit;
    ATTRIBUTE global_signal OF \Front_ADC_SAR:Net_376\ : SIGNAL IS true;
    SIGNAL \Front_ADC_SAR:Net_376_local\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Front_Echo_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Front_Echo_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \Front_Echo_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \Front_Echo_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \Front_Echo_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \Front_Echo_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \Front_Echo_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \Front_Echo_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Front_Trigger_Reg:control_2\ : bit;
    SIGNAL \Front_Trigger_Reg:control_3\ : bit;
    SIGNAL \Front_Trigger_Reg:control_4\ : bit;
    SIGNAL \Front_Trigger_Reg:control_5\ : bit;
    SIGNAL \Front_Trigger_Reg:control_6\ : bit;
    SIGNAL \Front_Trigger_Reg:control_7\ : bit;
    SIGNAL \Front_Trigger_Select_Reg:control_3\ : bit;
    SIGNAL \Front_Trigger_Select_Reg:control_4\ : bit;
    SIGNAL \Front_Trigger_Select_Reg:control_5\ : bit;
    SIGNAL \Front_Trigger_Select_Reg:control_6\ : bit;
    SIGNAL \Front_Trigger_Select_Reg:control_7\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_HB25_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \Left_QuadDec:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1203\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \Left_QuadDec:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1203_split\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Left_QuadDec:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1251\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Left_QuadDec:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1251_split\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \Left_QuadDec:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1260\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \Left_QuadDec:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_1275\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \Left_QuadDec:Net_530\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_530\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Left_QuadDec:Net_611\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:Net_611\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \Left_QuadDec:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:error\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Left_QuadDec:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_A_filt\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \Left_QuadDec:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:quad_B_filt\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \Left_QuadDec:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:state_0\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \Left_QuadDec:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \Left_QuadDec:bQuadDec:state_1\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Rear_ADC_SAR:Net_207_0\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_10\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_11\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_1\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_2\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_3\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_4\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_5\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_6\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_7\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_8\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_207_9\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_252\ : bit;
    SIGNAL \Rear_ADC_SAR:Net_376\ : bit;
    ATTRIBUTE global_signal OF \Rear_ADC_SAR:Net_376\ : SIGNAL IS true;
    SIGNAL \Rear_ADC_SAR:Net_376_local\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Rear_Echo_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Rear_Echo_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \Rear_Echo_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \Rear_Echo_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Rear_Echo_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \Rear_Echo_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Rear_Trigger_Reg:control_2\ : bit;
    SIGNAL \Rear_Trigger_Reg:control_3\ : bit;
    SIGNAL \Rear_Trigger_Reg:control_4\ : bit;
    SIGNAL \Rear_Trigger_Reg:control_5\ : bit;
    SIGNAL \Rear_Trigger_Reg:control_6\ : bit;
    SIGNAL \Rear_Trigger_Reg:control_7\ : bit;
    SIGNAL \Rear_Trigger_Select_Reg:control_3\ : bit;
    SIGNAL \Rear_Trigger_Select_Reg:control_4\ : bit;
    SIGNAL \Rear_Trigger_Select_Reg:control_5\ : bit;
    SIGNAL \Rear_Trigger_Select_Reg:control_6\ : bit;
    SIGNAL \Rear_Trigger_Select_Reg:control_7\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_HB25_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Right_QuadDec:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1203\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \Right_QuadDec:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1203_split\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Right_QuadDec:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1251\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \Right_QuadDec:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1251_split\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \Right_QuadDec:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1260\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Right_QuadDec:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_1275\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Right_QuadDec:Net_530\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_530\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \Right_QuadDec:Net_611\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:Net_611\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Right_QuadDec:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:error\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \Right_QuadDec:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_A_filt\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \Right_QuadDec:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:quad_B_filt\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \Right_QuadDec:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:state_0\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Right_QuadDec:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \Right_QuadDec:bQuadDec:state_1\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Left_HB25_PWM_Pin_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Left_HB25_PWM_Pin_net_0 : SIGNAL IS true;
    SIGNAL tmpOE__bufoe_1_net_0 : bit;
    ATTRIBUTE placement_force OF tmpOE__bufoe_1_net_0 : SIGNAL IS "U(2,4,B)1";
    SIGNAL tmpOE__bufoe_2_net_0 : bit;
    ATTRIBUTE placement_force OF tmpOE__bufoe_2_net_0 : SIGNAL IS "U(2,4,A)1";
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Left_HB25_PWM_Pin(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Left_HB25_PWM_Pin(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Left_HB25_Enable_Pin(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Left_HB25_Enable_Pin(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Right_HB25_PWM_Pin(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Right_HB25_PWM_Pin(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Right_HB25_Enable_Pin(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Right_HB25_Enable_Pin(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Left_Encoder_A(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Left_Encoder_A(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Left_Encoder_B(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Left_Encoder_B(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Right_Encoder_A(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Right_Encoder_A(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Right_Encoder_B(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Right_Encoder_B(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF I2C_SDA(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF I2C_SDA(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF I2C_SCL(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF I2C_SCL(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Mainloop_Pin(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Mainloop_Pin(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_0(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Front_Echo_Pin_0(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Front_Trigger_0(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Front_Trigger_0(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF Front_Trigger_1(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Front_Trigger_1(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Front_Trigger_2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Front_Trigger_2(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF Front_Trigger_3(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Front_Trigger_3(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Front_Trigger_4(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Front_Trigger_4(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Front_Trigger_5(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Front_Trigger_5(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Front_Trigger_6(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Front_Trigger_6(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Front_Trigger_7(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Front_Trigger_7(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Rear_Trigger_0(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Rear_Trigger_0(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Rear_Trigger_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Rear_Trigger_1(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Rear_Trigger_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rear_Trigger_2(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Rear_Trigger_3(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Rear_Trigger_3(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Rear_Trigger_4(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Rear_Trigger_4(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Rear_Trigger_5(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Rear_Trigger_5(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Rear_Trigger_6(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Rear_Trigger_6(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF Rear_Trigger_7(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Rear_Trigger_7(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_0(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Rear_Echo_Pin_0(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Front_Echo_Pin_1(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_2(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Front_Echo_Pin_2(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_3(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF Front_Echo_Pin_3(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_4(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF Front_Echo_Pin_4(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_5(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF Front_Echo_Pin_5(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_6(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF Front_Echo_Pin_6(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Front_Echo_Pin_7(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF Front_Echo_Pin_7(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_1(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF Rear_Echo_Pin_1(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_2(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF Rear_Echo_Pin_2(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_3(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF Rear_Echo_Pin_3(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_4(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF Rear_Echo_Pin_4(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_5(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF Rear_Echo_Pin_5(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_6(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF Rear_Echo_Pin_6(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF Rear_Echo_Pin_7(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF Rear_Echo_Pin_7(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF Infrared_Pin_0(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF Infrared_Pin_0(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Infrared_Pin_1(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF Infrared_Pin_1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Infrared_Pin_2(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF Infrared_Pin_2(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Infrared_Pin_3(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF Infrared_Pin_3(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Infrared_Pin_4(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF Infrared_Pin_4(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Infrared_Pin_5(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF Infrared_Pin_5(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Infrared_Pin_6(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF Infrared_Pin_6(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Infrared_Pin_7(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF Infrared_Pin_7(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Infrared_Pin_8(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF Infrared_Pin_8(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Infrared_Pin_9(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF Infrared_Pin_9(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Infrared_Pin_10(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF Infrared_Pin_10(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Infrared_Pin_11(0) : LABEL IS "iocell55";
    ATTRIBUTE Location OF Infrared_Pin_11(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Infrared_Pin_12(0) : LABEL IS "iocell56";
    ATTRIBUTE Location OF Infrared_Pin_12(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Infrared_Pin_13(0) : LABEL IS "iocell57";
    ATTRIBUTE Location OF Infrared_Pin_13(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Infrared_Pin_14(0) : LABEL IS "iocell58";
    ATTRIBUTE Location OF Infrared_Pin_14(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Infrared_Pin_15(0) : LABEL IS "iocell59";
    ATTRIBUTE Location OF Infrared_Pin_15(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell60";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell61";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_530\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Left_QuadDec:Net_530\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_611\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Left_QuadDec:Net_611\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_530\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Right_QuadDec:Net_530\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_611\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Right_QuadDec:Net_611\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_8089 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_8089 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_8007 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_8007 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_8147 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_8147 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_8131 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_8131 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_8130 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_8130 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_8129 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_8129 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_8128 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_8128 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_8127 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_8127 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_8126 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_8126 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_8125 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_8125 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_7981 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_7981 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_7982 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_7982 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_7983 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_7983 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_7984 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_7984 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_7985 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_7985 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_7986 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_7986 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_7987 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_7987 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_7988 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_7988 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:trig_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:status_tc\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:trig_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \Left_QuadDec:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:Stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \Right_QuadDec:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:Stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \EZI2C_Slave:I2C_Prim\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \EZI2C_Slave:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF Front_Echo_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Front_Trigger_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Front_Trigger_Reg:Sync:ctrl_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Front_Trigger_Select_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Front_Trigger_Select_Reg:Sync:ctrl_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Rear_Trigger_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Rear_Trigger_Reg:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rear_Trigger_Select_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Rear_Trigger_Select_Reg:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF Rear_Echo_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \Front_ADC_SAR:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \Front_ADC_SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE Location OF \Rear_ADC_SAR:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \Rear_ADC_SAR:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF Front_EOS_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF Rear_EOS_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ord_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(25)]";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF tmpOE__bufoe_1_net_0 : LABEL IS "macrocell51";
    ATTRIBUTE Location OF tmpOE__bufoe_1_net_0 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Left_HB25_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Left_HB25_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_1537 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_1537 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF tmpOE__bufoe_2_net_0 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF tmpOE__bufoe_2_net_0 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_HB25_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Right_HB25_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_39 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF Net_39 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1251\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1251\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1275\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1275\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1251_split\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1251_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1203\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1203\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1260\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1260\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:error\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:error\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:state_1\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:state_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_QuadDec:bQuadDec:state_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Left_QuadDec:bQuadDec:state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1251\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1251\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1275\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1275\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Left_QuadDec:Net_1203_split\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Left_QuadDec:Net_1203_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1203\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1203\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1260\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1260\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:error\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:error\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:state_1\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:state_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_QuadDec:bQuadDec:state_0\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Right_QuadDec:bQuadDec:state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:capture_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1251_split\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1251_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF MODIN3_1 : LABEL IS "macrocell87";
    ATTRIBUTE Location OF MODIN3_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF MODIN3_0 : LABEL IS "macrocell88";
    ATTRIBUTE Location OF MODIN3_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:timer_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:trig_disable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Right_QuadDec:Net_1203_split\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \Right_QuadDec:Net_1203_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:capture_last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:timer_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:trig_disable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Front_Echo_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Front_Echo_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(0,5)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \Front_ADC_SAR:Net_376\,
            dclk_0 => \Front_ADC_SAR:Net_376_local\,
            dclk_glb_1 => \Rear_ADC_SAR:Net_376\,
            dclk_1 => \Rear_ADC_SAR:Net_376_local\,
            dclk_glb_2 => Net_8613,
            dclk_2 => Net_8613_local,
            dclk_glb_3 => Net_7952,
            dclk_3 => Net_7952_local,
            dclk_glb_4 => Net_8580,
            dclk_4 => Net_8580_local);

    Left_HB25_PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5eb4675e-8b87-47b4-99fa-b644dfb4cbba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Left_HB25_PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_HB25_PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_HB25_PWM_Pin(0)__PA,
            oe => tmpOE__bufoe_1_net_0,
            fb => Net_1584,
            pin_input => Net_1537,
            pad_out => Left_HB25_PWM_Pin(0)_PAD,
            pad_in => Left_HB25_PWM_Pin(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_HB25_Enable_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ff754019-470f-4b14-83ea-6a3b9aa8205f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_HB25_Enable_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_HB25_Enable_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Left_HB25_Enable_Pin(0)__PA,
            oe => open,
            pad_in => Left_HB25_Enable_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_HB25_PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "f8308eb2-91f6-4f55-939e-4cce05d79af9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Right_HB25_PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_HB25_PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_HB25_PWM_Pin(0)__PA,
            oe => tmpOE__bufoe_2_net_0,
            fb => Net_51,
            pin_input => Net_39,
            pad_out => Right_HB25_PWM_Pin(0)_PAD,
            pad_in => Right_HB25_PWM_Pin(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_HB25_Enable_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4b65f6b8-6903-4422-a9b0-f75588e221f8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_HB25_Enable_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_HB25_Enable_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Right_HB25_Enable_Pin(0)__PA,
            oe => open,
            pad_in => Right_HB25_Enable_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "afd8974a-1c95-4489-8b1e-cedbb3db1258",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Encoder_A(0)__PA,
            oe => open,
            fb => Net_3173,
            pad_in => Left_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e1faed9a-c732-4623-bbe1-09cb493919ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Encoder_B(0)__PA,
            oe => open,
            fb => Net_3174,
            pad_in => Left_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5668b4cb-92b7-49e0-9e2b-93e5fd2ec2c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Encoder_A(0)__PA,
            oe => open,
            fb => Net_95,
            pad_in => Right_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "475843b2-b88c-4a48-a037-0ab805a7187c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Encoder_B(0)__PA,
            oe => open,
            fb => Net_96,
            pad_in => Right_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "f647d4cf-911e-4a18-a619-461280988c5c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2C_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SDA(0)__PA,
            oe => open,
            fb => \EZI2C_Slave:Net_181\,
            pin_input => \EZI2C_Slave:Net_173\,
            pad_out => I2C_SDA(0)_PAD,
            pad_in => I2C_SDA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "e4972718-9f7a-47da-88c3-81b20b58cd1c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2C_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SCL(0)__PA,
            oe => open,
            fb => \EZI2C_Slave:Net_175\,
            pin_input => \EZI2C_Slave:Net_174\,
            pad_out => I2C_SCL(0)_PAD,
            pad_in => I2C_SCL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Mainloop_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c2f5ae8c-859e-4af6-a83e-3a94b25fd880",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Mainloop_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Mainloop_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Mainloop_Pin(0)__PA,
            oe => open,
            pad_in => Mainloop_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "15c6df1b-9be8-443d-b4cf-c4c575035a62",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_0(0)__PA,
            oe => open,
            fb => Net_8115,
            pad_in => Front_Echo_Pin_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2210a26c-abc3-49c0-8624-9b0fcb96b491",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_0(0)__PA,
            oe => open,
            pin_input => Net_8147,
            pad_out => Front_Trigger_0(0)_PAD,
            pad_in => Front_Trigger_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "652b473a-7f83-4af3-800c-3240a3aa9124",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_1(0)__PA,
            oe => open,
            pin_input => Net_8131,
            pad_out => Front_Trigger_1(0)_PAD,
            pad_in => Front_Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3399c2a5-393d-421a-bec6-b44012de51e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_2(0)__PA,
            oe => open,
            pin_input => Net_8130,
            pad_out => Front_Trigger_2(0)_PAD,
            pad_in => Front_Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1f61db9-da1e-47dc-98ec-0a869a46abcb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_3(0)__PA,
            oe => open,
            pin_input => Net_8129,
            pad_out => Front_Trigger_3(0)_PAD,
            pad_in => Front_Trigger_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2fa3d339-a293-4a50-a546-69eb38817910",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_4(0)__PA,
            oe => open,
            pin_input => Net_8128,
            pad_out => Front_Trigger_4(0)_PAD,
            pad_in => Front_Trigger_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3d31bdb7-9d4d-4bb9-ba0d-2b55d9a8ffbb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_5(0)__PA,
            oe => open,
            pin_input => Net_8127,
            pad_out => Front_Trigger_5(0)_PAD,
            pad_in => Front_Trigger_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a2bee7d9-9b45-4775-a8cc-94083aeccaf8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_6(0)__PA,
            oe => open,
            pin_input => Net_8126,
            pad_out => Front_Trigger_6(0)_PAD,
            pad_in => Front_Trigger_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Trigger_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e083f32c-d835-4d3b-8440-2680298793cf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Front_Trigger_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Trigger_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Trigger_7(0)__PA,
            oe => open,
            pin_input => Net_8125,
            pad_out => Front_Trigger_7(0)_PAD,
            pad_in => Front_Trigger_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e0ba417a-1759-4fb7-9954-9d5b9090b9b5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_0(0)__PA,
            oe => open,
            pin_input => Net_7981,
            pad_out => Rear_Trigger_0(0)_PAD,
            pad_in => Rear_Trigger_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aeef20c0-b6a4-4d83-8a3c-81f06d4fe03e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_1(0)__PA,
            oe => open,
            pin_input => Net_7982,
            pad_out => Rear_Trigger_1(0)_PAD,
            pad_in => Rear_Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6e7d5a23-1e55-4720-a86a-c3ddae16ffca",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_2(0)__PA,
            oe => open,
            pin_input => Net_7983,
            pad_out => Rear_Trigger_2(0)_PAD,
            pad_in => Rear_Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ba87a828-4248-4a01-a81c-975681ecec35",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_3(0)__PA,
            oe => open,
            pin_input => Net_7984,
            pad_out => Rear_Trigger_3(0)_PAD,
            pad_in => Rear_Trigger_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "212424cd-2c7b-43ba-b745-847a375dfe47",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_4(0)__PA,
            oe => open,
            pin_input => Net_7985,
            pad_out => Rear_Trigger_4(0)_PAD,
            pad_in => Rear_Trigger_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "07a99390-cffa-44c0-a355-de5cbd7906af",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_5(0)__PA,
            oe => open,
            pin_input => Net_7986,
            pad_out => Rear_Trigger_5(0)_PAD,
            pad_in => Rear_Trigger_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0a93a00a-d035-4c48-9bfc-97a85ea9ba3a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_6(0)__PA,
            oe => open,
            pin_input => Net_7987,
            pad_out => Rear_Trigger_6(0)_PAD,
            pad_in => Rear_Trigger_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Trigger_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3a793e6c-5f4b-44bf-be5a-24c13024b551",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rear_Trigger_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Trigger_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Trigger_7(0)__PA,
            oe => open,
            pin_input => Net_7988,
            pad_out => Rear_Trigger_7(0)_PAD,
            pad_in => Rear_Trigger_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "31c88534-fe09-47be-bcdf-d94475f03fe9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_0(0)__PA,
            oe => open,
            fb => Net_8029,
            pad_in => Rear_Echo_Pin_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "51daf91d-e4ec-4017-9509-eeb1df081f93",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_1(0)__PA,
            oe => open,
            fb => Net_8116,
            pad_in => Front_Echo_Pin_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "17338855-e3c9-4c07-ba03-0bfc0fa6d6a5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_2(0)__PA,
            oe => open,
            fb => Net_8117,
            pad_in => Front_Echo_Pin_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "35f45373-cc61-45fa-b70b-965722bd8192",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_3(0)__PA,
            oe => open,
            fb => Net_8118,
            pad_in => Front_Echo_Pin_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eb564e36-69f4-4dde-8a68-00c36a75bbcc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_4(0)__PA,
            oe => open,
            fb => Net_8119,
            pad_in => Front_Echo_Pin_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "23082f61-1591-4b0c-bd80-dfccd87264a8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_5(0)__PA,
            oe => open,
            fb => Net_8120,
            pad_in => Front_Echo_Pin_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "76fcec6c-3314-4cde-88a2-7a07894281e1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_6(0)__PA,
            oe => open,
            fb => Net_8121,
            pad_in => Front_Echo_Pin_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Front_Echo_Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b78d5658-9d0a-4635-898d-98f5620bc3fc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Front_Echo_Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Front_Echo_Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Front_Echo_Pin_7(0)__PA,
            oe => open,
            fb => Net_8122,
            pad_in => Front_Echo_Pin_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d75ca7e3-b0e2-415b-96a9-2e8cf706a246",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_1(0)__PA,
            oe => open,
            fb => Net_8028,
            pad_in => Rear_Echo_Pin_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "93bfbafe-d9da-4cfd-ae58-353c9a1a2ae6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_2(0)__PA,
            oe => open,
            fb => Net_8027,
            pad_in => Rear_Echo_Pin_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "be4e6a75-1bf2-43b7-81af-e5593ac0d04f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_3(0)__PA,
            oe => open,
            fb => Net_8026,
            pad_in => Rear_Echo_Pin_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "26046f87-1e8f-420a-a64d-6250dc8d64eb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_4(0)__PA,
            oe => open,
            fb => Net_8025,
            pad_in => Rear_Echo_Pin_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aaeca139-a7a8-4bf6-a5ca-52b1561ec1d1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_5(0)__PA,
            oe => open,
            fb => Net_8024,
            pad_in => Rear_Echo_Pin_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c18da192-5cb0-496c-b706-1a60738f418a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_6(0)__PA,
            oe => open,
            fb => Net_8023,
            pad_in => Rear_Echo_Pin_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rear_Echo_Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e9675a9-cf03-40e8-9274-47ce35798251",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rear_Echo_Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rear_Echo_Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rear_Echo_Pin_7(0)__PA,
            oe => open,
            fb => Net_8022,
            pad_in => Rear_Echo_Pin_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_0(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "956746c4-76c4-4f09-996f-9b3f65f58f79",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c7c3a20e-75b3-4407-9af3-e596da33a29a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e35ec469-2cda-422e-b4e8-4dd233fd0a8b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b4ba0633-cc6f-4341-a5d4-2680e5ded486",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d9d66d1a-e83a-4336-b612-2adf1a423591",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_5(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9d0f6511-7e85-4f35-ab17-6166fabe38c9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_6(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "fe925c55-46a8-42d2-ba9a-912ea4e6c392",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_7(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_8:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "84d494ef-e7bc-42e8-a1a9-88e5e4a431d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_8(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_9:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "bf291f87-dc7e-4582-acc9-2c323b6ef579",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_9(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_10:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d70a705b-c49f-474f-af46-7c4f6c4a3135",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_10(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_11:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4d6e92af-cd05-416c-985f-cb5390dffbdf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_11(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_12:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a2050ae9-06ee-4a1d-9946-0bcc8eb73926",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_12(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_13:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "158ef2f5-8041-4bb2-86f0-048fa733f11a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_13(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_14:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "fe9b76d7-1fc8-438d-a862-359a696d58f3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_14(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Pin_15:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "bc95391e-b772-407d-8fd1-c6695395c29a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Pin_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Pin_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Pin_15(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Left_QuadDec:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:reload\,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\,
            main_2 => \Left_QuadDec:Cnt16:CounterUDB:overflow\);

    \Left_QuadDec:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:status_0\,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:prevCompare\);

    \Left_QuadDec:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:status_2\,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:overflow\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);

    \Left_QuadDec:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:status_3\,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:status_1\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);

    \Left_QuadDec:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:count_enable\,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:control_7\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Left_QuadDec:Net_1203\);

    \Left_QuadDec:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_530\,
            main_0 => \Left_QuadDec:Net_1275\,
            main_1 => \Left_QuadDec:Net_1251\,
            main_2 => \Left_QuadDec:Cnt16:CounterUDB:prevCompare\);

    \Left_QuadDec:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_611\,
            main_0 => \Left_QuadDec:Net_1275\,
            main_1 => \Left_QuadDec:Net_1251\,
            main_2 => \Left_QuadDec:Cnt16:CounterUDB:prevCompare\);

    \Right_QuadDec:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:reload\,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\,
            main_2 => \Right_QuadDec:Cnt16:CounterUDB:overflow\);

    \Right_QuadDec:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:status_0\,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:prevCompare\);

    \Right_QuadDec:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:status_2\,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:overflow\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);

    \Right_QuadDec:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:status_3\,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:status_1\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);

    \Right_QuadDec:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:count_enable\,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:control_7\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Right_QuadDec:Net_1203\);

    \Right_QuadDec:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_530\,
            main_0 => \Right_QuadDec:Net_1275\,
            main_1 => \Right_QuadDec:Net_1251\,
            main_2 => \Right_QuadDec:Cnt16:CounterUDB:prevCompare\);

    \Right_QuadDec:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_611\,
            main_0 => \Right_QuadDec:Net_1275\,
            main_1 => \Right_QuadDec:Net_1251\,
            main_2 => \Right_QuadDec:Cnt16:CounterUDB:prevCompare\);

    Net_8089:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2 * main_5) + (!main_0 * main_1 * main_2 * main_6) + (main_0 * !main_1 * !main_2 * main_7) + (main_0 * !main_1 * main_2 * main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_0 * main_1 * main_2 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8089,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_8115,
            main_4 => Net_8116,
            main_5 => Net_8117,
            main_6 => Net_8118,
            main_7 => Net_8119,
            main_8 => Net_8120,
            main_9 => Net_8121,
            main_10 => Net_8122);

    Net_8007:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2 * main_5) + (!main_0 * main_1 * main_2 * main_6) + (main_0 * !main_1 * !main_2 * main_7) + (main_0 * !main_1 * main_2 * main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_0 * main_1 * main_2 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8007,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_8029,
            main_4 => Net_8028,
            main_5 => Net_8027,
            main_6 => Net_8026,
            main_7 => Net_8025,
            main_8 => Net_8024,
            main_9 => Net_8023,
            main_10 => Net_8022);

    Net_8147:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8147,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8131:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8131,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8130:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8130,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8129:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8129,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8128:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8128,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8127:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8127,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8126:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8126,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_8125:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_8125,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_7963);

    Net_7981:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7981,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7982:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7982,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7983:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7983,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7984:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7984,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7985:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7985,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7986:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7986,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7987:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7987,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    Net_7988:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => Net_7988,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_7989);

    \Rear_Echo_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_8007,
            main_1 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_2 => \Rear_Echo_Timer:TimerUDB:timer_enable\);

    \Rear_Echo_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:status_tc\,
            main_0 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_1 => \Rear_Echo_Timer:TimerUDB:per_zero\,
            main_2 => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Rear_Echo_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:trig_reg\,
            main_0 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_1 => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Front_Echo_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_8089,
            main_1 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_2 => \Front_Echo_Timer:TimerUDB:timer_enable\);

    \Front_Echo_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:status_tc\,
            main_0 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_1 => \Front_Echo_Timer:TimerUDB:per_zero\,
            main_2 => \Front_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Front_Echo_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:trig_reg\,
            main_0 => \Front_Echo_Timer:TimerUDB:timer_enable\,
            main_1 => \Front_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8613,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8613,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\,
            ce0_comb => \Left_HB25_PWM:PWMUDB:cmp1_eq\,
            cl0_comb => \Left_HB25_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Left_HB25_PWM:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8613,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8613,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\,
            ce0_comb => \Right_HB25_PWM:PWMUDB:cmp1_eq\,
            cl0_comb => \Right_HB25_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Right_HB25_PWM:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_QuadDec:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8520,
            clock => ClockBlock_BUS_CLK);

    \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            control_7 => \Left_QuadDec:Cnt16:CounterUDB:control_7\,
            control_6 => \Left_QuadDec:Cnt16:CounterUDB:control_6\,
            control_5 => \Left_QuadDec:Cnt16:CounterUDB:control_5\,
            control_4 => \Left_QuadDec:Cnt16:CounterUDB:control_4\,
            control_3 => \Left_QuadDec:Cnt16:CounterUDB:control_3\,
            control_2 => \Left_QuadDec:Cnt16:CounterUDB:control_2\,
            control_1 => \Left_QuadDec:Cnt16:CounterUDB:control_1\,
            control_0 => \Left_QuadDec:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \Left_QuadDec:Net_1260\,
            clock => Net_8580,
            status_6 => \Left_QuadDec:Cnt16:CounterUDB:status_6\,
            status_5 => \Left_QuadDec:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Left_QuadDec:Cnt16:CounterUDB:status_3\,
            status_2 => \Left_QuadDec:Cnt16:CounterUDB:status_2\,
            status_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\,
            status_0 => \Left_QuadDec:Cnt16:CounterUDB:status_0\);

    \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            cs_addr_2 => \Left_QuadDec:Net_1251\,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            cs_addr_2 => \Left_QuadDec:Net_1251\,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\,
            z0_comb => \Left_QuadDec:Cnt16:CounterUDB:status_1\,
            f0_comb => \Left_QuadDec:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Left_QuadDec:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_8580,
            main_0 => Net_3173);

    \Left_QuadDec:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_A_delayed_0\);

    \Left_QuadDec:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_A_delayed_1\);

    \Left_QuadDec:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_8580,
            main_0 => Net_3174);

    \Left_QuadDec:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_B_delayed_0\);

    \Left_QuadDec:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_B_delayed_1\);

    \Left_QuadDec:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_QuadDec:bQuadDec:error\,
            status_2 => \Left_QuadDec:Net_1260\,
            status_1 => \Left_QuadDec:Net_611\,
            status_0 => \Left_QuadDec:Net_530\,
            interrupt => Net_8520);

    \Right_QuadDec:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8522,
            clock => ClockBlock_BUS_CLK);

    \Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            control_7 => \Right_QuadDec:Cnt16:CounterUDB:control_7\,
            control_6 => \Right_QuadDec:Cnt16:CounterUDB:control_6\,
            control_5 => \Right_QuadDec:Cnt16:CounterUDB:control_5\,
            control_4 => \Right_QuadDec:Cnt16:CounterUDB:control_4\,
            control_3 => \Right_QuadDec:Cnt16:CounterUDB:control_3\,
            control_2 => \Right_QuadDec:Cnt16:CounterUDB:control_2\,
            control_1 => \Right_QuadDec:Cnt16:CounterUDB:control_1\,
            control_0 => \Right_QuadDec:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \Right_QuadDec:Net_1260\,
            clock => Net_8580,
            status_6 => \Right_QuadDec:Cnt16:CounterUDB:status_6\,
            status_5 => \Right_QuadDec:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Right_QuadDec:Cnt16:CounterUDB:status_3\,
            status_2 => \Right_QuadDec:Cnt16:CounterUDB:status_2\,
            status_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\,
            status_0 => \Right_QuadDec:Cnt16:CounterUDB:status_0\);

    \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            cs_addr_2 => \Right_QuadDec:Net_1251\,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            cs_addr_2 => \Right_QuadDec:Net_1251\,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\,
            z0_comb => \Right_QuadDec:Cnt16:CounterUDB:status_1\,
            f0_comb => \Right_QuadDec:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Right_QuadDec:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_8580,
            main_0 => Net_95);

    \Right_QuadDec:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_A_delayed_0\);

    \Right_QuadDec:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_A_delayed_1\);

    \Right_QuadDec:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_8580,
            main_0 => Net_96);

    \Right_QuadDec:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_B_delayed_0\);

    \Right_QuadDec:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_B_delayed_1\);

    \Right_QuadDec:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8580,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_QuadDec:bQuadDec:error\,
            status_2 => \Right_QuadDec:Net_1260\,
            status_1 => \Right_QuadDec:Net_611\,
            status_0 => \Right_QuadDec:Net_530\,
            interrupt => Net_8522);

    \EZI2C_Slave:I2C_Prim\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            scl_in => \EZI2C_Slave:Net_175\,
            sda_in => \EZI2C_Slave:Net_181\,
            scl_out => \EZI2C_Slave:Net_174\,
            sda_out => \EZI2C_Slave:Net_173\,
            interrupt => \EZI2C_Slave:Net_172\);

    \EZI2C_Slave:isr\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \EZI2C_Slave:Net_172\,
            clock => ClockBlock_BUS_CLK);

    Front_Echo_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_7954,
            clock => ClockBlock_BUS_CLK);

    \Front_Trigger_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Front_Trigger_Reg:control_7\,
            control_6 => \Front_Trigger_Reg:control_6\,
            control_5 => \Front_Trigger_Reg:control_5\,
            control_4 => \Front_Trigger_Reg:control_4\,
            control_3 => \Front_Trigger_Reg:control_3\,
            control_2 => \Front_Trigger_Reg:control_2\,
            control_1 => Net_8113,
            control_0 => Net_7963,
            busclk => ClockBlock_BUS_CLK);

    \Front_Trigger_Select_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Front_Trigger_Select_Reg:control_7\,
            control_6 => \Front_Trigger_Select_Reg:control_6\,
            control_5 => \Front_Trigger_Select_Reg:control_5\,
            control_4 => \Front_Trigger_Select_Reg:control_4\,
            control_3 => \Front_Trigger_Select_Reg:control_3\,
            control_2 => Net_7964_2,
            control_1 => Net_7964_1,
            control_0 => Net_7964_0,
            busclk => ClockBlock_BUS_CLK);

    \Rear_Trigger_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Rear_Trigger_Reg:control_7\,
            control_6 => \Rear_Trigger_Reg:control_6\,
            control_5 => \Rear_Trigger_Reg:control_5\,
            control_4 => \Rear_Trigger_Reg:control_4\,
            control_3 => \Rear_Trigger_Reg:control_3\,
            control_2 => \Rear_Trigger_Reg:control_2\,
            control_1 => Net_8114,
            control_0 => Net_7989,
            busclk => ClockBlock_BUS_CLK);

    \Rear_Trigger_Select_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Rear_Trigger_Select_Reg:control_7\,
            control_6 => \Rear_Trigger_Select_Reg:control_6\,
            control_5 => \Rear_Trigger_Select_Reg:control_5\,
            control_4 => \Rear_Trigger_Select_Reg:control_4\,
            control_3 => \Rear_Trigger_Select_Reg:control_3\,
            control_2 => Net_7990_2,
            control_1 => Net_7990_1,
            control_0 => Net_7990_0,
            busclk => ClockBlock_BUS_CLK);

    Rear_Echo_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8008,
            clock => ClockBlock_BUS_CLK);

    \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_8114,
            clock => Net_7952,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Rear_Echo_Timer:TimerUDB:status_3\,
            status_2 => \Rear_Echo_Timer:TimerUDB:status_2\,
            status_1 => \Rear_Echo_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Rear_Echo_Timer:TimerUDB:status_tc\,
            interrupt => Net_8008);

    \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7952,
            cs_addr_2 => Net_8114,
            cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\,
            f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7952,
            cs_addr_2 => Net_8114,
            cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\,
            f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Rear_Echo_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Rear_Echo_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Rear_Echo_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Front_Echo_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_8113,
            clock => Net_7952,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Front_Echo_Timer:TimerUDB:status_3\,
            status_2 => \Front_Echo_Timer:TimerUDB:status_2\,
            status_1 => \Front_Echo_Timer:TimerUDB:capt_fifo_load\,
            status_0 => \Front_Echo_Timer:TimerUDB:status_tc\,
            interrupt => Net_7954);

    \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7952,
            cs_addr_2 => Net_8113,
            cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\,
            f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7952,
            cs_addr_2 => Net_8113,
            cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\,
            f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Front_Echo_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Front_Echo_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Front_Echo_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Front_ADC_SAR:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8525,
            clock => ClockBlock_BUS_CLK);

    \Front_ADC_SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \Front_ADC_SAR:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \Front_ADC_SAR:Net_252\,
            next => Net_7792,
            data_out_udb_11 => \Front_ADC_SAR:Net_207_11\,
            data_out_udb_10 => \Front_ADC_SAR:Net_207_10\,
            data_out_udb_9 => \Front_ADC_SAR:Net_207_9\,
            data_out_udb_8 => \Front_ADC_SAR:Net_207_8\,
            data_out_udb_7 => \Front_ADC_SAR:Net_207_7\,
            data_out_udb_6 => \Front_ADC_SAR:Net_207_6\,
            data_out_udb_5 => \Front_ADC_SAR:Net_207_5\,
            data_out_udb_4 => \Front_ADC_SAR:Net_207_4\,
            data_out_udb_3 => \Front_ADC_SAR:Net_207_3\,
            data_out_udb_2 => \Front_ADC_SAR:Net_207_2\,
            data_out_udb_1 => \Front_ADC_SAR:Net_207_1\,
            data_out_udb_0 => \Front_ADC_SAR:Net_207_0\,
            eof_udb => Net_8525);

    \Rear_ADC_SAR:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8538,
            clock => ClockBlock_BUS_CLK);

    \Rear_ADC_SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \Rear_ADC_SAR:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \Rear_ADC_SAR:Net_252\,
            next => Net_7860,
            data_out_udb_11 => \Rear_ADC_SAR:Net_207_11\,
            data_out_udb_10 => \Rear_ADC_SAR:Net_207_10\,
            data_out_udb_9 => \Rear_ADC_SAR:Net_207_9\,
            data_out_udb_8 => \Rear_ADC_SAR:Net_207_8\,
            data_out_udb_7 => \Rear_ADC_SAR:Net_207_7\,
            data_out_udb_6 => \Rear_ADC_SAR:Net_207_6\,
            data_out_udb_5 => \Rear_ADC_SAR:Net_207_5\,
            data_out_udb_4 => \Rear_ADC_SAR:Net_207_4\,
            data_out_udb_3 => \Rear_ADC_SAR:Net_207_3\,
            data_out_udb_2 => \Rear_ADC_SAR:Net_207_2\,
            data_out_udb_1 => \Rear_ADC_SAR:Net_207_1\,
            data_out_udb_0 => \Rear_ADC_SAR:Net_207_0\,
            eof_udb => Net_8538);

    Front_EOS_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_7792,
            clock => ClockBlock_BUS_CLK);

    Rear_EOS_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_7860,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_8551,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ord_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_95\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8551,
            clock => ClockBlock_BUS_CLK);

    tmpOE__bufoe_1_net_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => tmpOE__bufoe_1_net_0,
            clk_en => Net_1584,
            clock_0 => ClockBlock_BUS_CLK);

    \Left_HB25_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_HB25_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_8613,
            main_0 => tmpOE__bufoe_1_net_0);

    Net_1537:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1537,
            clock_0 => Net_8613,
            main_0 => \Left_HB25_PWM:PWMUDB:runmode_enable\,
            main_1 => \Left_HB25_PWM:PWMUDB:cmp1_eq\,
            main_2 => \Left_HB25_PWM:PWMUDB:cmp1_less\);

    tmpOE__bufoe_2_net_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => tmpOE__bufoe_2_net_0,
            clk_en => Net_51,
            clock_0 => ClockBlock_BUS_CLK);

    \Right_HB25_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_HB25_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_8613,
            main_0 => tmpOE__bufoe_2_net_0);

    Net_39:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_39,
            clock_0 => Net_8613,
            main_0 => \Right_HB25_PWM:PWMUDB:runmode_enable\,
            main_1 => \Right_HB25_PWM:PWMUDB:cmp1_eq\,
            main_2 => \Right_HB25_PWM:PWMUDB:cmp1_less\);

    \Left_QuadDec:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1251\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1251\,
            main_1 => \Left_QuadDec:Net_1260\,
            main_2 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Left_QuadDec:bQuadDec:error\,
            main_5 => \Left_QuadDec:bQuadDec:state_1\,
            main_6 => \Left_QuadDec:bQuadDec:state_0\,
            main_7 => \Left_QuadDec:Net_1251_split\);

    \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:overflow\);

    \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:status_1\);

    \Left_QuadDec:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1275\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:status_1\,
            main_1 => \Left_QuadDec:Cnt16:CounterUDB:overflow\);

    \Left_QuadDec:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\);

    \Left_QuadDec:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1251_split\,
            main_0 => \Left_QuadDec:Net_1251\,
            main_1 => \Left_QuadDec:Net_1260\,
            main_2 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Left_QuadDec:bQuadDec:error\,
            main_5 => \Left_QuadDec:bQuadDec:state_1\,
            main_6 => \Left_QuadDec:bQuadDec:state_0\);

    \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1203\);

    \Left_QuadDec:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1203\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_1 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_2 => \Left_QuadDec:bQuadDec:error\,
            main_3 => \Left_QuadDec:bQuadDec:state_1\,
            main_4 => \Left_QuadDec:bQuadDec:state_0\,
            main_5 => \Left_QuadDec:Net_1203_split\);

    \Left_QuadDec:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_A_filt\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_A_delayed_0\,
            main_1 => \Left_QuadDec:bQuadDec:quad_A_delayed_1\,
            main_2 => \Left_QuadDec:bQuadDec:quad_A_delayed_2\,
            main_3 => \Left_QuadDec:bQuadDec:quad_A_filt\);

    \Left_QuadDec:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:quad_B_filt\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:bQuadDec:quad_B_delayed_0\,
            main_1 => \Left_QuadDec:bQuadDec:quad_B_delayed_1\,
            main_2 => \Left_QuadDec:bQuadDec:quad_B_delayed_2\,
            main_3 => \Left_QuadDec:bQuadDec:quad_B_filt\);

    \Left_QuadDec:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1260\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:bQuadDec:error\,
            main_2 => \Left_QuadDec:bQuadDec:state_1\,
            main_3 => \Left_QuadDec:bQuadDec:state_0\);

    \Left_QuadDec:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:error\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Left_QuadDec:bQuadDec:error\,
            main_4 => \Left_QuadDec:bQuadDec:state_1\,
            main_5 => \Left_QuadDec:bQuadDec:state_0\);

    \Left_QuadDec:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:state_1\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Left_QuadDec:bQuadDec:error\,
            main_4 => \Left_QuadDec:bQuadDec:state_1\,
            main_5 => \Left_QuadDec:bQuadDec:state_0\);

    \Left_QuadDec:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:bQuadDec:state_0\,
            clock_0 => Net_8580,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Left_QuadDec:bQuadDec:error\,
            main_4 => \Left_QuadDec:bQuadDec:state_1\,
            main_5 => \Left_QuadDec:bQuadDec:state_0\);

    \Right_QuadDec:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1251\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1251\,
            main_1 => \Right_QuadDec:Net_1260\,
            main_2 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Right_QuadDec:bQuadDec:error\,
            main_5 => \Right_QuadDec:bQuadDec:state_1\,
            main_6 => \Right_QuadDec:bQuadDec:state_0\,
            main_7 => \Right_QuadDec:Net_1251_split\);

    \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:overflow\);

    \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:status_1\);

    \Right_QuadDec:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1275\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:status_1\,
            main_1 => \Right_QuadDec:Cnt16:CounterUDB:overflow\);

    \Right_QuadDec:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\);

    \Left_QuadDec:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_QuadDec:Net_1203_split\,
            main_0 => \Left_QuadDec:Net_1260\,
            main_1 => \Left_QuadDec:Net_1203\,
            main_2 => \Left_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Left_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Left_QuadDec:bQuadDec:error\,
            main_5 => \Left_QuadDec:bQuadDec:state_1\,
            main_6 => \Left_QuadDec:bQuadDec:state_0\);

    \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1203\);

    \Right_QuadDec:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1203\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_1 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_2 => \Right_QuadDec:bQuadDec:error\,
            main_3 => \Right_QuadDec:bQuadDec:state_1\,
            main_4 => \Right_QuadDec:bQuadDec:state_0\,
            main_5 => \Right_QuadDec:Net_1203_split\);

    \Right_QuadDec:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_A_filt\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_A_delayed_0\,
            main_1 => \Right_QuadDec:bQuadDec:quad_A_delayed_1\,
            main_2 => \Right_QuadDec:bQuadDec:quad_A_delayed_2\,
            main_3 => \Right_QuadDec:bQuadDec:quad_A_filt\);

    \Right_QuadDec:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:quad_B_filt\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:bQuadDec:quad_B_delayed_0\,
            main_1 => \Right_QuadDec:bQuadDec:quad_B_delayed_1\,
            main_2 => \Right_QuadDec:bQuadDec:quad_B_delayed_2\,
            main_3 => \Right_QuadDec:bQuadDec:quad_B_filt\);

    \Right_QuadDec:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1260\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:bQuadDec:error\,
            main_2 => \Right_QuadDec:bQuadDec:state_1\,
            main_3 => \Right_QuadDec:bQuadDec:state_0\);

    \Right_QuadDec:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:error\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Right_QuadDec:bQuadDec:error\,
            main_4 => \Right_QuadDec:bQuadDec:state_1\,
            main_5 => \Right_QuadDec:bQuadDec:state_0\);

    \Right_QuadDec:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:state_1\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Right_QuadDec:bQuadDec:error\,
            main_4 => \Right_QuadDec:bQuadDec:state_1\,
            main_5 => \Right_QuadDec:bQuadDec:state_0\);

    \Right_QuadDec:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:bQuadDec:state_0\,
            clock_0 => Net_8580,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \Right_QuadDec:bQuadDec:error\,
            main_4 => \Right_QuadDec:bQuadDec:state_1\,
            main_5 => \Right_QuadDec:bQuadDec:state_0\);

    \Rear_Echo_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2 * main_5) + (!main_0 * main_1 * main_2 * main_6) + (main_0 * !main_1 * !main_2 * main_7) + (main_0 * !main_1 * main_2 * main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_0 * main_1 * main_2 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:capture_last\,
            clock_0 => Net_7952,
            main_0 => Net_7990_2,
            main_1 => Net_7990_1,
            main_2 => Net_7990_0,
            main_3 => Net_8029,
            main_4 => Net_8028,
            main_5 => Net_8027,
            main_6 => Net_8026,
            main_7 => Net_8025,
            main_8 => Net_8024,
            main_9 => Net_8023,
            main_10 => Net_8022);

    \Right_QuadDec:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1251_split\,
            main_0 => \Right_QuadDec:Net_1251\,
            main_1 => \Right_QuadDec:Net_1260\,
            main_2 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Right_QuadDec:bQuadDec:error\,
            main_5 => \Right_QuadDec:bQuadDec:state_1\,
            main_6 => \Right_QuadDec:bQuadDec:state_0\);

    MODIN3_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_5) + (main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN3_1,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN3_1,
            main_5 => MODIN3_0);

    MODIN3_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_2 * main_3 * main_5) + (main_1 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN3_0,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN3_1,
            main_5 => MODIN3_0);

    \Rear_Echo_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN3_1,
            main_5 => MODIN3_0);

    \Rear_Echo_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * !main_5 * main_6) + (main_0 * !main_1 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_4 => \Rear_Echo_Timer:TimerUDB:per_zero\,
            main_5 => \Rear_Echo_Timer:TimerUDB:trig_disable\,
            main_6 => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Rear_Echo_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_5) + (!main_0 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_7952,
            main_0 => Net_8114,
            main_1 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_2 => \Rear_Echo_Timer:TimerUDB:timer_enable\,
            main_3 => \Rear_Echo_Timer:TimerUDB:per_zero\,
            main_4 => \Rear_Echo_Timer:TimerUDB:trig_disable\,
            main_5 => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Right_QuadDec:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_QuadDec:Net_1203_split\,
            main_0 => \Right_QuadDec:Net_1260\,
            main_1 => \Right_QuadDec:Net_1203\,
            main_2 => \Right_QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \Right_QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \Right_QuadDec:bQuadDec:error\,
            main_5 => \Right_QuadDec:bQuadDec:state_1\,
            main_6 => \Right_QuadDec:bQuadDec:state_0\);

    \Rear_Echo_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2) + (!main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Rear_Echo_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Rear_Echo_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_7952,
            main_0 => Net_8007,
            main_1 => Net_8114,
            main_2 => \Rear_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Rear_Echo_Timer:TimerUDB:trig_fall_detected\);

    \Front_Echo_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2 * main_5) + (!main_0 * main_1 * main_2 * main_6) + (main_0 * !main_1 * !main_2 * main_7) + (main_0 * !main_1 * main_2 * main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_0 * main_1 * main_2 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:capture_last\,
            clock_0 => Net_7952,
            main_0 => Net_7964_2,
            main_1 => Net_7964_1,
            main_2 => Net_7964_0,
            main_3 => Net_8115,
            main_4 => Net_8116,
            main_5 => Net_8117,
            main_6 => Net_8118,
            main_7 => Net_8119,
            main_8 => Net_8120,
            main_9 => Net_8121,
            main_10 => Net_8122);

    \Front_Echo_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * !main_5 * main_6) + (main_0 * !main_1 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_7952,
            main_0 => Net_8089,
            main_1 => Net_8113,
            main_2 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Front_Echo_Timer:TimerUDB:timer_enable\,
            main_4 => \Front_Echo_Timer:TimerUDB:per_zero\,
            main_5 => \Front_Echo_Timer:TimerUDB:trig_disable\,
            main_6 => \Front_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Front_Echo_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_5) + (!main_0 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_7952,
            main_0 => Net_8113,
            main_1 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_2 => \Front_Echo_Timer:TimerUDB:timer_enable\,
            main_3 => \Front_Echo_Timer:TimerUDB:per_zero\,
            main_4 => \Front_Echo_Timer:TimerUDB:trig_disable\,
            main_5 => \Front_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Front_Echo_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2) + (!main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_7952,
            main_0 => Net_8089,
            main_1 => Net_8113,
            main_2 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Front_Echo_Timer:TimerUDB:trig_rise_detected\);

    \Front_Echo_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Front_Echo_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_7952,
            main_0 => Net_8089,
            main_1 => Net_8113,
            main_2 => \Front_Echo_Timer:TimerUDB:capture_last\,
            main_3 => \Front_Echo_Timer:TimerUDB:trig_fall_detected\);

END __DEFAULT__;
