# Three-Stage-Pipelined-Processor
This repository contains System Verilog code for Risc-V based three staged 32 bit pipelined processor with csr Implemetation.
