{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_64.v@50:60@HdlIdDef", "    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_64.v@51:61", "    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@49:59", "     */\n    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@93:103", "\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@53:63", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\n"]], "Diff Content": {"Delete": [[55, "reg [31:0] fcs_reg = 0;\n"]], "Add": []}}