#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  8 13:48:10 2021
# Process ID: 13672
# Current directory: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13536 C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.xpr
# Log file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 myW2812bDesignIP_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myW2812bDesignIP_1/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myW2812bDesignIP_1/S00_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins myW2812bDesignIP_1/led_out]
endgroup
startgroup
set_property -dict [list CONFIG.size_of_led_vector {8}] [get_bd_cells myW2812bDesignIP_0]
endgroup
set_property name led1_pin [get_bd_ports led_out_0]
set_property name led2_pin [get_bd_ports led_pin]
validate_bd_design
validate_bd_design -force
generate_target all [get_files  C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
