Timing Analyzer report for cy10lp
Fri Apr 03 22:22:46 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Net Delay Summary
 14. Setup: 'CLK_SDRAM'
 15. Setup: 'CLK_RISCV'
 16. Setup: 'JTAG_TCK'
 17. Hold: 'CLK_RISCV'
 18. Hold: 'CLK_SDRAM'
 19. Hold: 'JTAG_TCK'
 20. Recovery: 'CLK_SDRAM'
 21. Recovery: 'CLK_RISCV'
 22. Removal: 'CLK_RISCV'
 23. Removal: 'CLK_SDRAM'
 24. Net Delay
 25. Metastability Summary
 26. Board Trace Model Assignments
 27. Input Transition Times
 28. Signal Integrity Metrics (Slow 1200mv 85c Model)
 29. Setup Transfers
 30. Hold Transfers
 31. Recovery Transfers
 32. Removal Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths Summary
 36. Clock Status Summary
 37. Unconstrained Output Ports
 38. Unconstrained Output Ports
 39. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; cy10lp                                              ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow 1200mV 85C Model                               ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   9.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                          ; Status ; Read at                  ;
+------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; cy10lp.sdc                                                                                                             ; OK     ; Fri Apr 03 22:22:45 2020 ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Apr 03 22:22:45 2020 ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Apr 03 22:22:45 2020 ;
+------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                ;
+---------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+---------------+-------------------------------------------------------+
; Clock Name    ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source        ; Targets                                               ;
+---------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+---------------+-------------------------------------------------------+
; CLK_RISCV     ; Generated ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; MAX10_CLK2_50 ; MAX10_CLK2_50 ; { i_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_SDRAM     ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000   ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; MAX10_CLK2_50 ; MAX10_CLK2_50 ; { i_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; CLK_SDRAM_EXT ; Generated ; 10.000  ; 100.0 MHz ; 3.000 ; 8.000   ; 50.00      ; 1         ; 2           ; 108.0 ;        ;           ;            ; false    ; MAX10_CLK2_50 ; MAX10_CLK2_50 ; { i_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; DRAM_CLK      ; Virtual   ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;               ;               ; { }                                                   ;
; JTAG_TCK      ; Base      ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;               ; { JTAG_TCK }                                          ;
; MAX10_CLK2_50 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;               ; { MAX10_CLK2_50 }                                     ;
+---------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+---------------+-------------------------------------------------------+


+--------------------------------------------------+
; Fmax Summary                                     ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 23.46 MHz  ; 23.46 MHz       ; CLK_RISCV  ;      ;
; 82.01 MHz  ; 82.01 MHz       ; JTAG_TCK   ;      ;
; 117.58 MHz ; 117.58 MHz      ; CLK_SDRAM  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------+
; Setup Summary                      ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_SDRAM ; 1.495  ; 0.000         ;
; CLK_RISCV ; 7.367  ; 0.000         ;
; JTAG_TCK  ; 94.179 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Hold Summary                      ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_RISCV ; 0.417 ; 0.000         ;
; CLK_SDRAM ; 0.454 ; 0.000         ;
; JTAG_TCK  ; 0.455 ; 0.000         ;
+-----------+-------+---------------+


+------------------------------------+
; Recovery Summary                   ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_SDRAM ; 5.722  ; 0.000         ;
; CLK_RISCV ; 44.954 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Removal Summary                   ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_RISCV ; 1.152 ; 0.000         ;
; CLK_SDRAM ; 3.027 ; 0.000         ;
+-----------+-------+---------------+


+----------------------------------------+
; Minimum Pulse Width Summary            ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; CLK_SDRAM     ; 4.643  ; 0.000         ;
; CLK_SDRAM_EXT ; 4.979  ; 0.000         ;
; MAX10_CLK2_50 ; 9.927  ; 0.000         ;
; CLK_RISCV     ; 24.617 ; 0.000         ;
; JTAG_TCK      ; 99.715 ; 0.000         ;
+---------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay Summary                                                                                                                                                                                                   ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                ; To                                                                                         ; Type ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; set_net_delay ; 5.273 ; 8.000    ; 2.727  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                       ; max  ;
; set_net_delay ; 5.482 ; 8.000    ; 2.518  ; [get_registers *]                                                   ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] ; max  ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_SDRAM'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.495 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.098     ; 8.275      ;
; 1.612 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.098     ; 8.158      ;
; 1.683 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[43]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.114     ; 8.071      ;
; 1.800 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[43]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.114     ; 7.954      ;
; 1.805 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 8.108      ;
; 1.851 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[40]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.905      ;
; 1.857 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[30]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.909      ;
; 1.857 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.098     ; 7.913      ;
; 1.865 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 8.046      ;
; 1.882 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 8.030      ;
; 1.886 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 8.026      ;
; 1.893 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[42]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.860      ;
; 1.903 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 8.008      ;
; 1.907 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[7]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.097     ; 7.864      ;
; 1.926 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[12]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.826      ;
; 1.942 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.968      ;
; 1.943 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[38]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.813      ;
; 1.946 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.967      ;
; 1.946 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.964      ;
; 1.947 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[41]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.806      ;
; 1.958 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.953      ;
; 1.965 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[2]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.947      ;
; 1.967 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[37]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.785      ;
; 1.968 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[40]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.788      ;
; 1.971 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[34]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.782      ;
; 1.974 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[30]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.792      ;
; 1.980 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[31]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.786      ;
; 1.980 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.930      ;
; 1.984 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.926      ;
; 1.988 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[9]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.925      ;
; 2.001 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.912      ;
; 2.006 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.905      ;
; 2.010 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[42]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.743      ;
; 2.031 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.882      ;
; 2.035 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.875      ;
; 2.039 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 7.871      ;
; 2.042 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[2]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.869      ;
; 2.043 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[12]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.709      ;
; 2.044 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.867      ;
; 2.045 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[43]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.114     ; 7.709      ;
; 2.046 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[2]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.865      ;
; 2.051 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.861      ;
; 2.060 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[38]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.696      ;
; 2.064 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[41]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.689      ;
; 2.065 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[9]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.847      ;
; 2.068 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[39]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.688      ;
; 2.069 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[9]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.843      ;
; 2.078 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.834      ;
; 2.081 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.832      ;
; 2.082 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.830      ;
; 2.084 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[37]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.668      ;
; 2.088 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[34]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.665      ;
; 2.095 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[43]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[7]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.113     ; 7.660      ;
; 2.097 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[31]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.669      ;
; 2.097 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[19]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.655      ;
; 2.098 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[36]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.654      ;
; 2.099 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.812      ;
; 2.106 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[2]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.806      ;
; 2.106 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[35]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.647      ;
; 2.108 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.804      ;
; 2.112 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.800      ;
; 2.117 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[11]                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.083     ; 7.668      ;
; 2.128 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.783      ;
; 2.129 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[9]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.784      ;
; 2.132 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.779      ;
; 2.142 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.771      ;
; 2.144 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[2]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.110     ; 7.617      ;
; 2.156 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[8]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.757      ;
; 2.158 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.754      ;
; 2.159 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.067     ; 7.775      ;
; 2.162 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.750      ;
; 2.165 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[10]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.587      ;
; 2.172 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.741      ;
; 2.172 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[0]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.096     ; 7.603      ;
; 2.177 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[16]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.576      ;
; 2.185 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[39]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.571      ;
; 2.189 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.083     ; 7.596      ;
; 2.192 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.720      ;
; 2.199 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_1[40]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.557      ;
; 2.209 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[15] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.702      ;
; 2.213 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[40]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.543      ;
; 2.214 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[19]                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.538      ;
; 2.215 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[36]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 7.537      ;
; 2.219 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[30]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.547      ;
; 2.219 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.069     ; 7.713      ;
; 2.221 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[28]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.532      ;
; 2.222 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 7.691      ;
; 2.223 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[35]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.530      ;
; 2.233 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[8]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.679      ;
; 2.237 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[8]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 7.675      ;
; 2.238 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_1[42]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.515      ;
; 2.242 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[29]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.112     ; 7.514      ;
; 2.255 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[42]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 7.498      ;
; 2.257 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.069     ; 7.675      ;
; 2.263 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[40]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[7]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.111     ; 7.494      ;
; 2.264 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[1]  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.647      ;
; 2.266 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[10] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.090     ; 7.645      ;
; 2.268 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_1[30]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 7.498      ;
; 2.269 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entry_0[30]                                            ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[7]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.101     ; 7.498      ;
; 2.271 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_dqm[0]                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.118     ; 7.482      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_RISCV'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.367 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.559     ;
; 7.377 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.549     ;
; 7.446 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.957     ;
; 7.456 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.947     ;
; 7.513 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.413     ;
; 7.523 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.403     ;
; 7.565 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.361     ;
; 7.575 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.351     ;
; 7.592 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.811     ;
; 7.602 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.801     ;
; 7.659 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[27]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.267     ;
; 7.669 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[26]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.257     ;
; 7.711 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.215     ;
; 7.721 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.205     ;
; 7.738 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[27]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.665     ;
; 7.748 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[26]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.655     ;
; 7.783 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.598     ;
; 7.793 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.588     ;
; 7.805 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[25]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.121     ;
; 7.815 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[24]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.111     ;
; 7.830 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.096     ;
; 7.840 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.086     ;
; 7.857 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[27]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.069     ;
; 7.867 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[26]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 42.059     ;
; 7.884 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[25]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.519     ;
; 7.894 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[24]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.509     ;
; 7.907 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.573     ; 41.521     ;
; 7.929 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.452     ;
; 7.939 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.442     ;
; 7.951 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[23]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.975     ;
; 7.961 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[22]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.965     ;
; 7.963 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[14]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.572     ; 41.466     ;
; 7.976 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.950     ;
; 7.986 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.940     ;
; 7.986 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.096     ; 41.919     ;
; 7.991 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[16]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.560     ; 41.450     ;
; 8.003 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[25]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.923     ;
; 8.004 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[18][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.543     ; 41.454     ;
; 8.004 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[30][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.543     ; 41.454     ;
; 8.005 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[28]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.558     ; 41.438     ;
; 8.013 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[24]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.913     ;
; 8.030 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[23]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.373     ;
; 8.037 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[5]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.119     ; 41.845     ;
; 8.037 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[4]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.119     ; 41.845     ;
; 8.040 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[22]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.363     ;
; 8.041 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[26][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.554     ; 41.406     ;
; 8.042 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[14]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.095     ; 41.864     ;
; 8.070 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[16]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.083     ; 41.848     ;
; 8.075 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[27]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.306     ;
; 8.083 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[22][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.554     ; 41.364     ;
; 8.084 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[28]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.081     ; 41.836     ;
; 8.085 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[26]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.296     ;
; 8.086 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[30][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 41.849     ;
; 8.086 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[18][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 41.849     ;
; 8.097 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[21]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.829     ;
; 8.105 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.573     ; 41.323     ;
; 8.107 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[20]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.819     ;
; 8.116 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[4]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.358      ; 42.243     ;
; 8.116 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[5]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.358      ; 42.243     ;
; 8.122 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[27]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.804     ;
; 8.123 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[26][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 41.801     ;
; 8.126 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.255     ;
; 8.132 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[26]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.794     ;
; 8.136 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.245     ;
; 8.149 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[23]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.777     ;
; 8.159 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[22]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.767     ;
; 8.161 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[14]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.572     ; 41.268     ;
; 8.165 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[22][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 41.759     ;
; 8.176 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[21]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.227     ;
; 8.186 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[20]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.217     ;
; 8.186 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[28][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.537     ; 41.278     ;
; 8.188 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[16][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.537     ; 41.276     ;
; 8.189 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[16]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.560     ; 41.252     ;
; 8.202 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[18][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.543     ; 41.256     ;
; 8.202 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[30][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.543     ; 41.256     ;
; 8.203 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[28]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.558     ; 41.240     ;
; 8.221 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[25]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.160     ;
; 8.231 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[24]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.150     ;
; 8.233 ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|fsm                                                         ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[31]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.406      ; 42.174     ;
; 8.235 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[5]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.119     ; 41.647     ;
; 8.235 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[4]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.119     ; 41.647     ;
; 8.239 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[26][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.554     ; 41.208     ;
; 8.243 ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|fsm                                                         ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[30]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.406      ; 42.164     ;
; 8.243 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[19]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.683     ;
; 8.253 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[18]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.673     ;
; 8.268 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[28][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.060     ; 41.673     ;
; 8.268 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[25]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.658     ;
; 8.270 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[16][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.060     ; 41.671     ;
; 8.272 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[29]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.109     ;
; 8.278 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[24]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.648     ;
; 8.281 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[22][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.554     ; 41.166     ;
; 8.282 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[28]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.380      ; 42.099     ;
; 8.295 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[21]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.631     ;
; 8.305 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[20]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 41.621     ;
; 8.318 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[21][31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.557     ; 41.126     ;
; 8.322 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[19]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.081     ;
; 8.323 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.118     ; 41.560     ;
; 8.332 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_readdatavalid                             ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[18]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; 0.402      ; 42.071     ;
; 8.350 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[7]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.558     ; 41.093     ;
; 8.350 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1] ; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[31]                                                 ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.558     ; 41.093     ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'JTAG_TCK'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.179 ; JTAG_TDI                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg|shift_reg[0]         ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.759      ; 3.581      ;
; 94.332 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_UPDATE                ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.429      ;
; 94.332 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT1                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.429      ;
; 94.332 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SEL_SCAN              ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.429      ;
; 94.406 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SHIFT                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.355      ;
; 94.411 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_RESET                    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.350      ;
; 94.455 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_PAUSE                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.306      ;
; 94.455 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.306      ;
; 94.455 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_PAUSE                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.306      ;
; 94.498 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ir_shift                                      ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.759      ; 3.262      ;
; 94.577 ; JTAG_TDI                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[31]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.761      ; 3.185      ;
; 94.613 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT1                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.148      ;
; 94.614 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT2                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.147      ;
; 94.614 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SEL_SCAN              ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.147      ;
; 94.639 ; JTAG_TDI                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[4]                                   ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.759      ; 3.121      ;
; 94.649 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_CAPTURE               ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.112      ;
; 94.649 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_CAPTURE               ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.112      ;
; 94.688 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT2                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.073      ;
; 94.689 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_update                                     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.072      ;
; 94.692 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_UPDATE                ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.069      ;
; 94.716 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_shift                                      ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.045      ;
; 94.720 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_capture                                    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.760      ; 3.041      ;
; 94.780 ; JTAG_TDI                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[31] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.759      ; 2.980      ;
; 94.875 ; JTAG_TMS                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; 2.759      ; 2.885      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[16]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[31]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[30]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[29]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[28]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[26]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[25]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[24]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[23]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[22]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[21]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[20]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[19]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[18]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.400 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[17]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.497      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[14]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[2]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[4]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[8]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[10]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[9]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[3]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[5]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[6]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[7]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[11]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[12]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[13]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[1]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[15]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.440 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[0]     ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.105     ; 4.456      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[16] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[17] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[31] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[30] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[28] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[29] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[26] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[27] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[25] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[24] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[23] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[22] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[21] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[20] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[19] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.577 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[18] ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.106     ; 4.318      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[17]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[30]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[29]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[26]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[24]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[16]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[31]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[20]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[28]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[23]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[18]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[19]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[21]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[25]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.592 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[2] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[22]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.104     ; 4.305      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[18]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[17]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[20]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[22]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[23]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[24]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[25]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[26]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[29]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[28]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
; 95.613 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[30]    ; JTAG_TCK     ; JTAG_TCK    ; 100.000      ; -0.103     ; 4.285      ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_RISCV'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.154      ;
; 0.420 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.157      ;
; 0.421 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.158      ;
; 0.423 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.160      ;
; 0.425 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.162      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[4]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[4]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[6]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[6]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[5]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[5]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[60]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[60]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[52]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[52]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[31]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[31]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|curr_state.SCR1_IALU_FSM_ITER                                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|curr_state.SCR1_IALU_FSM_ITER                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[31]                                                                                                                                   ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[31]                                                                                                                                   ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[7]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[7]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[63]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[63]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|use_reg                                                                                                                     ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|use_reg                                                                                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[59]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[59]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[53]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[53]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0]                                                                               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0]                                                                               ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|timer_irq                                                                                                                                       ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|timer_irq                                                                                                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[62]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[62]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[9]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[9]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[49]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[49]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[17]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[17]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[8]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[8]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[61]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[61]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[29]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[29]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[51]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[51]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[19]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[19]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[34]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[34]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[23]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[23]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[45]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[45]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[11]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[11]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[18]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[18]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[44]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[44]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[37]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[37]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[26]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[26]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[22]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[22]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[21]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[21]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[27]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[27]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[10]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[10]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[13]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[13]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[3]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[3]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[35]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[35]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[47]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[47]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[24]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[24]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[12]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[12]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[50]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[50]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[2]                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[2]                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[15]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[15]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[28]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[28]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[42]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[42]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[20]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[20]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[16]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[16]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[14]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[14]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[30]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[30]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|num_txns_pending[1]                                                                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|num_txns_pending[1]                                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|num_txns_pending[0]                                                                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|num_txns_pending[0]                                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[25]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[25]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[54]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[54]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[56]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[56]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[48]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[48]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[57]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[57]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[58]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[58]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[55]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[55]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.097      ; 0.746      ;
; 0.440 ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                                                                                                    ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ram_block1a0~porta_datain_reg0              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.483      ; 1.177      ;
; 0.446 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|csr_access                                                                              ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|csr_access                                                                              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.100      ; 0.758      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][5]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][5]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[0]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[0]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[6]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[6]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[1]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[1]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[3]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[3]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem_used[1]                                              ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem_used[1]                                              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][119]                                              ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][119]                                              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][118]                                              ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][118]                                              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][6]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][6]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][6]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][6]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|curr_pc[0]                                                                              ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|curr_pc[0]                                                                              ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r.SCR1_SEL_PORT2                                                                                                           ; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r.SCR1_SEL_PORT2                                                                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ipr[10]                                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ipr[10]                                                                                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][119]                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][119]                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[7]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[7]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][15]                                                                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][15]                                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ier[14]                                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ier[14]                                                                                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][7]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][7]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[32]                                                                                                                                ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtimecmp_reg[32]                                                                                                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][14]                                                                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][14]                                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem_used[1]                                                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem_used[1]                                                   ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][7]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][7]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|fsm                                                                                                                                 ; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|fsm                                                                                                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][119]                                                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][119]                                                   ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][10]                                                                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][10]                                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|imr[7]                                                                                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|imr[7]                                                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_exc_req_r                                                                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_exc_req_r                                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[2][1]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[2][1]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[4]                                                                                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[4]                                                                                  ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ier[10]                                                                                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ier[10]                                                                                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:i_uart|uart_regs:regs|lsr4r                                                                                                                                                   ; uart_top:i_uart|uart_regs:regs|lsr4r                                                                                                                                                   ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][2]                                                                            ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][2]                                                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_SDRAM'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                         ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[0]                                                                                                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[0]                                                                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[2]                                                                                                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[2]                                                                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[20]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[20]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[1]                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[1]                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[2]                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[2]                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][100]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][100]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][16]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][16]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[12]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[12]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[24]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[24]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[11]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[11]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[10]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[10]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_cs_n                                                                                                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_cs_n                                                                                                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[2]                                                                                                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[2]                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[19]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[19]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state.000                                                                                                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state.000                                                                                                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[5]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[5]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[1]                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[1]                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[0]                                                                                                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[0]                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[1]                                                                                                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[1]                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[0]                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[0]                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[0]                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_count[0]                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[21]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[21]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|wr_address                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|wr_address                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[18]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[18]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[16]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[16]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[17]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[17]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[0]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[0]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[1]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[1]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[1]                                                                                                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_refs[1]                                                                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_rnw                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_rnw                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000000001                                                                                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000000001                                                                                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_dqm[1]                                                                                                                                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_dqm[1]                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][17]                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][17]                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_dqm[0]                                                                                                                                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_dqm[0]                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[3]                                                                                                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[3]                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][101]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][101]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[9]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[9]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[8]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[8]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[7]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[7]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[6]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[6]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[3]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[3]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[2]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[2]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[1]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[1]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|ack_refresh_request                                                                                                                             ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|ack_refresh_request                                                                                                                             ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_request                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_request                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[11]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[11]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[1]                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[1]                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[10]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[10]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.101                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.101                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state.101                                                                                                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state.101                                                                                                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[9]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[9]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.000                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.000                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.111                                                                                                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next.111                                                                                                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|init_done                                                                                                                                       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|init_done                                                                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000001000                                                                                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000001000                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[0]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[0]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[23]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[23]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[15]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[15]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[14]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[14]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[13]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[13]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.010000000                                                                                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.010000000                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[3]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[3]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[0]                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[0]                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                                        ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[22]                                                                                                                                 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[22]                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[3]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[3]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[2]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[2]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[4]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[4]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[4]                                                                                                                                  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_data[4]                                                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000010000                                                                                                                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000010000                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                               ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                               ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[1]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[1]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[2]                                                    ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[2]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'JTAG_TCK'                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_PAUSE                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_PAUSE                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg|shift_reg[0]         ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg|shift_reg[0]         ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[0]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[0]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[2]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[2]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[1]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[1]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_RESET                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_RESET                    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0]                                         ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0]                                         ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[4]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[4]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[3]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[3]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SHIFT                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_PAUSE                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_PAUSE                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.746      ;
; 0.495 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SEL_SCAN              ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_RESET                    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.786      ;
; 0.502 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[8]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[7]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[26] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[25] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[5]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[4]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[17]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[16]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[6]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[5]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[2]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[1]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[4]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[3]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[13] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[12] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[7]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[6]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_PAUSE                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT2                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[13]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[12]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[9]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[8]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[7]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[6]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[24]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[23]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[4]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[3]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[23]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[22]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[20]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[19]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[31] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[30] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[1]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[0]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[3]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[2]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[5]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[4]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[8]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[7]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[29]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[28]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[28]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[21]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[20]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[20] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[19] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[3]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[2]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[18]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[17]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[1]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[0]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[2]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[1]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[6]  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[5]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[25]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[24]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.796      ;
; 0.509 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_CAPTURE               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SHIFT                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_CAPTURE               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT1                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SEL_SCAN              ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_CAPTURE               ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.802      ;
; 0.529 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT2                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_UPDATE                ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[4]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[3]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.821      ;
; 0.543 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT2                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_shift                                      ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.834      ;
; 0.544 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT2                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_update                                     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.835      ;
; 0.546 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT2                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_UPDATE                ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.837      ;
; 0.549 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[0]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.840      ;
; 0.552 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[4]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.843      ;
; 0.555 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[1]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.846      ;
; 0.556 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[2]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.847      ;
; 0.643 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[28] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[27] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[9]     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[8]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[12]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[11]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[14]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[13]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[30] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[29] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SHIFT                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_EXIT1                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[10]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[9]     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[11]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[10]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[15]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[14]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[21] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[20] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT1                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_UPDATE                ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.963      ;
; 0.687 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[10] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[9]  ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.978      ;
; 0.691 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[11] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[10] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.982      ;
; 0.693 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[12] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[11] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.984      ;
; 0.694 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[14] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[13] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.985      ;
; 0.696 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[15] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[14] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.987      ;
; 0.699 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[16]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[15]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.078      ; 0.989      ;
; 0.700 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_PAUSE                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT2                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[16] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[15] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 0.992      ;
; 0.709 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT1                 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_PAUSE                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.000      ;
; 0.718 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_RESET                    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.009      ;
; 0.725 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SEL_SCAN              ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.016      ;
; 0.727 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_SEL_SCAN              ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_dr_capture                                    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.018      ;
; 0.742 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[25] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[24] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[24] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[23] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[17] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[16] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[23] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[22] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[18] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[17] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[29] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[28] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[22] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[21] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[19]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[18]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[19] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[18] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[27] ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[26] ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[30]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[29]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[26]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[26]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[25]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[22]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[21]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[31]    ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[30]    ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.037      ;
; 0.768 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[3]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[2]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.059      ;
; 0.770 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[1]                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_reg[0]                                   ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.061      ;
; 0.788 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_CAPTURE               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IR_EXIT1                 ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.079      ;
; 0.789 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_DR_UPDATE                ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg.SCR1_TAP_STATE_IDLE                     ; JTAG_TCK     ; JTAG_TCK    ; 0.000        ; 0.079      ; 1.080      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLK_SDRAM'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.722 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[5]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.189     ; 3.950      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[11]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.188     ; 3.950      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[1]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.188     ; 3.950      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[3]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.188     ; 3.950      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[0]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.189     ; 3.949      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[14]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.189     ; 3.949      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[15]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.188     ; 3.950      ;
; 5.723 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[9]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.189     ; 3.949      ;
; 5.802 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[8]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.103     ; 3.963      ;
; 5.802 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.103     ; 3.963      ;
; 5.802 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[1]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.103     ; 3.963      ;
; 5.803 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[5]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.976      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[15]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 3.976      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[14]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[11]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 3.976      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[9]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[3]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 3.976      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[1]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.088     ; 3.976      ;
; 5.804 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[0]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.805 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[12]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.103     ; 3.960      ;
; 5.805 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[11]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.103     ; 3.960      ;
; 5.805 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[7]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 3.961      ;
; 5.805 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[10]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 3.961      ;
; 5.823 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_dqm[0]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.123     ; 3.925      ;
; 5.825 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_bank[1]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.129     ; 3.917      ;
; 5.826 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_dqm[1]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.127     ; 3.918      ;
; 5.826 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_bank[0]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.125     ; 3.920      ;
; 5.828 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[6]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.240     ; 3.791      ;
; 5.828 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[4]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.240     ; 3.791      ;
; 5.829 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[12]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.235     ; 3.795      ;
; 5.830 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[7]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.234     ; 3.795      ;
; 5.830 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[8]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.234     ; 3.795      ;
; 5.832 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[10]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.242     ; 3.785      ;
; 5.833 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[2]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.243     ; 3.783      ;
; 5.837 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[0]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.101     ; 3.933      ;
; 5.837 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[5]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.101     ; 3.933      ;
; 5.840 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[6]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.113     ; 3.918      ;
; 5.840 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[4]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.113     ; 3.918      ;
; 5.841 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[3]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.111     ; 3.919      ;
; 5.841 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[12]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.108     ; 3.922      ;
; 5.841 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[9]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.111     ; 3.919      ;
; 5.842 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[8]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.107     ; 3.922      ;
; 5.842 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[7]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.107     ; 3.922      ;
; 5.844 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[2]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 3.912      ;
; 5.844 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[4]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 3.912      ;
; 5.844 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[10]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.115     ; 3.912      ;
; 5.845 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[2]                                                                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.116     ; 3.910      ;
; 5.846 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|za_data[13]                                                                                                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.237     ; 3.776      ;
; 5.858 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[13]                                                                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.110     ; 3.903      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.086     ; 3.978      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                        ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 3.973      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.086     ; 3.978      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.975      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.091     ; 3.973      ;
; 5.937 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.086     ; 3.978      ;
; 5.938 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.974      ;
; 5.938 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.089     ; 3.974      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.939 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.085     ; 3.977      ;
; 5.984 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.081     ; 3.770      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.081     ; 3.769      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.080     ; 3.770      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.081     ; 3.769      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.080     ; 3.770      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.080     ; 3.770      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe                                                                                                                                                                                 ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.081     ; 3.769      ;
; 5.985 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.080     ; 3.770      ;
; 6.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.102     ; 3.737      ;
; 6.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.104     ; 3.735      ;
; 6.074 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.131     ; 3.630      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.123     ; 3.637      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.122     ; 3.638      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.130     ; 3.630      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.122     ; 3.638      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.128     ; 3.632      ;
; 6.075 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.128     ; 3.632      ;
; 6.093 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.125     ; 3.617      ;
; 6.101 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.127     ; 3.643      ;
; 6.103 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.133     ; 3.635      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[1]                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.384 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.547      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.071     ; 3.545      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.069     ; 3.547      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][101]                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.083     ; 3.533      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][101]                                                                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.546      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.074     ; 3.542      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.083     ; 3.533      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.082     ; 3.534      ;
; 6.385 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 10.000       ; -0.070     ; 3.546      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLK_RISCV'                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 44.954 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|wfi_run_start      ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.062     ; 4.985      ;
; 44.954 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|wfi_halted         ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.062     ; 4.985      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[21] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[27] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[22] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[21]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[31]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[11]            ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[8]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[23][17] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[24][15] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.085     ; 4.554      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[23]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.074     ; 4.565      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[21] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 4.564      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[23] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|cisv_m[0]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ipr[0]                ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.068     ; 4.571      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[59]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[27]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[31] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[21]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.074     ; 4.565      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[28]       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[20]      ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[27][17] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[22]       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[22]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[57]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[20]       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[24][21] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.085     ; 4.554      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[16][21] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.085     ; 4.554      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[29]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 4.564      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[29] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.074     ; 4.565      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_mode     ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 4.564      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|cisv_m[1]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|cisv_m[2]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|cisv_m[3]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|cisv_m[4]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.067     ; 4.572      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|invr[9]               ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.067     ; 4.572      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|imr[9]                ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.067     ; 4.572      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ipr[9]                ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.067     ; 4.572      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[19]      ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[19]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[19] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[18]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[18] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[18]       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[17]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[17]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 4.564      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[9]                                                              ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[17] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[17] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.075     ; 4.564      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[16]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[16] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[15]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[14]      ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[46]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.083     ; 4.556      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[15] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.073     ; 4.566      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[46] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.083     ; 4.556      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[45] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[11]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[43]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[1]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec[1]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[6]        ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mie_msie       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.072     ; 4.567      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec[3]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.072     ; 4.567      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[27][11] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[23][11] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[20][13] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.081     ; 4.558      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[43] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[28][13] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.081     ; 4.558      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[10] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[10]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[42]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[42] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[41] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[40] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.083     ; 4.556      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[7]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[39]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[7]        ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.080     ; 4.559      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[7]       ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[39] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[38] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.076     ; 4.563      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[36] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[35] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[34] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[3]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[1]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[6]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[4]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[9]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.067     ; 4.572      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[12]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.074     ; 4.565      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[12]      ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.077     ; 4.562      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|isvr_m[8]             ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.066     ; 4.573      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mscratch[8]    ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.070     ; 4.569      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int[16][15] ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.085     ; 4.554      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[15]                                                              ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[36]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[14]                                                              ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
; 45.362 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[35]   ; CLK_RISCV    ; CLK_RISCV   ; 50.000       ; -0.078     ; 4.561      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLK_RISCV'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_capture_sync[1]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_capture_sync[2]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divpos_sync[2]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divpos_sync[0]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divpos_sync[3]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divpos_sync[1]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_capture_core                         ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_tdi_sync[0]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_tdi_sync[1]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_tdi_sync[2]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_tdi_core                             ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_shift_sync[1]                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_shift_sync[2]                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_shift_core                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.443      ;
; 1.176 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.467      ;
; 1.209 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[7]                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.500      ;
; 1.209 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[22]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.500      ;
; 1.209 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[15]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.500      ;
; 1.209 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[29]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.500      ;
; 1.209 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[17]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.500      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[27]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[24]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[4]                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[31]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[21]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[3]                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[19]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.456 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[5]                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 1.747      ;
; 1.466 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_rstn_reset_sync|rst_n_dff[1]                                                         ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_front_ff      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.080      ; 1.758      ;
; 1.732 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[12]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.110      ; 2.054      ;
; 1.732 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[28]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.110      ; 2.054      ;
; 1.732 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[18]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.110      ; 2.054      ;
; 1.732 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[16]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.110      ; 2.054      ;
; 1.737 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dcsr_cause[1]                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.032      ;
; 1.737 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dcsr_cause[2]                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.032      ;
; 1.737 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dcsr_cause[0]                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.032      ;
; 1.750 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[6]                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 2.041      ;
; 1.750 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[10]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 2.041      ;
; 1.750 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[14]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 2.041      ;
; 1.758 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[23]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.085      ; 2.055      ;
; 1.758 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dcsr_stepie                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.085      ; 2.055      ;
; 1.758 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[11]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.085      ; 2.055      ;
; 1.763 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_victim_ff    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.086      ; 2.061      ;
; 1.763 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_status_ff ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_qualifier_ff ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.086      ; 2.061      ;
; 1.785 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dcsr_ebreakm                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.080      ;
; 1.851 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|mode_reg_r.dm_rst_mux                                               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.079      ; 2.142      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[25]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[24]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[26]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[27]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[28]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[29]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[23]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[24]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[27]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[39]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[38]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[37]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.943 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[36]                                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.238      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|status_reg_data_dly.hdu_reset                                           ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|sticky_sts_reg.hdu_reset                                                ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.data[3]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|status_reg_data_dly.dm_reset                                            ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|sticky_sts_reg.dm_reset                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.data[2]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divneg_sync[3]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divneg_sync[0]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divneg_sync[1]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tck_divneg_sync[2]                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.949 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_update_core                          ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.076      ; 2.237      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|mode_reg.rsrv[1]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|control_reg.rsrv[2]                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|control_reg.rsrv[1]                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|mode_reg.rsrv[0]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|mode_reg.hdu_rst_mux                                                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|control_reg.rsrv[0]                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|control_reg.sys_reset                                                   ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 1.987 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|mode_reg.dm_rst_mux                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.077      ; 2.276      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.op[1]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.op[0]                                                        ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.op[1]                                                         ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.data[0]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.data[3]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.data[2]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.op[0]                                                         ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.addr[0]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.data[1]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.data[1]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.data[0]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.addr[1]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.addr[1]                                                       ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.004 ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shadow_reg.addr[0]                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.075      ; 2.291      ;
; 2.029 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_ndmreset_ff                                                     ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.324      ;
; 2.029 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_ackhavereset_ff                                                 ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.324      ;
; 2.029 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_haltreq_ff                                                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.324      ;
; 2.029 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_resumereq_ff                                                    ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.324      ;
; 2.035 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[25]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.330      ;
; 2.035 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[20]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.330      ;
; 2.035 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                  ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[30]                      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.083      ; 2.330      ;
; 2.046 ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|control_reg.sys_reset                                               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_front_ff      ; CLK_RISCV    ; CLK_RISCV   ; 0.000        ; 0.082      ; 2.340      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLK_SDRAM'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|ack_refresh_request                                                                                                                       ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.314      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_request                                                                                                                           ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.314      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.071      ; 3.310      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[1]                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.314      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000000001                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.314      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.071      ; 3.310      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000000010                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.314      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.027 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.072      ; 3.311      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|rd_address                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_count[2]                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|f_pop                                                                                                                                     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.071      ; 3.311      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                   ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.067      ; 3.307      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.100000000                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_count[0]                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_count[1]                                                                                                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000100000                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.001000000                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.078      ; 3.318      ;
; 3.028 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[0]                                                  ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.315      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 3.321      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000001000                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][16]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.010000000                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                    ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.080      ; 3.321      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][16]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][16]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][17]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][17]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][17]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][17]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][101]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][101]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][101]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][101]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][100]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][100]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][100]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][100]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000000001                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.010000000                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000001000                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.076      ; 3.317      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.077      ; 3.318      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.082      ; 3.323      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next.000010000                                                                                                                          ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
; 3.029 ; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state.000000100                                                                                                                         ; CLK_SDRAM    ; CLK_SDRAM   ; 0.000        ; 0.075      ; 3.316      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                                                                                                                                            ; To                                                                                                                                                                                                                                  ; Type ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 5.273 ; 8.000    ; 2.727  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                                             ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                ; max  ;
;  --           ; 5.273 ; 8.000    ; 2.727  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 5.566 ; 8.000    ; 2.434  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 5.636 ; 8.000    ; 2.364  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                             ; max  ;
;  --           ; 5.721 ; 8.000    ; 2.279  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 5.838 ; 8.000    ; 2.162  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                             ; max  ;
;  --           ; 5.901 ; 8.000    ; 2.099  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                             ; max  ;
;  --           ; 5.911 ; 8.000    ; 2.089  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 5.919 ; 8.000    ; 2.081  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                         ; max  ;
;  --           ; 5.923 ; 8.000    ; 2.077  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 5.925 ; 8.000    ; 2.075  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 5.931 ; 8.000    ; 2.069  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 5.934 ; 8.000    ; 2.066  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 5.944 ; 8.000    ; 2.056  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]         ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]                                            ; max  ;
;  --           ; 5.946 ; 8.000    ; 2.054  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 5.950 ; 8.000    ; 2.050  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 5.955 ; 8.000    ; 2.045  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 5.957 ; 8.000    ; 2.043  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 5.973 ; 8.000    ; 2.027  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                         ; max  ;
;  --           ; 5.976 ; 8.000    ; 2.024  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 5.992 ; 8.000    ; 2.008  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 6.006 ; 8.000    ; 1.994  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 6.006 ; 8.000    ; 1.994  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 6.012 ; 8.000    ; 1.988  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                             ; max  ;
;  --           ; 6.016 ; 8.000    ; 1.984  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 6.038 ; 8.000    ; 1.962  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                         ; max  ;
;  --           ; 6.040 ; 8.000    ; 1.960  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 6.068 ; 8.000    ; 1.932  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 6.074 ; 8.000    ; 1.926  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                         ; max  ;
;  --           ; 6.087 ; 8.000    ; 1.913  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                         ; max  ;
;  --           ; 6.110 ; 8.000    ; 1.890  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                             ; max  ;
;  --           ; 6.154 ; 8.000    ; 1.846  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 6.157 ; 8.000    ; 1.843  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                             ; max  ;
;  --           ; 6.170 ; 8.000    ; 1.830  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                             ; max  ;
;  --           ; 6.188 ; 8.000    ; 1.812  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                             ; max  ;
;  --           ; 6.203 ; 8.000    ; 1.797  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                         ; max  ;
;  --           ; 6.216 ; 8.000    ; 1.784  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 6.217 ; 8.000    ; 1.783  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 6.260 ; 8.000    ; 1.740  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 6.267 ; 8.000    ; 1.733  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 6.273 ; 8.000    ; 1.727  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 6.292 ; 8.000    ; 1.708  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                             ; max  ;
;  --           ; 6.304 ; 8.000    ; 1.696  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 6.311 ; 8.000    ; 1.689  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 6.314 ; 8.000    ; 1.686  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                             ; max  ;
;  --           ; 6.315 ; 8.000    ; 1.685  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                             ; max  ;
;  --           ; 6.316 ; 8.000    ; 1.684  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 6.334 ; 8.000    ; 1.666  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                             ; max  ;
;  --           ; 6.336 ; 8.000    ; 1.664  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 6.351 ; 8.000    ; 1.649  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                         ; max  ;
;  --           ; 6.354 ; 8.000    ; 1.646  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 6.361 ; 8.000    ; 1.639  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 6.362 ; 8.000    ; 1.638  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 6.376 ; 8.000    ; 1.624  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                             ; max  ;
;  --           ; 6.377 ; 8.000    ; 1.623  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                         ; max  ;
;  --           ; 6.382 ; 8.000    ; 1.618  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                         ; max  ;
;  --           ; 6.387 ; 8.000    ; 1.613  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 6.405 ; 8.000    ; 1.595  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 6.407 ; 8.000    ; 1.593  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                             ; max  ;
;  --           ; 6.414 ; 8.000    ; 1.586  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                         ; max  ;
;  --           ; 6.424 ; 8.000    ; 1.576  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                         ; max  ;
;  --           ; 6.427 ; 8.000    ; 1.573  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; max  ;
;  --           ; 6.437 ; 8.000    ; 1.563  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                         ; max  ;
;  --           ; 6.458 ; 8.000    ; 1.542  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                         ; max  ;
;  --           ; 6.465 ; 8.000    ; 1.535  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                         ; max  ;
;  --           ; 6.467 ; 8.000    ; 1.533  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                         ; max  ;
;  --           ; 6.469 ; 8.000    ; 1.531  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                         ; max  ;
;  --           ; 6.471 ; 8.000    ; 1.529  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                         ; max  ;
;  --           ; 6.471 ; 8.000    ; 1.529  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                         ; max  ;
;  --           ; 6.473 ; 8.000    ; 1.527  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                         ; max  ;
;  --           ; 6.473 ; 8.000    ; 1.527  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                         ; max  ;
;  --           ; 6.483 ; 8.000    ; 1.517  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                         ; max  ;
;  --           ; 6.506 ; 8.000    ; 1.494  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                             ; max  ;
;  --           ; 6.508 ; 8.000    ; 1.492  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                         ; max  ;
;  --           ; 6.536 ; 8.000    ; 1.464  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; max  ;
;  --           ; 6.571 ; 8.000    ; 1.429  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                             ; max  ;
;  --           ; 6.575 ; 8.000    ; 1.425  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                             ; max  ;
;  --           ; 6.591 ; 8.000    ; 1.409  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                             ; max  ;
;  --           ; 6.602 ; 8.000    ; 1.398  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 6.605 ; 8.000    ; 1.395  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                         ; max  ;
;  --           ; 6.613 ; 8.000    ; 1.387  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118]                                        ; max  ;
;  --           ; 6.617 ; 8.000    ; 1.383  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 6.619 ; 8.000    ; 1.381  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 6.621 ; 8.000    ; 1.379  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 6.621 ; 8.000    ; 1.379  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 6.625 ; 8.000    ; 1.375  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118]                                        ; max  ;
;  --           ; 6.625 ; 8.000    ; 1.375  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
;  --           ; 6.631 ; 8.000    ; 1.369  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 6.637 ; 8.000    ; 1.363  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                             ; max  ;
;  --           ; 6.638 ; 8.000    ; 1.362  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 6.641 ; 8.000    ; 1.359  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 6.643 ; 8.000    ; 1.357  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 6.646 ; 8.000    ; 1.354  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 6.650 ; 8.000    ; 1.350  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 6.651 ; 8.000    ; 1.349  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 6.653 ; 8.000    ; 1.347  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 6.658 ; 8.000    ; 1.342  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                             ; max  ;
;  --           ; 6.660 ; 8.000    ; 1.340  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 6.661 ; 8.000    ; 1.339  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 6.667 ; 8.000    ; 1.333  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                         ; max  ;
;  --           ; 6.672 ; 8.000    ; 1.328  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
; set_net_delay ; 5.482 ; 8.000    ; 2.518  ; [get_registers *]                                                                                                                                                                               ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                          ; max  ;
;  --           ; 5.482 ; 8.000    ; 2.518  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1     ; max  ;
;  --           ; 5.554 ; 8.000    ; 2.446  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 5.629 ; 8.000    ; 2.371  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; max  ;
;  --           ; 5.919 ; 8.000    ; 2.081  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 5.921 ; 8.000    ; 2.079  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 6.210 ; 8.000    ; 1.790  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 6.365 ; 8.000    ; 1.635  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 6.676 ; 8.000    ; 1.324  ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


-------------------------
; Metastability Summary ;
-------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.692
Worst Case Available Settling Time: 11.454 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; JTAG_TDO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MAX10_CLK2_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; JTAG_TCK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; JTAG_TRST_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; JTAG_TDI                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; JTAG_TMS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_TXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; UART_RXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; JTAG_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------+
; Setup Transfers                                                            ;
+------------+-----------+--------------+------------+------------+----------+
; From Clock ; To Clock  ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+-----------+--------------+------------+------------+----------+
; CLK_RISCV  ; CLK_RISCV ; > 2147483647 ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_RISCV ; false path   ; 0          ; 0          ; 0        ;
; JTAG_TCK   ; CLK_RISCV ; false path   ; false path ; 0          ; 0        ;
; CLK_RISCV  ; CLK_SDRAM ; false path   ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_SDRAM ; 37384        ; 0          ; 0          ; 0        ;
; DRAM_CLK   ; CLK_SDRAM ; false path   ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; DRAM_CLK  ; false path   ; 0          ; 0          ; 0        ;
; CLK_RISCV  ; JTAG_TCK  ; 0            ; 0          ; false path ; 0        ;
; JTAG_TCK   ; JTAG_TCK  ; 319          ; 819        ; 22         ; 28       ;
+------------+-----------+--------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------+
; Hold Transfers                                                             ;
+------------+-----------+--------------+------------+------------+----------+
; From Clock ; To Clock  ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+-----------+--------------+------------+------------+----------+
; CLK_RISCV  ; CLK_RISCV ; > 2147483647 ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_RISCV ; false path   ; 0          ; 0          ; 0        ;
; JTAG_TCK   ; CLK_RISCV ; false path   ; false path ; 0          ; 0        ;
; CLK_RISCV  ; CLK_SDRAM ; false path   ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_SDRAM ; 37384        ; 0          ; 0          ; 0        ;
; DRAM_CLK   ; CLK_SDRAM ; false path   ; 0          ; 0          ; 0        ;
; CLK_SDRAM  ; DRAM_CLK  ; false path   ; 0          ; 0          ; 0        ;
; CLK_RISCV  ; JTAG_TCK  ; 0            ; 0          ; false path ; 0        ;
; JTAG_TCK   ; JTAG_TCK  ; 319          ; 819        ; 22         ; 28       ;
+------------+-----------+--------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------+
; Recovery Transfers                                                     ;
+------------+-----------+------------+----------+------------+----------+
; From Clock ; To Clock  ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------+------------+----------+------------+----------+
; CLK_RISCV  ; CLK_RISCV ; 3189       ; 0        ; 0          ; 0        ;
; CLK_RISCV  ; CLK_SDRAM ; false path ; 0        ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_SDRAM ; 498        ; 0        ; 0          ; 0        ;
; CLK_RISCV  ; JTAG_TCK  ; false path ; 0        ; false path ; 0        ;
+------------+-----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------+
; Removal Transfers                                                      ;
+------------+-----------+------------+----------+------------+----------+
; From Clock ; To Clock  ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------+------------+----------+------------+----------+
; CLK_RISCV  ; CLK_RISCV ; 3189       ; 0        ; 0          ; 0        ;
; CLK_RISCV  ; CLK_SDRAM ; false path ; 0        ; 0          ; 0        ;
; CLK_SDRAM  ; CLK_SDRAM ; 498        ; 0        ; 0          ; 0        ;
; CLK_RISCV  ; JTAG_TCK  ; false path ; 0        ; false path ; 0        ;
+------------+-----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                        ;
+---------------------------------------------------+---------------+-----------+-------------+
; Target                                            ; Clock         ; Type      ; Status      ;
+---------------------------------------------------+---------------+-----------+-------------+
;                                                   ; DRAM_CLK      ; Virtual   ; Constrained ;
; JTAG_TCK                                          ; JTAG_TCK      ; Base      ; Constrained ;
; MAX10_CLK2_50                                     ; MAX10_CLK2_50 ; Base      ; Constrained ;
; i_pll|altpll_component|auto_generated|pll1|clk[0] ; CLK_RISCV     ; Generated ; Constrained ;
; i_pll|altpll_component|auto_generated|pll1|clk[1] ; CLK_SDRAM     ; Generated ; Constrained ;
; i_pll|altpll_component|auto_generated|pll1|clk[2] ; CLK_SDRAM_EXT ; Generated ; Constrained ;
+---------------------------------------------------+---------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 03 22:22:42 2020
Info: Command: quartus_sta cy10lp -c cy10lp
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cy10lp.sdc'
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 1.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.495               0.000 CLK_SDRAM 
    Info (332119):     7.367               0.000 CLK_RISCV 
    Info (332119):    94.179               0.000 JTAG_TCK 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 CLK_RISCV 
    Info (332119):     0.454               0.000 CLK_SDRAM 
    Info (332119):     0.455               0.000 JTAG_TCK 
Info (332146): Worst-case recovery slack is 5.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.722               0.000 CLK_SDRAM 
    Info (332119):    44.954               0.000 CLK_RISCV 
Info (332146): Worst-case removal slack is 1.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.152               0.000 CLK_RISCV 
    Info (332119):     3.027               0.000 CLK_SDRAM 
Info (332146): Worst-case minimum pulse width slack is 4.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.643               0.000 CLK_SDRAM 
    Info (332119):     4.979               0.000 CLK_SDRAM_EXT 
    Info (332119):     9.927               0.000 MAX10_CLK2_50 
    Info (332119):    24.617               0.000 CLK_RISCV 
    Info (332119):    99.715               0.000 JTAG_TCK 
Info (332163): Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  5.273  8.000  2.727 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.482  8.000  2.518 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.692
    Info (332114): Worst Case Available Settling Time: 11.454 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Fri Apr 03 22:22:46 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


