Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar  7 16:01:33 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw1_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw1_1 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw1_2 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw2_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw2_1 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw2_2 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw3_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw3_1 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw3_2 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw4_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw4_1 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw4_2 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on pwm_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on pwm_1 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pwm_2 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>


