interface counter_intf(input clock, a_2, a_3, a_4, a_0, a1);
  //declaring the signals
  logic a_2, a_3, a_4, a_0, a1
  
  modport dut (input clock, a_2, a_3, a_4, a_0, a_1 output c_1, c_2, c_3, c_4, c_0);
endinterface
